
ubuntu-preinstalled/convert-dtsv0:     file format elf32-littlearm


Disassembly of section .init:

00000b44 <.init>:
 b44:	push	{r3, lr}
 b48:	bl	f80 <__assert_fail@plt+0x22c>
 b4c:	pop	{r3, pc}

Disassembly of section .plt:

00000b50 <__cxa_finalize@plt-0x14>:
 b50:	push	{lr}		; (str lr, [sp, #-4]!)
 b54:	ldr	lr, [pc, #4]	; b60 <__cxa_finalize@plt-0x4>
 b58:	add	lr, pc, lr
 b5c:	ldr	pc, [lr, #8]!
 b60:	andeq	r4, r1, r4, lsr #7

00000b64 <__cxa_finalize@plt>:
 b64:	add	ip, pc, #0, 12
 b68:	add	ip, ip, #20, 20	; 0x14000
 b6c:	ldr	pc, [ip, #932]!	; 0x3a4

00000b70 <strtol@plt>:
 b70:	add	ip, pc, #0, 12
 b74:	add	ip, ip, #20, 20	; 0x14000
 b78:	ldr	pc, [ip, #924]!	; 0x39c

00000b7c <fopen@plt>:
 b7c:	add	ip, pc, #0, 12
 b80:	add	ip, ip, #20, 20	; 0x14000
 b84:	ldr	pc, [ip, #916]!	; 0x394

00000b88 <read@plt>:
 b88:	add	ip, pc, #0, 12
 b8c:	add	ip, ip, #20, 20	; 0x14000
 b90:	ldr	pc, [ip, #908]!	; 0x38c

00000b94 <free@plt>:
 b94:			; <UNDEFINED> instruction: 0xe7fd4778
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #20, 20	; 0x14000
 ba0:	ldr	pc, [ip, #896]!	; 0x380

00000ba4 <ferror@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #20, 20	; 0x14000
 bac:	ldr	pc, [ip, #888]!	; 0x378

00000bb0 <__vsnprintf_chk@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #20, 20	; 0x14000
 bb8:	ldr	pc, [ip, #880]!	; 0x370

00000bbc <memcpy@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #20, 20	; 0x14000
 bc4:	ldr	pc, [ip, #872]!	; 0x368

00000bc8 <__stack_chk_fail@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #20, 20	; 0x14000
 bd0:	ldr	pc, [ip, #864]!	; 0x360

00000bd4 <realloc@plt>:
 bd4:			; <UNDEFINED> instruction: 0xe7fd4778
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #20, 20	; 0x14000
 be0:	ldr	pc, [ip, #852]!	; 0x354

00000be4 <fwrite@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #20, 20	; 0x14000
 bec:	ldr	pc, [ip, #844]!	; 0x34c

00000bf0 <strcpy@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #20, 20	; 0x14000
 bf8:	ldr	pc, [ip, #836]!	; 0x344

00000bfc <fread@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #20, 20	; 0x14000
 c04:	ldr	pc, [ip, #828]!	; 0x33c

00000c08 <fnmatch@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #20, 20	; 0x14000
 c10:	ldr	pc, [ip, #820]!	; 0x334

00000c14 <malloc@plt>:
 c14:			; <UNDEFINED> instruction: 0xe7fd4778
 c18:	add	ip, pc, #0, 12
 c1c:	add	ip, ip, #20, 20	; 0x14000
 c20:	ldr	pc, [ip, #808]!	; 0x328

00000c24 <__libc_start_main@plt>:
 c24:	add	ip, pc, #0, 12
 c28:	add	ip, ip, #20, 20	; 0x14000
 c2c:	ldr	pc, [ip, #800]!	; 0x320

00000c30 <strerror@plt>:
 c30:	add	ip, pc, #0, 12
 c34:	add	ip, ip, #20, 20	; 0x14000
 c38:	ldr	pc, [ip, #792]!	; 0x318

00000c3c <__vfprintf_chk@plt>:
 c3c:	add	ip, pc, #0, 12
 c40:	add	ip, ip, #20, 20	; 0x14000
 c44:	ldr	pc, [ip, #784]!	; 0x310

00000c48 <__gmon_start__@plt>:
 c48:	add	ip, pc, #0, 12
 c4c:	add	ip, ip, #20, 20	; 0x14000
 c50:	ldr	pc, [ip, #776]!	; 0x308

00000c54 <open@plt>:
 c54:	add	ip, pc, #0, 12
 c58:	add	ip, ip, #20, 20	; 0x14000
 c5c:	ldr	pc, [ip, #768]!	; 0x300

00000c60 <getopt_long@plt>:
 c60:	add	ip, pc, #0, 12
 c64:	add	ip, ip, #20, 20	; 0x14000
 c68:	ldr	pc, [ip, #760]!	; 0x2f8

00000c6c <__ctype_b_loc@plt>:
 c6c:	add	ip, pc, #0, 12
 c70:	add	ip, ip, #20, 20	; 0x14000
 c74:	ldr	pc, [ip, #752]!	; 0x2f0

00000c78 <exit@plt>:
 c78:	add	ip, pc, #0, 12
 c7c:	add	ip, ip, #20, 20	; 0x14000
 c80:	ldr	pc, [ip, #744]!	; 0x2e8

00000c84 <strlen@plt>:
 c84:	add	ip, pc, #0, 12
 c88:	add	ip, ip, #20, 20	; 0x14000
 c8c:	ldr	pc, [ip, #736]!	; 0x2e0

00000c90 <strchr@plt>:
 c90:	add	ip, pc, #0, 12
 c94:	add	ip, ip, #20, 20	; 0x14000
 c98:	ldr	pc, [ip, #728]!	; 0x2d8

00000c9c <__errno_location@plt>:
 c9c:	add	ip, pc, #0, 12
 ca0:	add	ip, ip, #20, 20	; 0x14000
 ca4:	ldr	pc, [ip, #720]!	; 0x2d0

00000ca8 <memset@plt>:
 ca8:	add	ip, pc, #0, 12
 cac:	add	ip, ip, #20, 20	; 0x14000
 cb0:	ldr	pc, [ip, #712]!	; 0x2c8

00000cb4 <putchar@plt>:
 cb4:			; <UNDEFINED> instruction: 0xe7fd4778
 cb8:	add	ip, pc, #0, 12
 cbc:	add	ip, ip, #20, 20	; 0x14000
 cc0:	ldr	pc, [ip, #700]!	; 0x2bc

00000cc4 <strncpy@plt>:
 cc4:	add	ip, pc, #0, 12
 cc8:	add	ip, ip, #20, 20	; 0x14000
 ccc:	ldr	pc, [ip, #692]!	; 0x2b4

00000cd0 <strtoull@plt>:
 cd0:	add	ip, pc, #0, 12
 cd4:	add	ip, ip, #20, 20	; 0x14000
 cd8:	ldr	pc, [ip, #684]!	; 0x2ac

00000cdc <__printf_chk@plt>:
 cdc:	add	ip, pc, #0, 12
 ce0:	add	ip, ip, #20, 20	; 0x14000
 ce4:	ldr	pc, [ip, #676]!	; 0x2a4

00000ce8 <write@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #20, 20	; 0x14000
 cf0:	ldr	pc, [ip, #668]!	; 0x29c

00000cf4 <__fprintf_chk@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #20, 20	; 0x14000
 cfc:	ldr	pc, [ip, #660]!	; 0x294

00000d00 <fclose@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #20, 20	; 0x14000
 d08:	ldr	pc, [ip, #652]!	; 0x28c

00000d0c <strrchr@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #20, 20	; 0x14000
 d14:	ldr	pc, [ip, #644]!	; 0x284

00000d18 <fputc@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #20, 20	; 0x14000
 d20:	ldr	pc, [ip, #636]!	; 0x27c

00000d24 <clearerr@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #20, 20	; 0x14000
 d2c:	ldr	pc, [ip, #628]!	; 0x274

00000d30 <abort@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #20, 20	; 0x14000
 d38:	ldr	pc, [ip, #620]!	; 0x26c

00000d3c <getc@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #20, 20	; 0x14000
 d44:	ldr	pc, [ip, #612]!	; 0x264

00000d48 <close@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #20, 20	; 0x14000
 d50:	ldr	pc, [ip, #604]!	; 0x25c

00000d54 <__assert_fail@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #20, 20	; 0x14000
 d5c:	ldr	pc, [ip, #596]!	; 0x254

Disassembly of section .text:

00000d60 <.text>:
     d60:	svcmi	0x00f0e92d
     d64:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
     d68:	strmi	r8, [fp], r4, lsl #22
     d6c:	strcs	r4, [r0], #-2657	; 0xfffff59f
     d70:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
     d74:			; <UNDEFINED> instruction: 0xf8df4f61
     d78:	addlt	r9, r7, r8, lsl #3
     d7c:	ldrbtmi	r5, [pc], #-2259	; d84 <__assert_fail@plt+0x30>
     d80:	mcrmi	4, 3, r4, cr0, cr9, {7}
     d84:	movwls	r6, #22555	; 0x581b
     d88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     d8c:	biceq	pc, ip, #-1073741823	; 0xc0000001
     d90:	stmdaeq	r4!, {r0, r3, r9, sl, ip, sp, lr, pc}^
     d94:			; <UNDEFINED> instruction: 0x469a447e
     d98:			; <UNDEFINED> instruction: 0x46424653
     d9c:			; <UNDEFINED> instruction: 0x46284659
     da0:			; <UNDEFINED> instruction: 0xf7ff9400
     da4:	mcrrne	15, 5, lr, r3, cr14
     da8:	ldmdacs	r6, {r1, r3, r4, ip, lr, pc}^
     dac:	stmdacs	r8!, {r1, r2, r4, ip, lr, pc}^
     db0:	ldmdacs	pc!, {r0, r1, r3, ip, lr, pc}	; <UNPREDICTABLE>
     db4:	ldmdami	r4, {r4, r5, r6, r7, r8, ip, lr, pc}^
     db8:			; <UNDEFINED> instruction: 0xf60937fc
     dbc:	ldrbmi	r0, [r3], -r8, ror #2
     dc0:			; <UNDEFINED> instruction: 0x46424478
     dc4:			; <UNDEFINED> instruction: 0xf0019700
     dc8:	ldrbcc	pc, [ip, r7, ror #17]!	; <UNPREDICTABLE>
     dcc:	msreq	(UNDEF: 104), r9
     dd0:			; <UNDEFINED> instruction: 0x46424653
     dd4:	strls	r2, [r0, -r0]
     dd8:			; <UNDEFINED> instruction: 0xf8def001
     ddc:			; <UNDEFINED> instruction: 0xf8ccf001
     de0:	ldrbmi	r2, [r3], -r1, lsl #26
     de4:	bmi	1278378 <yyleng@@Base+0x12632f4>
     de8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
     dec:	vmls.f64	d4, d9, d8
     df0:	ldrbtmi	r5, [sl], #-2576	; 0xfffff5f0
     df4:			; <UNDEFINED> instruction: 0xf04f465c
     df8:	cdp	8, 0, cr0, cr8, cr1, {0}
     dfc:			; <UNDEFINED> instruction: 0xf10d2a10
     e00:	andls	r0, r3, #536870913	; 0x20000001
     e04:	bmi	10d71d8 <yyleng@@Base+0x10c2154>
     e08:	ldrbtmi	r9, [sl], #-770	; 0xfffffcfe
     e0c:	ldrmi	r4, [r2], r2, asr #22
     e10:	mcr	4, 0, r4, cr8, cr11, {3}
     e14:	stmdals	r2, {r4, r7, r9, fp, ip, sp}
     e18:			; <UNDEFINED> instruction: 0xf8542101
     e1c:	cdp	15, 1, cr3, cr8, cr4, {0}
     e20:	stmdavs	r0, {r4, r9, fp, sp}
     e24:	svc	0x0066f7ff
     e28:			; <UNDEFINED> instruction: 0xf8da6825
     e2c:	blls	c8e34 <yyleng@@Base+0xb3db0>
     e30:			; <UNDEFINED> instruction: 0xf8a94628
     e34:	ldceq	0, cr2, [r2], {-0}
     e38:			; <UNDEFINED> instruction: 0xf7ff701a
     e3c:	strmi	lr, [r3], r4, lsr #30
     e40:			; <UNDEFINED> instruction: 0xf7ff3003
     e44:	strmi	lr, [r7], -sl, ror #29
     e48:	eorsle	r2, r9, r0, lsl #16
     e4c:			; <UNDEFINED> instruction: 0x4629465a
     e50:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     e54:			; <UNDEFINED> instruction: 0x0000f8b9
     e58:	mul	r2, r9, r8
     e5c:			; <UNDEFINED> instruction: 0x0c0beb07
     e60:	bne	fe43c6c8 <yyleng@@Base+0xfe427644>
     e64:	andeq	pc, fp, r7, lsr #16
     e68:			; <UNDEFINED> instruction: 0xf88c4628
     e6c:			; <UNDEFINED> instruction: 0xf7ffe002
     e70:	bmi	abc890 <yyleng@@Base+0xaa780c>
     e74:			; <UNDEFINED> instruction: 0x601058b2
     e78:	stmdbmi	r9!, {r3, r7, r8, r9, ip, sp, pc}
     e7c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     e80:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
     e84:	ldmpl	r3!, {r0, r1, r2, r5, r8, r9, fp, lr}^
     e88:	mvnlt	r6, r8, lsl r0
     e8c:	mrrc2	0, 0, pc, r4, cr1	; <UNPREDICTABLE>
     e90:	mvnsle	r2, r0, lsl #16
     e94:	ldrtmi	r4, [r8], -r5, lsl #12
     e98:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
     e9c:	bcc	43c708 <yyleng@@Base+0x427684>
     ea0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
     ea4:			; <UNDEFINED> instruction: 0xd1b64543
     ea8:			; <UNDEFINED> instruction: 0xf7ff4628
     eac:	ldmdami	lr, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     eb0:			; <UNDEFINED> instruction: 0xf60937fc
     eb4:	strbmi	r0, [r2], -r8, ror #2
     eb8:	smlsdxls	r0, r8, r4, r4
     ebc:			; <UNDEFINED> instruction: 0xf86cf001
     ec0:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
     ec4:			; <UNDEFINED> instruction: 0xf9ccf001
     ec8:	mcr	7, 7, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ecc:			; <UNDEFINED> instruction: 0xf7ff6800
     ed0:			; <UNDEFINED> instruction: 0x4639eeb0
     ed4:	ldmdami	r6, {r1, r9, sl, lr}
     ed8:			; <UNDEFINED> instruction: 0xf0014478
     edc:			; <UNDEFINED> instruction: 0xf7fff9c1
     ee0:	stmdavs	r0, {r1, r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
     ee4:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     ee8:	strmi	r4, [r2], -r9, lsr #12
     eec:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
     ef0:			; <UNDEFINED> instruction: 0xf9b6f001
     ef4:	andeq	r4, r1, lr, lsl #3
     ef8:	strheq	r0, [r0], -ip
     efc:	andeq	r3, r1, sl, ror pc
     f00:	andeq	r2, r0, r4, asr #28
     f04:	andeq	r4, r1, ip, ror #2
     f08:	andeq	r2, r0, r4, ror #24
     f0c:	andeq	r2, r0, r6, asr ip
     f10:	ldrdeq	r0, [r0], -r8
     f14:			; <UNDEFINED> instruction: 0x00002cb6
     f18:	andeq	r2, r0, r0, ror #24
     f1c:	andeq	r0, r0, r0, asr #1
     f20:	andeq	r2, r0, sl, lsl ip
     f24:	ldrdeq	r0, [r0], -ip
     f28:	andeq	r2, r0, ip, ror fp
     f2c:			; <UNDEFINED> instruction: 0x000026ba
     f30:	andeq	r2, r0, r4, asr #23
     f34:	andeq	r2, r0, r6, lsl #23
     f38:	bleq	3d07c <yyleng@@Base+0x27ff8>
     f3c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f40:	strbtmi	fp, [sl], -r2, lsl #24
     f44:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f48:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f4c:	ldrmi	sl, [sl], #776	; 0x308
     f50:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f54:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f58:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f5c:			; <UNDEFINED> instruction: 0xf85a4b06
     f60:	stmdami	r6, {r0, r1, ip, sp}
     f64:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f68:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
     f6c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f70:	muleq	r1, r4, pc	; <UNPREDICTABLE>
     f74:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     f78:	andeq	r0, r0, r8, ror #1
     f7c:	strdeq	r0, [r0], -r4
     f80:	ldr	r3, [pc, #20]	; f9c <__assert_fail@plt+0x248>
     f84:	ldr	r2, [pc, #20]	; fa0 <__assert_fail@plt+0x24c>
     f88:	add	r3, pc, r3
     f8c:	ldr	r2, [r3, r2]
     f90:	cmp	r2, #0
     f94:	bxeq	lr
     f98:	b	c48 <__gmon_start__@plt>
     f9c:	andeq	r3, r1, r4, ror pc
     fa0:	andeq	r0, r0, r0, ror #1
     fa4:	blmi	1d2fc4 <yyleng@@Base+0x1bdf40>
     fa8:	bmi	1d2190 <yyleng@@Base+0x1bd10c>
     fac:	addmi	r4, r3, #2063597568	; 0x7b000000
     fb0:	andle	r4, r3, sl, ror r4
     fb4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fb8:	ldrmi	fp, [r8, -r3, lsl #2]
     fbc:	svclt	0x00004770
     fc0:	andeq	r4, r1, r8, rrx
     fc4:	andeq	r4, r1, r4, rrx
     fc8:	andeq	r3, r1, r0, asr pc
     fcc:	strheq	r0, [r0], -r8
     fd0:	stmdbmi	r9, {r3, fp, lr}
     fd4:	bmi	2521bc <yyleng@@Base+0x23d138>
     fd8:	bne	2521c4 <yyleng@@Base+0x23d140>
     fdc:	svceq	0x00cb447a
     fe0:			; <UNDEFINED> instruction: 0x01a1eb03
     fe4:	andle	r1, r3, r9, asr #32
     fe8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fec:	ldrmi	fp, [r8, -r3, lsl #2]
     ff0:	svclt	0x00004770
     ff4:	andeq	r4, r1, ip, lsr r0
     ff8:	andeq	r4, r1, r8, lsr r0
     ffc:	andeq	r3, r1, r4, lsr #30
    1000:	strdeq	r0, [r0], -r8
    1004:	blmi	2ae42c <yyleng@@Base+0x2993a8>
    1008:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    100c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1010:	blmi	26f5c4 <yyleng@@Base+0x25a540>
    1014:	ldrdlt	r5, [r3, -r3]!
    1018:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    101c:			; <UNDEFINED> instruction: 0xf7ff6818
    1020:			; <UNDEFINED> instruction: 0xf7ffeda2
    1024:	blmi	1c0f28 <yyleng@@Base+0x1abea4>
    1028:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    102c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1030:	andeq	r4, r1, sl
    1034:	strdeq	r3, [r1], -r4
    1038:	strheq	r0, [r0], -r4
    103c:	andeq	r3, r1, r6, ror #31
    1040:	andeq	r3, r1, sl, ror #31
    1044:	svclt	0x0000e7c4
    1048:			; <UNDEFINED> instruction: 0x4615b538
    104c:	tstlt	r0, fp, lsl #12
    1050:	bcs	bdf080 <yyleng@@Base+0xbc9ffc>
    1054:	ldrmi	sp, [r8], -sp, lsl #2
    1058:	blx	ff83d062 <yyleng@@Base+0xff827fde>
    105c:	stmdbmi	r9, {r2, r9, sl, lr}
    1060:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1064:	stc	7, cr15, [sl, #1020]	; 0x3fc
    1068:	eorvs	r4, r8, r3, lsl #12
    106c:	strtmi	fp, [r0], -r8, lsr #2
    1070:			; <UNDEFINED> instruction: 0xf000bd38
    1074:	strmi	pc, [r4], -sp, lsl #25
    1078:			; <UNDEFINED> instruction: 0x4620e7f1
    107c:			; <UNDEFINED> instruction: 0xf7ff461c
    1080:	ldrb	lr, [r4, ip, lsl #27]!
    1084:	ldrdeq	r2, [r0], -r6
    1088:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    108c:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    1090:	addlt	r4, r3, r9, ror r4
    1094:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    1098:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    109c:			; <UNDEFINED> instruction: 0xf855447b
    10a0:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    10a4:			; <UNDEFINED> instruction: 0xf04f9201
    10a8:	stmdami	sp, {r9}
    10ac:	tstcs	r1, sp, lsl #4
    10b0:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    10b4:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    10b8:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    10bc:	blls	1b144 <yyleng@@Base+0x60c0>
    10c0:	tstcs	r1, r2, lsr r6
    10c4:	ldc	7, cr15, [sl, #1020]!	; 0x3fc
    10c8:			; <UNDEFINED> instruction: 0xf7ff2001
    10cc:	svclt	0x0000edd6
    10d0:	andeq	r3, r1, r0, ror lr
    10d4:	strheq	r0, [r0], -ip
    10d8:	andeq	r3, r1, r4, ror #28
    10dc:	ldrdeq	r0, [r0], -r8
    10e0:	andeq	r2, r0, sl, lsl #9
    10e4:	addlt	fp, r3, r0, lsr r5
    10e8:	andls	r4, r1, r0, lsl sp
    10ec:	stcl	7, cr15, [sl, #1020]	; 0x3fc
    10f0:	stmdbmi	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    10f4:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
    10f8:	strtmi	r4, [r8], -r4, lsl #12
    10fc:	ldc2	0, cr15, [lr], {-0}
    1100:	rsbvs	r2, r9, r0, lsl #2
    1104:	stmdavs	fp!, {r2, r3, r4, r5, r6, r8, ip, sp, pc}
    1108:	blcc	52944 <yyleng@@Base+0x3d8c0>
    110c:			; <UNDEFINED> instruction: 0xf8131918
    1110:	bcs	bccd1c <yyleng@@Base+0xbb7c98>
    1114:	strcc	fp, [r1, #-3844]	; 0xfffff0fc
    1118:	addsmi	r2, r8, #1073741824	; 0x40000000
    111c:			; <UNDEFINED> instruction: 0xb111d1f7
    1120:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1124:	andlt	r6, r3, sp, asr r0
    1128:	svclt	0x0000bd30
    112c:	andeq	r3, r1, r8, lsr #30
    1130:			; <UNDEFINED> instruction: 0x000024b6
    1134:	strdeq	r3, [r1], -r6
    1138:	ldrbmi	lr, [r0, sp, lsr #18]!
    113c:	bmi	1792998 <yyleng@@Base+0x177d914>
    1140:	blmi	17ad368 <yyleng@@Base+0x17982e4>
    1144:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    1148:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    114c:			; <UNDEFINED> instruction: 0xf04f9307
    1150:	stmdacs	r0, {r8, r9}
    1154:	stmdbvs	r3, {r0, r1, r2, r3, r6, ip, lr, pc}
    1158:	blcs	12998 <_IO_stdin_used@@Base+0xf460>
    115c:	ldmdavs	pc, {r1, r4, r5, ip, lr, pc}^	; <UNPREDICTABLE>
    1160:	subsle	r2, r3, r0, lsl #30
    1164:	ldclle	13, cr2, [r4, #-4]
    1168:	ldrtmi	r6, [sl], -r1, ror #17
    116c:	stmdage	r6, {r0, r1, r2, r5, r7, fp, sp, lr}
    1170:	stmib	sp, {r0, r1, r5, r6, fp, sp, lr}^
    1174:	ldmdbmi	r2, {r0, r8, ip, sp, lr}^
    1178:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    117c:			; <UNDEFINED> instruction: 0xf0006823
    1180:	stmdbvs	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    1184:	eorsle	r2, r4, r0, lsl #16
    1188:	ldrtmi	r4, [r1], -sl, lsr #12
    118c:			; <UNDEFINED> instruction: 0xffd4f7ff
    1190:	bls	1936c8 <yyleng@@Base+0x17e644>
    1194:			; <UNDEFINED> instruction: 0x46034479
    1198:	stmdage	r5, {r2, r9, sl, lr}
    119c:	blx	ff3bd1a6 <yyleng@@Base+0xff3a8122>
    11a0:			; <UNDEFINED> instruction: 0xf7ff9806
    11a4:			; <UNDEFINED> instruction: 0x4620ecfa
    11a8:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    11ac:	bmi	11a71c8 <yyleng@@Base+0x1192144>
    11b0:	ldrbtmi	r4, [sl], #-2882	; 0xfffff4be
    11b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    11b8:	subsmi	r9, sl, r7, lsl #22
    11bc:	andlt	sp, r8, r5, ror r1
    11c0:			; <UNDEFINED> instruction: 0x87f0e8bd
    11c4:	ldrbtmi	r4, [pc], #-3905	; 11cc <__assert_fail@plt+0x478>
    11c8:	stclle	13, cr2, [sp], {1}
    11cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    11d0:	stmdavs	r3!, {r1, r2, r4, r6, r7, r8, ip, sp, pc}
    11d4:	stmdage	r6, {r1, r2, r3, r4, r5, r8, fp, lr}
    11d8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    11dc:	blx	febbd1e6 <yyleng@@Base+0xfeba8162>
    11e0:	svceq	0x0000f1b8
    11e4:	ldrtmi	sp, [r8], -sp, asr #1
    11e8:	ldcl	7, cr15, [r6], {255}	; 0xff
    11ec:	stmdacs	r0, {r5, r6, r8, fp, sp, lr}
    11f0:	stmdals	r6, {r1, r3, r6, r7, r8, ip, lr, pc}
    11f4:	stccs	7, cr14, [r1, #-876]	; 0xfffffc94
    11f8:	ldmdbmi	r6!, {r0, r3, r4, r6, r7, r8, sl, fp, ip, lr, pc}
    11fc:	ldrbtmi	sl, [r9], #-2053	; 0xfffff7fb
    1200:	blx	fe73d20a <yyleng@@Base+0xfe728186>
    1204:	ldrb	r9, [r2, r5, lsl #16]
    1208:	strb	r6, [r3, r3, lsr #17]!
    120c:	ldrbtmi	r4, [pc], #-3890	; 1214 <__assert_fail@plt+0x4c0>
    1210:	blmi	cbb180 <yyleng@@Base+0xca60fc>
    1214:	ldrbtmi	r7, [fp], #-2105	; 0xfffff7c7
    1218:	stmdbcs	r0, {r3, r4, fp, sp, lr}
    121c:			; <UNDEFINED> instruction: 0xf04fd0d6
    1220:	stmdacc	r1, {fp}
    1224:	ldrtmi	r4, [ip], r6, asr #13
    1228:	stmdbcs	pc!, {r0, r1, r2, sp, lr, pc}	; <UNPREDICTABLE>
    122c:			; <UNDEFINED> instruction: 0xf10ebf04
    1230:	strbtmi	r0, [r0], r1, lsl #28
    1234:	svcne	0x0001f81c
    1238:			; <UNDEFINED> instruction: 0xf810b151
    123c:	blx	fec8ce48 <yyleng@@Base+0xfec77dc4>
    1240:	ldmdbeq	fp, {r1, r7, r8, r9, ip, sp, lr, pc}^
    1244:	svclt	0x00184291
    1248:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    124c:	rscle	r2, ip, r0, lsl #22
    1250:	stmdbeq	r1, {r3, r8, ip, sp, lr, pc}
    1254:	svceq	0x0000f1b8
    1258:	blmi	875548 <yyleng@@Base+0x8604c4>
    125c:	bl	fea52b44 <yyleng@@Base+0xfea3dac0>
    1260:	ldrbtmi	r0, [fp], #-1799	; 0xfffff8f9
    1264:	bl	fe8db3d8 <yyleng@@Base+0xfe8c6354>
    1268:			; <UNDEFINED> instruction: 0xf7ff0a0e
    126c:	bl	2bc6a4 <yyleng@@Base+0x2a7620>
    1270:	blne	ff0033a0 <yyleng@@Base+0xfefee31c>
    1274:	andcc	r4, r1, r0, asr #8
    1278:	stcl	7, cr15, [lr], {255}	; 0xff
    127c:	lslslt	r4, r7, #12
    1280:	svceq	0x0000f1ba
    1284:	strbmi	sp, [r0], #-11
    1288:	eorcs	r4, lr, #61865984	; 0x3b00000
    128c:	andsvc	r2, sl, pc, lsr #2
    1290:			; <UNDEFINED> instruction: 0xf8033303
    1294:			; <UNDEFINED> instruction: 0xf8032c02
    1298:	addsmi	r1, r8, #256	; 0x100
    129c:			; <UNDEFINED> instruction: 0x4649d1f7
    12a0:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    12a4:	stc	7, cr15, [r4], #1020	; 0x3fc
    12a8:			; <UNDEFINED> instruction: 0xf7ffe792
    12ac:	stmdami	sp, {r1, r2, r3, r7, sl, fp, sp, lr, pc}
    12b0:			; <UNDEFINED> instruction: 0xf7ff4478
    12b4:	svclt	0x0000fee9
    12b8:			; <UNDEFINED> instruction: 0x00013dba
    12bc:	strheq	r0, [r0], -ip
    12c0:	andeq	r2, r0, r6, lsl r4
    12c4:	andeq	r2, r0, r4, lsl r4
    12c8:	andeq	r3, r1, lr, asr #26
    12cc:	andeq	r2, r0, r6, lsl #7
    12d0:	andeq	r2, r0, r6, asr #7
    12d4:	andeq	r2, r0, sl, ror #6
    12d8:	andeq	r2, r0, sl, asr #6
    12dc:	andeq	r3, r1, r2, lsl #28
    12e0:			; <UNDEFINED> instruction: 0x00013db6
    12e4:	andeq	r2, r0, ip, asr #5
    12e8:	mvnsmi	lr, #737280	; 0xb4000
    12ec:	ldmdbmi	r3!, {r0, r1, r2, r3, r9, sl, lr}
    12f0:	bmi	ced504 <yyleng@@Base+0xcd8480>
    12f4:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    12f8:			; <UNDEFINED> instruction: 0xf8df7803
    12fc:	stmpl	sl, {r3, r6, r7, pc}
    1300:	ldrbtmi	r2, [r8], #2861	; 0xb2d
    1304:	andls	r6, r1, #1179648	; 0x120000
    1308:	andeq	pc, r0, #79	; 0x4f
    130c:	stmdavc	r3, {r0, r2, r5, r8, ip, lr, pc}^
    1310:	blmi	b6ff84 <yyleng@@Base+0xb5af00>
    1314:			; <UNDEFINED> instruction: 0xf858482d
    1318:	ldrbtmi	r3, [r8], #-3
    131c:	movwls	r6, #2075	; 0x81b
    1320:	blx	1f3d328 <yyleng@@Base+0x1f282a4>
    1324:	blmi	a92b3c <yyleng@@Base+0xa7dab8>
    1328:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    132c:			; <UNDEFINED> instruction: 0xb1286818
    1330:	strtmi	r4, [r3], -r8, lsr #20
    1334:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1338:	ldcl	7, cr15, [ip], {255}	; 0xff
    133c:	eorsle	r2, r6, r0, lsl #30
    1340:	bmi	959438 <yyleng@@Base+0x9443b4>
    1344:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    1348:	ldmpl	r3, {fp, ip, pc}^
    134c:	blls	5b3bc <yyleng@@Base+0x46338>
    1350:	teqle	r0, sl, asr r0
    1354:	pop	{r0, r1, ip, sp, pc}
    1358:	blmi	822320 <yyleng@@Base+0x80d29c>
    135c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1360:	tstlt	r0, r8, lsl r8
    1364:	strbtmi	r6, [r9], r0, lsl #17
    1368:	strbmi	r4, [sl], -r9, lsr #12
    136c:	mcr2	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1370:	blls	13be4 <_IO_stdin_used@@Base+0x106ac>
    1374:	ldmvs	r6, {r1, r3, r4, r5, r6, sl, lr}
    1378:	blcs	12b90 <_IO_stdin_used@@Base+0xf658>
    137c:	ldrsblt	sp, [lr, #-19]	; 0xffffffed
    1380:			; <UNDEFINED> instruction: 0x464a6870
    1384:			; <UNDEFINED> instruction: 0xf7ff4629
    1388:	bls	40d0c <yyleng@@Base+0x2bc88>
    138c:			; <UNDEFINED> instruction: 0x46046836
    1390:	bicle	r2, r8, r0, lsl #20
    1394:	mvnsle	r2, r0, lsl #28
    1398:	stc	7, cr15, [r0], {255}	; 0xff
    139c:			; <UNDEFINED> instruction: 0xf7ff6800
    13a0:	strtmi	lr, [r9], -r8, asr #24
    13a4:	stmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    13a8:			; <UNDEFINED> instruction: 0xf7ff4478
    13ac:	strtmi	pc, [r0], -sp, ror #28
    13b0:	bl	ffcbf3b4 <yyleng@@Base+0xffcaa330>
    13b4:			; <UNDEFINED> instruction: 0xf7ffe7c5
    13b8:	svclt	0x0000ec08
    13bc:	andeq	r3, r1, sl, lsl #24
    13c0:	strheq	r0, [r0], -ip
    13c4:	strdeq	r3, [r1], -lr
    13c8:	andeq	r0, r0, r4, ror #1
    13cc:	muleq	r0, r6, r2
    13d0:	andeq	r0, r0, r8, asr #1
    13d4:	andeq	r2, r0, r2, lsl #5
    13d8:			; <UNDEFINED> instruction: 0x00013bba
    13dc:	andeq	r0, r0, ip, asr #1
    13e0:	andeq	r3, r1, r4, lsr #25
    13e4:	andeq	r2, r0, r4, lsl r2
    13e8:	push	{r2, r5, r9, fp, lr}
    13ec:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    13f0:	ldmvs	r3, {r0, r1, r5, r9, sl, fp, lr}^
    13f4:	blcs	18d25f4 <yyleng@@Base+0x18bd570>
    13f8:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    13fc:	ldcle	0, cr6, [r8], #-836	; 0xfffffcbc
    1400:	andscs	r4, r8, r5, lsl #12
    1404:	stc	7, cr15, [r8], {255}	; 0xff
    1408:	cmnlt	r0, #4, 12	; 0x400000
    140c:	strtmi	r1, [r8], -r1, lsr #26
    1410:			; <UNDEFINED> instruction: 0xff6af7ff
    1414:			; <UNDEFINED> instruction: 0x212f6867
    1418:	ldrtmi	r6, [r8], -r0, lsr #32
    141c:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1420:	cmnlt	r0, r5, lsl #12
    1424:	stmdaeq	r7, {r5, r7, r8, r9, fp, sp, lr, pc}
    1428:	andeq	pc, r1, r8, lsl #2
    142c:	bl	ffd3f430 <yyleng@@Base+0xffd2a3ac>
    1430:	bicslt	r4, r0, r5, lsl #12
    1434:	ldrtmi	r4, [r9], -r2, asr #12
    1438:	bl	ff03f43c <yyleng@@Base+0xff02a3b8>
    143c:			; <UNDEFINED> instruction: 0xf8052300
    1440:	bmi	40d468 <yyleng@@Base+0x3f83e4>
    1444:	blmi	409850 <yyleng@@Base+0x3f47cc>
    1448:	ldrbtmi	r6, [fp], #-165	; 0xffffff5b
    144c:	strhtvs	r5, [r1], #130	; 0x82
    1450:	ldmdavs	r0, {r0, r1, r3, r4, r6, r7, fp, sp, lr}
    1454:	smlawbvs	r1, fp, r2, r4
    1458:	cmnvs	r0, r4, lsl r0
    145c:	pop	{r0, ip, lr, pc}
    1460:			; <UNDEFINED> instruction: 0x463881f0
    1464:	ldrhmi	lr, [r0, #141]!	; 0x8d
    1468:	stmdami	r8, {r2, r3, r4, r5, r9, sl, sp, lr, pc}
    146c:			; <UNDEFINED> instruction: 0xf7ff4478
    1470:	stmdami	r7, {r0, r1, r3, r9, sl, fp, ip, sp, lr, pc}
    1474:			; <UNDEFINED> instruction: 0xf7ff4478
    1478:	svclt	0x0000fe07
    147c:	andeq	r3, r1, sl, lsr #24
    1480:	andeq	r3, r1, ip, lsl #22
    1484:	andeq	r0, r0, ip, asr #1
    1488:	andeq	r3, r1, lr, asr #23
    148c:	andeq	r2, r0, r0, lsl r1
    1490:	andeq	r2, r0, r0, ror #2
    1494:	bmi	5540ec <yyleng@@Base+0x53f068>
    1498:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    149c:	ldmpl	sp, {r0, r1, r7, ip, sp, pc}
    14a0:	cmplt	ip, ip, lsr #16
    14a4:	stmdavs	r0!, {r0, r1, r5, r6, r8, fp, sp, lr}
    14a8:			; <UNDEFINED> instruction: 0xf7ff602b
    14ac:	ldmdblt	r0!, {r1, r3, r5, sl, fp, sp, lr, pc}^
    14b0:	stmdacc	r0, {r3, r5, fp, sp, lr}
    14b4:	andcs	fp, r1, r8, lsl pc
    14b8:	ldclt	0, cr11, [r0, #-12]!
    14bc:	sbccs	r4, r6, #12, 22	; 0x3000
    14c0:	stmdami	sp, {r2, r3, r8, fp, lr}
    14c4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    14c8:			; <UNDEFINED> instruction: 0xf7ff4478
    14cc:			; <UNDEFINED> instruction: 0xf7ffec44
    14d0:	stmdavs	r1!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    14d4:	stmdavs	r0, {r0, r8, ip, pc}
    14d8:	bl	feabf4dc <yyleng@@Base+0xfeaaa458>
    14dc:	strmi	r9, [r2], -r1, lsl #18
    14e0:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    14e4:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    14e8:	andeq	r3, r1, r8, ror #20
    14ec:	andeq	r0, r0, ip, asr #1
    14f0:	muleq	r0, ip, r1
    14f4:	andeq	r2, r0, sl, lsr #2
    14f8:	andeq	r2, r0, r4, lsr r1
    14fc:	andeq	r2, r0, r2, lsr #2
    1500:			; <UNDEFINED> instruction: 0x4605b538
    1504:			; <UNDEFINED> instruction: 0xf7ff2008
    1508:	orrlt	lr, r8, r8, lsl #23
    150c:	movwcs	r4, #1540	; 0x604
    1510:	eorvs	r4, r3, r8, lsr #12
    1514:			; <UNDEFINED> instruction: 0xf982f000
    1518:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    151c:	rsbvs	r6, r0, r3, lsl r9
    1520:	andsvs	fp, ip, r3, lsr #2
    1524:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    1528:	ldflts	f6, [r8, #-112]!	; 0xffffff90
    152c:			; <UNDEFINED> instruction: 0xe7f96094
    1530:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1534:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    1538:	strdeq	r3, [r1], -lr
    153c:	strdeq	r3, [r1], -r2
    1540:	andeq	r2, r0, sl, asr #32
    1544:	bcs	1418c <_IO_stdin_used@@Base+0x10c54>
    1548:	ldrbtmi	fp, [fp], #-1136	; 0xfffffb90
    154c:	ldmdbpl	fp, {r0, r1, r2, r3, sl, fp, lr}
    1550:	ldmib	r4, {r2, r3, r4, fp, sp, lr}^
    1554:	tstvs	r4, r3, lsl #6
    1558:	movwpl	lr, #2496	; 0x9c0
    155c:	stmdbcc	r1, {r4, r8, sl, fp, ip, lr, pc}
    1560:	strmi	r2, [sl], #-1537	; 0xfffff9ff
    1564:	svccc	0x0001f811
    1568:	svclt	0x00072b0a
    156c:	stmib	r4, {r0, r8, sl, ip, sp}^
    1570:	stmdbvs	r3!, {r0, r1, r9, sl, ip, lr}
    1574:	svclt	0x00183301
    1578:	addmi	r6, sl, #-1073741816	; 0xc0000008
    157c:	stmdbvs	r3!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    1580:	movwpl	lr, #10688	; 0x29c0
    1584:			; <UNDEFINED> instruction: 0x4770bc70
    1588:			; <UNDEFINED> instruction: 0x000139b6
    158c:	andeq	r0, r0, ip, asr #1
    1590:			; <UNDEFINED> instruction: 0x4604b5f8
    1594:	andscs	fp, r8, r8, lsl #6
    1598:	bl	fbf59c <yyleng@@Base+0xfaa518>
    159c:	mvnslt	r4, r6, lsl #12
    15a0:	bllt	2dbb34 <yyleng@@Base+0x2c6ab0>
    15a4:	ldrtmi	r6, [r5], -r0, lsr #16
    15a8:	stmiavs	r2!, {r0, r5, r6, fp, sp, lr}
    15ac:	strgt	r6, [pc, #-2275]	; cd1 <strtoull@plt+0x1>
    15b0:	stmdbvs	r1!, {r5, r8, fp, sp, lr}^
    15b4:	andscs	ip, r8, r3, lsl #10
    15b8:	bl	bbf5bc <yyleng@@Base+0xbaa538>
    15bc:	cmnlt	r8, r7, lsl #12
    15c0:	strmi	r6, [r4], -r5, lsr #18
    15c4:	stmdavs	r8!, {r0, r3, r5, r6, fp, sp, lr}
    15c8:	stmiavs	fp!, {r1, r3, r5, r7, fp, sp, lr}^
    15cc:	stmdbvs	r8!, {r0, r1, r2, r3, sl, lr, pc}
    15d0:	teqvs	r7, r9, ror #18
    15d4:	ldrtmi	ip, [r0], -r3, lsl #8
    15d8:			; <UNDEFINED> instruction: 0x4606bdf8
    15dc:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    15e0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    15e4:	ldc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
    15e8:	vqdmulh.s<illegal width 8>	d20, d0, d6
    15ec:	stmdbmi	r6, {r0, r1, r2, r9, ip}
    15f0:	ldrbtmi	r4, [fp], #-2054	; 0xfffff7fa
    15f4:	movwcc	r4, #50297	; 0xc479
    15f8:			; <UNDEFINED> instruction: 0xf7ff4478
    15fc:	svclt	0x0000ebac
    1600:	muleq	r0, sl, pc	; <UNPREDICTABLE>
    1604:	andeq	r2, r0, lr, rrx
    1608:	strdeq	r1, [r0], -ip
    160c:	andeq	r2, r0, r4, lsr #32
    1610:			; <UNDEFINED> instruction: 0x4603b130
    1614:	ldmdbvs	fp, {r1, r3, r4, r9, sl, lr}^
    1618:	mvnsle	r2, r0, lsl #22
    161c:			; <UNDEFINED> instruction: 0x47706151
    1620:	ldrbmi	r4, [r0, -r8, lsl #12]!
    1624:	blmi	8d3eb4 <yyleng@@Base+0x8bee30>
    1628:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    162c:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    1630:	movwls	r6, #22555	; 0x581b
    1634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1638:	cmnlt	r3, #49152	; 0xc000
    163c:	biclt	r6, sl, sl, asr r8
    1640:	ldmib	r0, {r0, r1, fp, sp, lr}^
    1644:	stmiavs	r0, {r0, sl, ip}^
    1648:	tstle	fp, r3, lsr #5
    164c:	eorle	r4, r5, r1, lsl #5
    1650:	andne	lr, r0, sp, asr #19
    1654:	ldmdbmi	r8, {r2, fp, sp, pc}
    1658:			; <UNDEFINED> instruction: 0xf0004479
    165c:	bmi	5ffc20 <yyleng@@Base+0x5eab9c>
    1660:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    1664:	ldmpl	r3, {r2, fp, ip, pc}^
    1668:	blls	15b6d8 <yyleng@@Base+0x146654>
    166c:	tstle	ip, sl, asr r0
    1670:	ldclt	0, cr11, [r0, #-24]	; 0xffffffe8
    1674:	ldmib	r0, {r0, r1, fp, sp, lr}^
    1678:	bmi	446684 <yyleng@@Base+0x431600>
    167c:	stmiavs	r0, {r0, r1, r5, r7, r9, lr}^
    1680:	rscle	r4, r3, sl, ror r4
    1684:	stmdbmi	pc, {r8, ip, pc}	; <UNPREDICTABLE>
    1688:	andmi	lr, r1, sp, asr #19
    168c:	ldrbtmi	sl, [r9], #-2052	; 0xfffff7fc
    1690:			; <UNDEFINED> instruction: 0xf954f000
    1694:	bmi	33b628 <yyleng@@Base+0x3265a4>
    1698:			; <UNDEFINED> instruction: 0xe7d1447a
    169c:	stmdage	r4, {r8, ip, pc}
    16a0:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    16a4:			; <UNDEFINED> instruction: 0xf94af000
    16a8:			; <UNDEFINED> instruction: 0xf7ffe7d9
    16ac:	svclt	0x0000ea8e
    16b0:	ldrdeq	r3, [r1], -r8
    16b4:	strheq	r0, [r0], -ip
    16b8:	andeq	r1, r0, r8, ror #31
    16bc:	muleq	r1, lr, r8
    16c0:	andeq	r1, r0, ip, asr #29
    16c4:	andeq	r1, r0, r2, lsr #31
    16c8:			; <UNDEFINED> instruction: 0x00001eb4
    16cc:	andeq	r1, r0, sl, lsr #31
    16d0:	tstcs	r1, sl, lsl #12
    16d4:	svclt	0x0000e530
    16d8:	tstcs	r0, sl, lsl #12
    16dc:	svclt	0x0000e52c
    16e0:	mvnsmi	lr, sp, lsr #18
    16e4:	strmi	fp, [r8], r2, lsl #1
    16e8:			; <UNDEFINED> instruction: 0x461f4616
    16ec:			; <UNDEFINED> instruction: 0xff9af7ff
    16f0:	strbmi	r4, [r3], -pc, lsl #26
    16f4:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    16f8:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    16fc:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
    1700:	strtmi	r4, [r8], -r4, lsl #12
    1704:	andpl	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    1708:	stmdavs	r8!, {sl, ip, pc}
    170c:	b	ffcbf710 <yyleng@@Base+0xffcaa68c>
    1710:			; <UNDEFINED> instruction: 0x4632463b
    1714:	tstcs	r1, r8, lsr #16
    1718:	b	fe43f71c <yyleng@@Base+0xfe42a698>
    171c:	andcs	r6, sl, r9, lsr #16
    1720:	b	ffebf724 <yyleng@@Base+0xffeaa6a0>
    1724:	andlt	r4, r2, r0, lsr #12
    1728:	ldrhmi	lr, [r0, #141]!	; 0x8d
    172c:	blt	cbf730 <yyleng@@Base+0xcaa6ac>
    1730:	andeq	r3, r1, r6, lsl #16
    1734:	ldrdeq	r0, [r0], -r8
    1738:	andeq	r1, r0, sl, asr pc
    173c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    1740:	ldrbtmi	fp, [ip], #1036	; 0x40c
    1744:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    1748:			; <UNDEFINED> instruction: 0xf85cb083
    174c:	blge	10975c <yyleng@@Base+0xf46d8>
    1750:	andls	r6, r1, #1179648	; 0x120000
    1754:	andeq	pc, r0, #79	; 0x4f
    1758:	blcs	13f8ac <yyleng@@Base+0x12a828>
    175c:			; <UNDEFINED> instruction: 0xf7ff9300
    1760:	bmi	281664 <yyleng@@Base+0x26c5e0>
    1764:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1768:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    176c:	subsmi	r9, sl, r1, lsl #22
    1770:	andlt	sp, r3, r4, lsl #2
    1774:	bl	13f8f0 <yyleng@@Base+0x12a86c>
    1778:	ldrbmi	fp, [r0, -r2]!
    177c:	b	93f780 <yyleng@@Base+0x92a6fc>
    1780:			; <UNDEFINED> instruction: 0x000137be
    1784:	strheq	r0, [r0], -ip
    1788:	muleq	r1, sl, r7
    178c:	bmi	2943b8 <yyleng@@Base+0x27f334>
    1790:	ldrlt	r4, [r0], #-1147	; 0xfffffb85
    1794:	ldmpl	fp, {r0, r3, sl, fp, lr}
    1798:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    179c:	sbcsvs	r7, r9, r2, lsr #16
    17a0:	ldmdblt	r2, {r3, r4, r6, sp, lr}
    17a4:	blmi	13f920 <yyleng@@Base+0x12a89c>
    17a8:	movwcs	r4, #1904	; 0x770
    17ac:			; <UNDEFINED> instruction: 0xf85d7023
    17b0:	ldr	r4, [r7], #2820	; 0xb04
    17b4:	andeq	r3, r1, r0, ror r7
    17b8:	andeq	r0, r0, ip, asr #1
    17bc:	andeq	r3, r1, ip, ror #16
    17c0:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    17c4:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    17c8:	addlt	r4, r3, r9, ror r4
    17cc:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    17d0:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    17d4:			; <UNDEFINED> instruction: 0xf855447b
    17d8:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    17dc:			; <UNDEFINED> instruction: 0xf04f9201
    17e0:	stmdami	sp, {r9}
    17e4:	tstcs	r1, sp, lsl #4
    17e8:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    17ec:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    17f0:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17f4:	blls	1b87c <yyleng@@Base+0x67f8>
    17f8:	tstcs	r1, r2, lsr r6
    17fc:	b	7bf800 <yyleng@@Base+0x7aa77c>
    1800:			; <UNDEFINED> instruction: 0xf7ff2001
    1804:	svclt	0x0000ea3a
    1808:	andeq	r3, r1, r8, lsr r7
    180c:	strheq	r0, [r0], -ip
    1810:	andeq	r3, r1, ip, lsr #14
    1814:	ldrdeq	r0, [r0], -r8
    1818:	andeq	r1, r0, r2, asr sp
    181c:	addlt	fp, r3, r0, lsr r5
    1820:			; <UNDEFINED> instruction: 0xf7ff4605
    1824:	vmovne	s1, s2, lr, r2
    1828:	ldrmi	r9, [r0], -r1, lsl #4
    182c:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1830:	andls	r9, r0, r1, lsl #20
    1834:			; <UNDEFINED> instruction: 0x4629b130
    1838:			; <UNDEFINED> instruction: 0xf7ff4604
    183c:	strtmi	lr, [r0], -r0, asr #19
    1840:	ldclt	0, cr11, [r0, #-12]!
    1844:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    1848:			; <UNDEFINED> instruction: 0xffbaf7ff
    184c:	andeq	r1, r0, r6, lsr sp
    1850:	ldrbmi	lr, [r0, sp, lsr #18]!
    1854:	bmi	8930b0 <yyleng@@Base+0x87e02c>
    1858:	blmi	8ada70 <yyleng@@Base+0x8989ec>
    185c:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    1860:	strmi	r6, [pc], -r4, lsl #16
    1864:	ssatmi	r5, #2, r3, asr #17
    1868:	movwls	r6, #14363	; 0x381b
    186c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1870:			; <UNDEFINED> instruction: 0x4620b11c
    1874:	b	1bf878 <yyleng@@Base+0x1aa7f4>
    1878:	smlabbcs	r0, r1, r6, r4
    187c:	mvnscc	pc, #79	; 0x4f
    1880:	andcs	r4, r1, #8, 12	; 0x800000
    1884:	strvc	lr, [r0, #-2509]	; 0xfffff633
    1888:			; <UNDEFINED> instruction: 0xf7ff9502
    188c:			; <UNDEFINED> instruction: 0xf100e992
    1890:	strtmi	r0, [r0], -r1, lsl #16
    1894:	beq	23c4c0 <yyleng@@Base+0x22743c>
    1898:			; <UNDEFINED> instruction: 0xf7ff4651
    189c:			; <UNDEFINED> instruction: 0x4604e99e
    18a0:			; <UNDEFINED> instruction: 0xf04fb1b8
    18a4:	andcs	r3, r1, #-67108861	; 0xfc000003
    18a8:	strbmi	r4, [r8], #-1601	; 0xfffff9bf
    18ac:	strls	r9, [r0, -r1, lsl #10]
    18b0:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18b4:	eorsvs	r4, r4, r0, lsr #12
    18b8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18bc:	blmi	2540ec <yyleng@@Base+0x23f068>
    18c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    18c4:	blls	db934 <yyleng@@Base+0xc68b0>
    18c8:	qaddle	r4, sl, r7
    18cc:	pop	{r2, ip, sp, pc}
    18d0:	stmdami	r6, {r4, r5, r6, r7, r8, r9, sl, pc}
    18d4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    18d8:			; <UNDEFINED> instruction: 0xff72f7ff
    18dc:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18e0:	andeq	r3, r1, r2, lsr #13
    18e4:	strheq	r0, [r0], -ip
    18e8:	andeq	r3, r1, r0, asr #12
    18ec:	andeq	r1, r0, r2, lsr #27
    18f0:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    18f4:	addlt	fp, r2, r0, lsl #10
    18f8:	bge	d4538 <yyleng@@Base+0xbf4b4>
    18fc:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    1900:	blne	13fa50 <yyleng@@Base+0x12a9cc>
    1904:	movwls	r6, #6171	; 0x181b
    1908:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    190c:			; <UNDEFINED> instruction: 0xf7ff9200
    1910:	bmi	281794 <yyleng@@Base+0x26c710>
    1914:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    1918:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    191c:	subsmi	r9, sl, r1, lsl #22
    1920:	andlt	sp, r2, r4, lsl #2
    1924:	bl	13faa0 <yyleng@@Base+0x12aa1c>
    1928:	ldrbmi	fp, [r0, -r3]!
    192c:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1930:	andeq	r3, r1, r4, lsl #12
    1934:	strheq	r0, [r0], -ip
    1938:	andeq	r3, r1, sl, ror #11
    193c:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    1940:	ldrbtmi	fp, [ip], #1038	; 0x40e
    1944:	addlt	fp, r3, r0, lsl r5
    1948:	bge	15498c <yyleng@@Base+0x13f908>
    194c:	blne	13fa9c <yyleng@@Base+0x12aa18>
    1950:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
    1954:	strls	r6, [r1], #-2084	; 0xfffff7dc
    1958:	streq	pc, [r0], #-79	; 0xffffffb1
    195c:	andvs	r2, r4, r0, lsl #8
    1960:			; <UNDEFINED> instruction: 0xf7ff9200
    1964:	bmi	281740 <yyleng@@Base+0x26c6bc>
    1968:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    196c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1970:	subsmi	r9, sl, r1, lsl #22
    1974:	andlt	sp, r3, r4, lsl #2
    1978:			; <UNDEFINED> instruction: 0x4010e8bd
    197c:	ldrbmi	fp, [r0, -r3]!
    1980:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1984:			; <UNDEFINED> instruction: 0x000135be
    1988:	strheq	r0, [r0], -ip
    198c:	muleq	r1, r6, r5
    1990:	mvnsmi	lr, sp, lsr #18
    1994:	strmi	r4, [r0], lr, lsl #12
    1998:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    199c:	ldrtmi	r4, [r0], -r4, lsl #12
    19a0:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19a4:	strmi	r1, [r7], -r3, lsr #16
    19a8:			; <UNDEFINED> instruction: 0xb12c1c98
    19ac:	andeq	lr, r4, #8, 22	; 0x2000
    19b0:	stccs	8, cr15, [r1], {18}
    19b4:	andsle	r2, r6, pc, lsr #20
    19b8:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19bc:	cmnlt	r0, r5, lsl #12
    19c0:	strbmi	r4, [r1], -r2, lsr #12
    19c4:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19c8:	strpl	r2, [fp, #-815]!	; 0xfffffcd1
    19cc:	cfldrdne	mvd3, [sl], #-4
    19d0:	ldrtmi	r1, [r1], -r8, lsr #18
    19d4:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d8:	pop	{r3, r5, r9, sl, lr}
    19dc:	stmdami	r7, {r4, r5, r6, r7, r8, pc}
    19e0:			; <UNDEFINED> instruction: 0xf7ff4478
    19e4:	mrrcne	14, 14, pc, r8, cr13	; <UNPREDICTABLE>
    19e8:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    19f0:			; <UNDEFINED> instruction: 0x4641d0f5
    19f4:			; <UNDEFINED> instruction: 0xf7ff4622
    19f8:	strb	lr, [r8, r2, ror #17]!
    19fc:	muleq	r0, ip, fp
    1a00:	push	{r0, r5, r6, r8, r9, ip, sp, pc}
    1a04:	bl	121cc <_IO_stdin_used@@Base+0xec94>
    1a08:	strmi	r0, [r6], -r1, lsl #16
    1a0c:	stccc	8, cr15, [r1], {24}
    1a10:	strbmi	fp, [r0, #-2827]	; 0xfffff4f5
    1a14:			; <UNDEFINED> instruction: 0x4634d21c
    1a18:			; <UNDEFINED> instruction: 0xf8144627
    1a1c:	cmplt	sp, r1, lsl #22
    1a20:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a24:			; <UNDEFINED> instruction: 0xf8336803
    1a28:			; <UNDEFINED> instruction: 0xf4133015
    1a2c:	andsle	r4, r2, r0, lsl #7
    1a30:	ldmle	r1!, {r5, r7, r8, sl, lr}^
    1a34:			; <UNDEFINED> instruction: 0x4627787d
    1a38:	blx	fed88938 <yyleng@@Base+0xfed738b4>
    1a3c:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
    1a40:	svclt	0x000c2d00
    1a44:	strcs	r4, [r1, #-1589]	; 0xfffff9cb
    1a48:			; <UNDEFINED> instruction: 0x1c7eb92d
    1a4c:	stmiale	r2!, {r4, r5, r7, r8, sl, lr}^
    1a50:	pop	{r0, sp}
    1a54:	strdcs	r8, [r0], -r0
    1a58:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1a5c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    1a60:	blmi	119437c <yyleng@@Base+0x117f2f8>
    1a64:	ldrblt	r4, [r0, #1146]!	; 0x47a
    1a68:	stmdavs	sp, {r0, r2, r7, ip, sp, pc}
    1a6c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    1a70:			; <UNDEFINED> instruction: 0x1c6e1941
    1a74:	movwls	r6, #14363	; 0x381b
    1a78:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1a7c:			; <UNDEFINED> instruction: 0xf1a35d43
    1a80:	bcs	1202348 <yyleng@@Base+0x11ed2c4>
    1a84:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1a88:	eorscc	pc, r2, #2
    1a8c:	eorscc	r3, r2, #536870915	; 0x20000003
    1a90:			; <UNDEFINED> instruction: 0x26263232
    1a94:	strtcs	r2, [r6], -r6, lsr #12
    1a98:	strtcs	r2, [r6], -r6, lsr #12
    1a9c:	strtcs	r2, [r6], -r6, lsr #12
    1aa0:	strtcs	r2, [r6], -r6, lsr #12
    1aa4:	strtcs	r2, [r6], -r6, lsr #12
    1aa8:	strtcs	r2, [r6], -r6, lsr #12
    1aac:	strtcs	r2, [r6], -r6, lsr #12
    1ab0:	strtcs	r2, [r6], -r6, lsr #12
    1ab4:	strtcs	r2, [r6], -r6, lsr #12
    1ab8:	strcs	r2, [r6, #-1574]!	; 0xfffff9da
    1abc:			; <UNDEFINED> instruction: 0x26262672
    1ac0:	strtcs	r2, [r6], -pc, asr #12
    1ac4:	strtcs	r2, [r6], -r6, lsr #12
    1ac8:			; <UNDEFINED> instruction: 0x26262651
    1acc:			; <UNDEFINED> instruction: 0x26552653
    1ad0:	subseq	r2, r9, r7, asr r6
    1ad4:	stmdbmi	sl!, {r0, r1, r2, r8, r9, sp}
    1ad8:	ldrbtmi	r4, [r9], #-2600	; 0xfffff5d8
    1adc:	stmpl	sl, {r1, r2, r5, sp, lr}
    1ae0:	bls	dbb2c <yyleng@@Base+0xc6aa8>
    1ae4:	qdaddle	r4, r1, r4
    1ae8:	andlt	r4, r5, r8, lsl r6
    1aec:	svcge	0x0002bdf0
    1af0:	movwcs	r2, #515	; 0x203
    1af4:	andcc	pc, fp, sp, lsl #17
    1af8:			; <UNDEFINED> instruction: 0xf7ff4638
    1afc:	stmdbge	r1, {r2, r5, r6, r7, fp, sp, lr, pc}
    1b00:	andcs	r4, r8, #56, 12	; 0x3800000
    1b04:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b08:	adcsmi	r9, lr, #1, 28
    1b0c:	blne	ffdb191c <yyleng@@Base+0xffd9c898>
    1b10:	sbclt	r1, r3, #1933312	; 0x1d8000
    1b14:	blmi	6f7e98 <yyleng@@Base+0x6e2e14>
    1b18:	ldmdbmi	fp, {r1, r3, r4, r7, r9, sp}
    1b1c:	ldrbtmi	r4, [fp], #-2075	; 0xfffff7e5
    1b20:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1b24:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b28:	ldrb	r2, [r4, ip, lsl #6]
    1b2c:	ldrb	r2, [r2, sl, lsl #6]
    1b30:	ldrb	r2, [r0, sp, lsl #6]
    1b34:	strb	r2, [lr, r9, lsl #6]
    1b38:	strb	r2, [ip, fp, lsl #6]
    1b3c:	stmibne	r1, {r1, r8, sl, fp, sp, pc}
    1b40:	movwcs	r2, #514	; 0x202
    1b44:			; <UNDEFINED> instruction: 0xf88d4628
    1b48:			; <UNDEFINED> instruction: 0xf7ff300a
    1b4c:	andscs	lr, r0, #188, 16	; 0xbc0000
    1b50:	strtmi	sl, [r8], -r1, lsl #18
    1b54:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b58:	adcmi	r9, sl, #4096	; 0x1000
    1b5c:	blne	14b196c <yyleng@@Base+0x149c8e8>
    1b60:	sbclt	r1, r3, #11927552	; 0xb60000
    1b64:	stmdami	sl, {r0, r1, r2, r4, r5, r7, fp, ip, lr, pc}
    1b68:			; <UNDEFINED> instruction: 0xf7ff4478
    1b6c:	movwcs	pc, #36393	; 0x8e29	; <UNPREDICTABLE>
    1b70:			; <UNDEFINED> instruction: 0xf7ffe7b1
    1b74:	svclt	0x0000e82a
    1b78:	muleq	r1, ip, r4
    1b7c:	strheq	r0, [r0], -ip
    1b80:	andeq	r3, r1, r6, lsr #8
    1b84:	andeq	r1, r0, r6, asr #25
    1b88:	andeq	r1, r0, r4, ror fp
    1b8c:	andeq	r1, r0, sl, ror fp
    1b90:	andeq	r1, r0, r0, asr #22
    1b94:	mvnsmi	lr, #737280	; 0xb4000
    1b98:	andvs	r2, fp, r0, lsl #6
    1b9c:	stmdavc	r3, {r3, r7, r9, sl, lr}
    1ba0:	blcs	b535ec <yyleng@@Base+0xb3e568>
    1ba4:	stmdavc	r7, {r0, r1, r5, r8, ip, lr, pc}^
    1ba8:			; <UNDEFINED> instruction: 0xf44fbb0f
    1bac:	strcs	r6, [r0], #-128	; 0xffffff80
    1bb0:	ldmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bb4:	strvs	pc, [r0, #1103]	; 0x44f
    1bb8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1bbc:	blne	ab5cb0 <yyleng@@Base+0xaa0c2c>
    1bc0:			; <UNDEFINED> instruction: 0x46381931
    1bc4:	svc	0x00e0f7fe
    1bc8:	blle	6c93dc <yyleng@@Base+0x6b4358>
    1bcc:	eorle	r4, fp, ip, lsl r4
    1bd0:	mvnsle	r4, r5, lsr #5
    1bd4:	ldrtmi	r0, [r0], -sp, rrx
    1bd8:			; <UNDEFINED> instruction: 0xf7fe4629
    1bdc:			; <UNDEFINED> instruction: 0x4606effe
    1be0:	mvnle	r2, r0, lsl #16
    1be4:			; <UNDEFINED> instruction: 0x46294816
    1be8:			; <UNDEFINED> instruction: 0xf7ff4478
    1bec:	smlattcs	r0, r9, sp, pc	; <UNPREDICTABLE>
    1bf0:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf4:	ble	ff609418 <yyleng@@Base+0xff5f4394>
    1bf8:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bfc:	strtmi	r6, [r0], -r4, lsl #16
    1c00:	mvnshi	lr, #12386304	; 0xbd0000
    1c04:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c08:	ldrtmi	r6, [r8], -r4, lsl #16
    1c0c:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c10:	ldrtmi	fp, [r0], -ip, ror #2
    1c14:	svc	0x00c0f7fe
    1c18:	svceq	0x0000f1b9
    1c1c:			; <UNDEFINED> instruction: 0xf8c9d001
    1c20:	strtmi	r5, [r0], -r0
    1c24:	mvnshi	lr, #12386304	; 0xbd0000
    1c28:			; <UNDEFINED> instruction: 0xf7ff4638
    1c2c:	strcs	lr, [r0], #-2190	; 0xfffff772
    1c30:	andvs	pc, r0, r8, asr #17
    1c34:	stmdami	r3, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1c38:			; <UNDEFINED> instruction: 0xf7ff4478
    1c3c:	svclt	0x0000fdc1
    1c40:	muleq	r0, r0, sl
    1c44:	andeq	r1, r0, r4, asr #18
    1c48:	addlt	fp, r5, r0, lsr r5
    1c4c:			; <UNDEFINED> instruction: 0x460a4c15
    1c50:	stmdbge	r2, {r0, r2, r4, r8, r9, fp, lr}
    1c54:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1c58:	ldmdavs	fp, {r2, r9, sl, lr}
    1c5c:			; <UNDEFINED> instruction: 0xf04f9303
    1c60:			; <UNDEFINED> instruction: 0xf7ff0300
    1c64:	blmi	481ac8 <yyleng@@Base+0x46ca44>
    1c68:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1c6c:	bmi	427c7c <yyleng@@Base+0x412bf8>
    1c70:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    1c74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c78:	subsmi	r9, sl, r3, lsl #22
    1c7c:	andlt	sp, r5, r0, lsl r1
    1c80:	bmi	331148 <yyleng@@Base+0x31c0c4>
    1c84:	ldmdavs	sp, {r0, r1, r3, r4, r7, fp, ip, lr}
    1c88:	svc	0x00d2f7fe
    1c8c:	strtmi	r4, [r3], -sl, lsl #20
    1c90:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1c94:	strtmi	r9, [r8], -r0
    1c98:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c9c:	strb	r2, [r6, r0]!
    1ca0:	svc	0x0092f7fe
    1ca4:	andeq	r3, r1, ip, lsr #5
    1ca8:	strheq	r0, [r0], -ip
    1cac:	muleq	r1, r8, r2
    1cb0:	andeq	r3, r1, lr, lsl #5
    1cb4:	ldrdeq	r0, [r0], -r8
    1cb8:	andeq	r1, r0, lr, lsr sl
    1cbc:	mvnsmi	lr, sp, lsr #18
    1cc0:	stmdavc	r3, {r0, r1, r2, r3, r9, sl, lr}
    1cc4:	andsle	r2, r4, sp, lsr #22
    1cc8:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    1ccc:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    1cd0:	svc	0x00c0f7fe
    1cd4:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1cd8:	ldmdavs	lr!, {r1, r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    1cdc:			; <UNDEFINED> instruction: 0x2e00ba36
    1ce0:			; <UNDEFINED> instruction: 0xf1b8dc11
    1ce4:	andle	r0, r1, r1, lsl #30
    1ce8:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cec:	ldmfd	sp!, {sp}
    1cf0:	stmdavc	r3, {r4, r5, r6, r7, r8, pc}^
    1cf4:	mvnle	r2, r0, lsl #22
    1cf8:	blt	d9be38 <yyleng@@Base+0xd86db4>
    1cfc:	svclt	0x00c82e00
    1d00:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1d04:	strcs	sp, [r0, #-3570]	; 0xfffff20e
    1d08:	adcsmi	lr, r5, #1
    1d0c:	blne	1cb8574 <yyleng@@Base+0x1ca34f0>
    1d10:			; <UNDEFINED> instruction: 0x46401979
    1d14:	svc	0x00e8f7fe
    1d18:	strtmi	r1, [r5], #-3588	; 0xfffff1fc
    1d1c:			; <UNDEFINED> instruction: 0xf7fedaf5
    1d20:			; <UNDEFINED> instruction: 0xf1b8efbe
    1d24:	stmdavs	r4, {r0, r8, r9, sl, fp}
    1d28:	streq	pc, [r0], #-452	; 0xfffffe3c
    1d2c:	strbmi	sp, [r0], -r2
    1d30:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d34:	svclt	0x00b82c00
    1d38:	ble	ff5d26c0 <yyleng@@Base+0xff5bd63c>
    1d3c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1d40:	svceq	0x0001f1b8
    1d44:	ubfx	sp, r2, #1, #19
    1d48:	svc	0x00a8f7fe
    1d4c:	strb	r6, [lr, r0, lsl #16]
    1d50:	addlt	fp, r3, r0, lsr r5
    1d54:			; <UNDEFINED> instruction: 0xf7ff4604
    1d58:	stcmi	15, cr15, [ip, #-708]	; 0xfffffd3c
    1d5c:			; <UNDEFINED> instruction: 0x4603447d
    1d60:			; <UNDEFINED> instruction: 0x4618b910
    1d64:	ldclt	0, cr11, [r0, #-12]!
    1d68:	stmiapl	fp!, {r0, r3, r8, r9, fp, lr}^
    1d6c:			; <UNDEFINED> instruction: 0xf7fe681d
    1d70:	bmi	23daf8 <yyleng@@Base+0x228a74>
    1d74:	tstcs	r1, r3, lsr #12
    1d78:	andls	r4, r0, sl, ror r4
    1d7c:			; <UNDEFINED> instruction: 0xf7fe4628
    1d80:			; <UNDEFINED> instruction: 0xf04fefba
    1d84:			; <UNDEFINED> instruction: 0x461833ff
    1d88:	ldclt	0, cr11, [r0, #-12]!
    1d8c:	andeq	r3, r1, r4, lsr #3
    1d90:	ldrdeq	r0, [r0], -r8
    1d94:	andeq	r1, r0, ip, ror r9
    1d98:	blcs	1fdac <yyleng@@Base+0xad28>
    1d9c:	push	{r0, r2, r6, ip, lr, pc}
    1da0:			; <UNDEFINED> instruction: 0xf04f41f0
    1da4:			; <UNDEFINED> instruction: 0x601333ff
    1da8:	stmdavc	r4, {r0, r2, r9, sl, lr}
    1dac:	stmdami	r0!, {r0, r1, r2, r3, r9, sl, lr}
    1db0:	ldrbtmi	r4, [r8], #-1558	; 0xfffff9ea
    1db4:	strtmi	r4, [r0], r1, lsr #12
    1db8:	svc	0x006af7fe
    1dbc:	stmdavc	fp!, {r7, r8, r9, ip, sp, pc}^
    1dc0:	mlale	r4, ip, r2, r4
    1dc4:	ldrmi	r3, [ip], -r1, lsl #10
    1dc8:	ldmdami	sl, {r2, r5, r6, r8, r9, ip, sp, pc}
    1dcc:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1dd0:	svc	0x005ef7fe
    1dd4:	ldclcs	3, cr11, [r3], #-192	; 0xffffff40
    1dd8:			; <UNDEFINED> instruction: 0xf1b8d011
    1ddc:	svclt	0x00080f62
    1de0:	andle	r2, sl, r1, lsl #6
    1de4:	svceq	0x0068f1b8
    1de8:	movwcs	fp, #12040	; 0x2f08
    1dec:			; <UNDEFINED> instruction: 0xf1b8d005
    1df0:	svclt	0x000c0f6c
    1df4:			; <UNDEFINED> instruction: 0xf04f2304
    1df8:	ldrshtvs	r3, [r3], -pc
    1dfc:	eorsvs	r7, ip, ip, lsr #16
    1e00:	stmdacc	r0, {r3, r5, r6, fp, ip, sp, lr}
    1e04:	andcs	fp, r1, r8, lsl pc
    1e08:	pop	{r6, r9, lr}
    1e0c:	stfned	f0, [fp], #960	; 0x3c0
    1e10:	svceq	0x0068f1b8
    1e14:	svclt	0x000878ac
    1e18:	stmdaeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1e1c:	bfi	r4, sp, #12, #8
    1e20:	ldrb	r4, [r1, r0, lsl #13]
    1e24:	rscscc	pc, pc, pc, asr #32
    1e28:			; <UNDEFINED> instruction: 0xf04fe7ef
    1e2c:			; <UNDEFINED> instruction: 0x477030ff
    1e30:	andeq	r1, r0, r6, ror #18
    1e34:	andeq	r1, r0, r2, asr r9
    1e38:	ldrbmi	fp, [r0, -r1, lsl #18]!
    1e3c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1e40:	strmi	r4, [pc], -r4, lsl #12
    1e44:	ldc2l	7, cr15, [ip, #1020]	; 0x3fc
    1e48:	cmnle	r2, r0, lsl #16
    1e4c:	streq	pc, [r3, #-23]	; 0xffffffe9
    1e50:	ldmdbmi	lr!, {r3, r4, r5, r8, ip, lr, pc}
    1e54:	strdcs	r1, [r1], -lr
    1e58:			; <UNDEFINED> instruction: 0x0627ea16
    1e5c:	shasxmi	fp, lr, r8
    1e60:			; <UNDEFINED> instruction: 0xf7fe4479
    1e64:	svccs	0x0003ef3c
    1e68:	strteq	lr, [r6], pc, asr #20
    1e6c:			; <UNDEFINED> instruction: 0xf8dfdd25
    1e70:	stccc	0, cr8, [r4], {224}	; 0xe0
    1e74:	ldrsbls	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1e78:			; <UNDEFINED> instruction: 0xf8df1e77
    1e7c:	ldrbtmi	sl, [r8], #220	; 0xdc
    1e80:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    1e84:	svcne	0x0004f854
    1e88:			; <UNDEFINED> instruction: 0xf10542bd
    1e8c:	vabal.u8	q8, d1, d1
    1e90:	vaddl.u8	q9, d1, d7
    1e94:	b	13d4eb8 <yyleng@@Base+0x13bfe34>
    1e98:	svclt	0x00b86211
    1e9c:	b	10937b0 <yyleng@@Base+0x107e72c>
    1ea0:	svclt	0x00a86201
    1ea4:	b	10937d8 <yyleng@@Base+0x107e754>
    1ea8:	ldrbmi	r4, [r1], -r0, lsl #4
    1eac:	andcs	lr, ip, #270336	; 0x42000
    1eb0:			; <UNDEFINED> instruction: 0xf7fe2001
    1eb4:	adcmi	lr, lr, #20, 30	; 0x50
    1eb8:	pop	{r2, r5, r6, r7, sl, fp, ip, lr, pc}
    1ebc:	ldrshtcs	r4, [lr], -r0
    1ec0:	mrclt	7, 7, APSR_nzcv, cr8, cr14, {7}
    1ec4:	andcs	r4, r1, r5, lsr #18
    1ec8:			; <UNDEFINED> instruction: 0xf7fe4479
    1ecc:	svccs	0x0000ef08
    1ed0:			; <UNDEFINED> instruction: 0xf8dfdd1a
    1ed4:	cdpne	0, 7, cr8, cr14, cr12, {4}
    1ed8:	strtmi	r4, [r7], #-3362	; 0xfffff2de
    1edc:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
    1ee0:	ldrbtmi	r4, [sp], #-1272	; 0xfffffb08
    1ee4:	ldrbtmi	r4, [sl], #1697	; 0x6a1
    1ee8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    1eec:	andcs	r4, r1, r1, asr r6
    1ef0:			; <UNDEFINED> instruction: 0xf813464b
    1ef4:	blne	6cd300 <yyleng@@Base+0x6b827c>
    1ef8:	svclt	0x00ac42b3
    1efc:	strtmi	r4, [fp], -r3, asr #12
    1f00:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1f04:	strhle	r4, [pc, #89]	; 1f65 <__assert_fail@plt+0x1211>
    1f08:			; <UNDEFINED> instruction: 0x47f0e8bd
    1f0c:			; <UNDEFINED> instruction: 0xf7fe205d
    1f10:	ldmdbmi	r6, {r0, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    1f14:	ldcmi	0, cr2, [r6, #-4]
    1f18:	ldrbtmi	r4, [r9], #-1063	; 0xfffffbd9
    1f1c:			; <UNDEFINED> instruction: 0xf7fe4e15
    1f20:	ldrbtmi	lr, [sp], #-3806	; 0xfffff122
    1f24:			; <UNDEFINED> instruction: 0x4622447e
    1f28:	andcs	r4, r1, r9, lsr #12
    1f2c:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    1f30:			; <UNDEFINED> instruction: 0xf7fe4620
    1f34:	andcc	lr, r1, r8, lsr #29
    1f38:	adcsmi	r4, ip, #4, 8	; 0x4000000
    1f3c:	pop	{r0, r8, r9, ip, lr, pc}
    1f40:			; <UNDEFINED> instruction: 0x463187f0
    1f44:			; <UNDEFINED> instruction: 0xf7fe2001
    1f48:	strb	lr, [ip, sl, asr #29]!
    1f4c:	ldrdeq	r1, [r0], -r8
    1f50:	andeq	r1, r0, sl, asr #13
    1f54:	andeq	r1, r0, r8, lsl #21
    1f58:			; <UNDEFINED> instruction: 0x000018be
    1f5c:	andeq	r1, r0, r4, lsl #17
    1f60:	andeq	r1, r0, r8, lsr #20
    1f64:	andeq	r1, r0, r6, ror #12
    1f68:	andeq	r1, r0, lr, ror #16
    1f6c:	andeq	r1, r0, lr, lsl #16
    1f70:	andeq	r1, r0, sl, lsl #16
    1f74:	andeq	r1, r0, r0, lsl r8
    1f78:	andcs	r4, r1, r5, lsl #20
    1f7c:	ldrbtmi	r4, [sl], #-2309	; 0xfffff6fb
    1f80:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    1f84:	mcr	7, 5, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1f88:			; <UNDEFINED> instruction: 0xf7fe2000
    1f8c:	svclt	0x0000ee76
    1f90:	ldrdeq	r1, [r0], -lr
    1f94:	andeq	r1, r0, r8, ror #15
    1f98:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    1f9c:	bmi	1753800 <yyleng@@Base+0x173e77c>
    1fa0:	blmi	1753818 <yyleng@@Base+0x173e794>
    1fa4:	ldrbtmi	fp, [sl], #-139	; 0xffffff75
    1fa8:	ldmdbmi	ip, {r0, r3, r7, r9, sl, lr}^
    1fac:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1fb0:	ldmdavs	fp, {r1, r2, r3, r8, sl, fp, ip, pc}
    1fb4:			; <UNDEFINED> instruction: 0xf04f9309
    1fb8:	andls	r0, r5, r0, lsl #6
    1fbc:			; <UNDEFINED> instruction: 0xf0002800
    1fc0:	bmi	15e2200 <yyleng@@Base+0x15cd17c>
    1fc4:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    1fc8:	ldm	r2, {r0, r1, r3, r6, r7, fp, ip, lr}
    1fcc:	ldmdavs	lr, {r0, r1}
    1fd0:	stmdage	r7, {r0, r1, r2, ip, pc}
    1fd4:	eorne	pc, r0, sp, lsr #17
    1fd8:	mrc	7, 2, APSR_nzcv, cr4, cr14, {7}
    1fdc:	tstcs	r1, r2, asr sl
    1fe0:	strls	r4, [r0, -fp, asr #12]
    1fe4:	sxtab16mi	r4, r0, sl, ror #8
    1fe8:	strmi	r4, [r8], #1584	; 0x630
    1fec:	mcr	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1ff0:	stmdacs	r0, {r5, fp, sp, lr}
    1ff4:	strtmi	sp, [r1], r9, rrx
    1ff8:			; <UNDEFINED> instruction: 0xf7fe2700
    1ffc:			; <UNDEFINED> instruction: 0xf8d9ee44
    2000:	bcs	4a018 <yyleng@@Base+0x34f94>
    2004:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    2008:	svceq	0x0010f859
    200c:	strbmi	fp, [r3], #-3848	; 0xfffff0f8
    2010:	svclt	0x00b8429f
    2014:	stmdacs	r0, {r0, r1, r2, r3, r4, r9, sl, lr}
    2018:			; <UNDEFINED> instruction: 0xf8dfd1ef
    201c:	ldrcc	fp, [r0], #-272	; 0xfffffef0
    2020:	ldrdge	pc, [ip, -pc]
    2024:			; <UNDEFINED> instruction: 0xf8df3d04
    2028:	ldrbtmi	r9, [fp], #268	; 0x10c
    202c:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    2030:			; <UNDEFINED> instruction: 0x4633e01a
    2034:	tstcs	r1, r6, lsl #4
    2038:			; <UNDEFINED> instruction: 0xf7fe4650
    203c:	ldmdb	r4, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    2040:	bllt	28e858 <yyleng@@Base+0x2797d4>
    2044:	tstcs	r1, ip, lsr sl
    2048:	ldrtmi	r9, [r0], -r0, lsl #6
    204c:			; <UNDEFINED> instruction: 0x463b447a
    2050:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    2054:	tstcs	r1, r9, lsr sl
    2058:	ldrtmi	r6, [r0], -fp, lsr #16
    205c:			; <UNDEFINED> instruction: 0xf7fe447a
    2060:			; <UNDEFINED> instruction: 0xf854ee4a
    2064:	cmnlt	r3, #16, 22	; 0x4000
    2068:	svccc	0x0004f855
    206c:			; <UNDEFINED> instruction: 0xf854b303
    2070:	blcs	1f91088 <yyleng@@Base+0x1f7c004>
    2074:			; <UNDEFINED> instruction: 0x465adcdd
    2078:	ldrtmi	r2, [r0], -r1, lsl #2
    207c:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    2080:	andcc	lr, r4, #84, 18	; 0x150000
    2084:	sbcsle	r2, sp, r0, lsl #20
    2088:	movwls	r4, #17944	; 0x4618
    208c:	ldcl	7, cr15, [sl, #1016]!	; 0x3f8
    2090:	bl	fe9d4544 <yyleng@@Base+0xfe9bf4c0>
    2094:	blls	1028bc <yyleng@@Base+0xed838>
    2098:	bne	493284 <yyleng@@Base+0x47e200>
    209c:	stmib	sp, {r4, r5, r9, sl, lr}^
    20a0:	stmdbge	r7, {r0, r8, sp}
    20a4:	tstls	r0, sl, asr #12
    20a8:			; <UNDEFINED> instruction: 0xf7fe2101
    20ac:	ldrb	lr, [r1, r4, lsr #28]
    20b0:	vqdmulh.s<illegal width 8>	d20, d0, d20
    20b4:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r7, r9, ip}
    20b8:	ldrbtmi	r4, [fp], #-2084	; 0xfffff7dc
    20bc:	tstcc	r0, #2030043136	; 0x79000000
    20c0:			; <UNDEFINED> instruction: 0xf7fe4478
    20c4:	blls	17d9ec <yyleng@@Base+0x168968>
    20c8:	bmi	86ecfc <yyleng@@Base+0x859c78>
    20cc:	blls	153994 <yyleng@@Base+0x13e910>
    20d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    20d4:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    20d8:			; <UNDEFINED> instruction: 0xf7fe2001
    20dc:	cdpmi	13, 1, cr14, cr13, cr14, {6}
    20e0:	ldmdami	sp, {r0, r1, r3, r6, r9, sl, lr}
    20e4:	stmdaeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    20e8:	stmibpl	lr, {r2, r3, r4, r9, fp, lr}
    20ec:	smlsdxls	r0, r8, r4, r4
    20f0:	ldmib	r0, {r1, r3, r4, r5, r6, sl, lr}^
    20f4:	ldmdavs	r6!, {r8}
    20f8:			; <UNDEFINED> instruction: 0xf8ad9007
    20fc:	ldrtmi	r1, [r0], -r0, lsr #32
    2100:			; <UNDEFINED> instruction: 0xf7fe2101
    2104:	stmdavs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2108:			; <UNDEFINED> instruction: 0xf47f2800
    210c:	andcs	sl, r0, r4, ror pc
    2110:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    2114:	andeq	r2, r1, sl, asr pc
    2118:	strheq	r0, [r0], -ip
    211c:	andeq	r2, r1, r2, asr pc
    2120:	andeq	r1, r0, r6, lsl r8
    2124:	ldrdeq	r0, [r0], -r8
    2128:	muleq	r0, r4, r7
    212c:	andeq	r1, r0, sl, lsl #15
    2130:	andeq	r1, r0, r0, lsl #15
    2134:	muleq	r0, r6, r7
    2138:	andeq	r1, r0, r0, ror r7
    213c:			; <UNDEFINED> instruction: 0x000015bc
    2140:	andeq	r1, r0, r0, ror r8
    2144:	andeq	r1, r0, sl, lsr #14
    2148:	ldrdeq	r1, [r0], -r8
    214c:	ldrdeq	r1, [r0], -r4
    2150:	strdeq	r1, [r0], -lr
    2154:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2158:	strdeq	r1, [r0], -r0
    215c:	andeq	r1, r0, r8, lsl #13
    2160:	bmi	e14644 <yyleng@@Base+0xdff5c0>
    2164:	blmi	e13350 <yyleng@@Base+0xdfe2cc>
    2168:	svcmi	0x00f0e92d
    216c:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2170:	ldmdavs	r9, {r0, r1, r2, r7, ip, sp, pc}^
    2174:	ldmdavs	r7, {r3, r4, fp, sp, lr}
    2178:	addmi	r9, pc, #-2147483648	; 0x80000000
    217c:	bmi	cf6af8 <yyleng@@Base+0xce1a74>
    2180:	stceq	0, cr15, [r0], {79}	; 0x4f
    2184:	ldrbtmi	r4, [sl], #-3634	; 0xfffff1ce
    2188:	ldrdhi	pc, [r8], -r3
    218c:	ldrd	pc, [ip], -r3
    2190:	blmi	c13390 <yyleng@@Base+0xbfe30c>
    2194:	ldcmi	6, cr4, [r0, #-580]!	; 0xfffffdbc
    2198:	andls	r4, r3, #2063597568	; 0x7b000000
    219c:	movwls	r4, #21629	; 0x547d
    21a0:	strls	r9, [r1, #-516]	; 0xfffffdfc
    21a4:			; <UNDEFINED> instruction: 0xf81746ba
    21a8:	tstcs	r1, r1, lsl #22
    21ac:	tstlt	r3, ip, lsl #12
    21b0:	vldmiapl	r4, {s19-s23}
    21b4:	subeq	r4, r2, r1, lsr #12
    21b8:	bl	2695cc <yyleng@@Base+0x254548>
    21bc:	bl	142dcc <yyleng@@Base+0x12dd48>
    21c0:			; <UNDEFINED> instruction: 0xf9b30b02
    21c4:			; <UNDEFINED> instruction: 0xf9bb31b8
    21c8:	strmi	fp, [fp], #-256	; 0xffffff00
    21cc:	svceq	0x0000f1bb
    21d0:	movteq	lr, #14927	; 0x3a4f
    21d4:	bleq	fce00 <yyleng@@Base+0xe7d7c>
    21d8:			; <UNDEFINED> instruction: 0x46d6bf1e
    21dc:			; <UNDEFINED> instruction: 0xf04f4680
    21e0:			; <UNDEFINED> instruction: 0xf9bb0c01
    21e4:	strmi	sl, [r2, #652]	; 0x28c
    21e8:	stcls	0, cr13, [r1, #-96]	; 0xffffffa0
    21ec:	ldrtmi	r4, [r1], #-1074	; 0xfffffbce
    21f0:	ldrbteq	pc, [ip], #2482	; 0x9b2	; <UNPREDICTABLE>
    21f4:	b	13cc364 <yyleng@@Base+0x13b72e0>
    21f8:	bl	142b00 <yyleng@@Base+0x12da7c>
    21fc:	svclt	0x00c80302
    2200:	ldrbmi	pc, [r0, #2193]	; 0x891	; <UNPREDICTABLE>
    2204:			; <UNDEFINED> instruction: 0x31b8f9b3
    2208:	strtmi	r4, [r3], #-1569	; 0xfffff9df
    220c:	bl	142380 <yyleng@@Base+0x12d2fc>
    2210:			; <UNDEFINED> instruction: 0xf9ba0a03
    2214:	strmi	sl, [r2, #652]	; 0x28c
    2218:	strls	sp, [r1, #-488]	; 0xfffffe18
    221c:	ldrmi	r9, [r3], #-2564	; 0xfffff5fc
    2220:	ldrbcc	pc, [r4, #2483]!	; 0x9b3	; <UNPREDICTABLE>
    2224:	blls	93a8c <yyleng@@Base+0x7ea08>
    2228:			; <UNDEFINED> instruction: 0xd1bb42bb
    222c:	svceq	0x0000f1bc
    2230:	blmi	2b6244 <yyleng@@Base+0x2a11c0>
    2234:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2238:	andlt	r8, r7, r2, lsl #28
    223c:	svchi	0x00f0e8bd
    2240:	muleq	r1, ip, sp
    2244:	andeq	r0, r0, r4, asr #1
    2248:	andeq	r2, r1, r0, asr #29
    224c:	andeq	r1, r0, lr, lsr sl
    2250:	andeq	r1, r0, r4, lsr sl
    2254:	andeq	r1, r0, ip, lsr #20
    2258:	andeq	r1, r0, r8, lsr #20
    225c:	strdeq	r2, [r1], -r8
    2260:	ldmdbmi	r1, {r0, r1, r2, r3, sl, ip, sp, pc}
    2264:	strlt	r4, [r0, #-2577]	; 0xfffff5ef
    2268:	addlt	r4, r3, r9, ror r4
    226c:	vstrge	d4, [r4, #-64]	; 0xffffffc0
    2270:	ldcmi	8, cr5, [r0], {138}	; 0x8a
    2274:			; <UNDEFINED> instruction: 0xf855447b
    2278:	ldmdavs	r2, {r2, r8, r9, fp, sp, lr}
    227c:			; <UNDEFINED> instruction: 0xf04f9201
    2280:	stmdami	sp, {r9}
    2284:	tstcs	r1, sp, lsl #4
    2288:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    228c:	stmdavs	r3!, {r2, r3, r4, r8, fp, ip, lr}
    2290:	stc	7, cr15, [r8], #1016	; 0x3f8
    2294:	blls	1c31c <yyleng@@Base+0x7298>
    2298:	tstcs	r1, r2, lsr r6
    229c:	stcl	7, cr15, [lr], {254}	; 0xfe
    22a0:			; <UNDEFINED> instruction: 0xf7fe2001
    22a4:	svclt	0x0000ecea
    22a8:	muleq	r1, r8, ip
    22ac:	strheq	r0, [r0], -ip
    22b0:	andeq	r2, r1, ip, lsl #25
    22b4:	ldrdeq	r0, [r0], -r8
    22b8:			; <UNDEFINED> instruction: 0x000012b2
    22bc:	tstcs	r1, r7, lsl #24
    22c0:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    22c4:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    22c8:	strtmi	r4, [r0], -r3, lsl #12
    22cc:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    22d0:			; <UNDEFINED> instruction: 0xf7fe6800
    22d4:	andcs	lr, r2, r0, lsl sp
    22d8:	stcl	7, cr15, [lr], {254}	; 0xfe
    22dc:	andeq	r2, r1, lr, lsr ip
    22e0:	ldrdeq	r0, [r0], -r8
    22e4:	andeq	r1, r0, sl, asr #6
    22e8:	cfldrsmi	mvf11, [r3], {112}	; 0x70
    22ec:	orrslt	r4, r8, ip, ror r4
    22f0:	movwcs	r6, #2114	; 0x842
    22f4:			; <UNDEFINED> instruction: 0x26014911
    22f8:	andsvc	r6, r3, r3, lsl #2
    22fc:	stmdavs	r5, {r0, r3, r4, r5, r6, sl, lr}^
    2300:	rsbvc	r6, fp, sl, lsl #18
    2304:	sbcvs	r6, r3, #4521984	; 0x450000
    2308:	addvs	r6, r5, r6, asr #3
    230c:	stmdbvs	fp, {r1, r5, r8, ip, sp, pc}^
    2310:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    2314:	mulle	r1, r8, r2
    2318:			; <UNDEFINED> instruction: 0x4770bc70
    231c:	blmi	21c72c <yyleng@@Base+0x2076a8>
    2320:	orrvs	r6, sl, sp, asr #32
    2324:	blmi	1d86c4 <yyleng@@Base+0x1c3640>
    2328:	eorsvs	r6, r5, r2, lsl #16
    232c:	andsvs	r5, sl, r3, ror #17
    2330:	strvc	r7, [fp, -fp, lsr #16]
    2334:			; <UNDEFINED> instruction: 0x4770bc70
    2338:	andeq	r2, r1, r4, lsl ip
    233c:	andeq	r2, r1, r0, lsr sp
    2340:	andeq	r0, r0, r4, asr #1
    2344:	andeq	r0, r0, r0, asr #1
    2348:			; <UNDEFINED> instruction: 0x4604b5f8
    234c:			; <UNDEFINED> instruction: 0xf7fe460e
    2350:	strmi	lr, [r5], -r6, lsr #25
    2354:	stmdavs	pc!, {r5, r9, sl, lr}	; <UNPREDICTABLE>
    2358:			; <UNDEFINED> instruction: 0xffc6f7ff
    235c:	movwcs	r4, #6665	; 0x1a09
    2360:	ldrbtmi	r6, [sl], #-675	; 0xfffffd5d
    2364:	ldmdbvs	r3, {r1, r2, r5, sp, lr}
    2368:	ldmdbvs	r2, {r0, r1, r5, r8, ip, sp, pc}^
    236c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2370:	mulle	r3, ip, r2
    2374:	movwcs	r2, #513	; 0x201
    2378:	movwcs	lr, #35268	; 0x89c4
    237c:			; <UNDEFINED> instruction: 0x61a32300
    2380:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    2384:	andeq	r2, r1, sl, asr #25
    2388:	bmi	d4f98 <yyleng@@Base+0xbff14>
    238c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2390:			; <UNDEFINED> instruction: 0x47706818
    2394:	andeq	r2, r1, r4, ror fp
    2398:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    239c:	bmi	d4fac <yyleng@@Base+0xbff28>
    23a0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23a4:			; <UNDEFINED> instruction: 0x47706818
    23a8:	andeq	r2, r1, r0, ror #22
    23ac:	andeq	r0, r0, r0, asr #1
    23b0:	bmi	d4fc0 <yyleng@@Base+0xbff3c>
    23b4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23b8:			; <UNDEFINED> instruction: 0x47706818
    23bc:	andeq	r2, r1, ip, asr #22
    23c0:	ldrdeq	r0, [r0], -ip
    23c4:	bmi	d4fd4 <yyleng@@Base+0xbff50>
    23c8:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23cc:			; <UNDEFINED> instruction: 0x47706818
    23d0:	andeq	r2, r1, r8, lsr fp
    23d4:	andeq	r0, r0, ip, ror #1
    23d8:	bmi	d4fe8 <yyleng@@Base+0xbff64>
    23dc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23e0:			; <UNDEFINED> instruction: 0x47706818
    23e4:	andeq	r2, r1, r4, lsr #22
    23e8:	andeq	r0, r0, r4, asr #1
    23ec:	bmi	d4ffc <yyleng@@Base+0xbff78>
    23f0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    23f4:			; <UNDEFINED> instruction: 0x47706018
    23f8:	andeq	r2, r1, r0, lsl fp
    23fc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2400:	bmi	d5010 <yyleng@@Base+0xbff8c>
    2404:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2408:			; <UNDEFINED> instruction: 0x47706018
    240c:	strdeq	r2, [r1], -ip
    2410:	andeq	r0, r0, r0, asr #1
    2414:	bmi	d5024 <yyleng@@Base+0xbffa0>
    2418:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    241c:			; <UNDEFINED> instruction: 0x47706018
    2420:	andeq	r2, r1, r8, ror #21
    2424:	ldrdeq	r0, [r0], -ip
    2428:	bmi	d5038 <yyleng@@Base+0xbffb4>
    242c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2430:			; <UNDEFINED> instruction: 0x47706818
    2434:	ldrdeq	r2, [r1], -r4
    2438:	ldrdeq	r0, [r0], -r4
    243c:	bmi	d504c <yyleng@@Base+0xbffc8>
    2440:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2444:			; <UNDEFINED> instruction: 0x47706018
    2448:	andeq	r2, r1, r0, asr #21
    244c:	ldrdeq	r0, [r0], -r4
    2450:	bllt	ff840450 <yyleng@@Base+0xff82b3cc>
    2454:			; <UNDEFINED> instruction: 0x4606b570
    2458:			; <UNDEFINED> instruction: 0x460d2030
    245c:			; <UNDEFINED> instruction: 0xfff8f7ff
    2460:			; <UNDEFINED> instruction: 0x4604b170
    2464:	stcne	0, cr6, [r8], #788	; 0x314
    2468:			; <UNDEFINED> instruction: 0xfff2f7ff
    246c:	teqlt	r8, r0, rrx
    2470:	strtmi	r2, [r0], -r1, lsl #6
    2474:	cmnvs	r3, r1, lsr r6
    2478:			; <UNDEFINED> instruction: 0xff66f7ff
    247c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    2480:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    2484:			; <UNDEFINED> instruction: 0xff1af7ff
    2488:	andeq	r1, r0, lr, ror r3
    248c:	bllt	fe8c048c <yyleng@@Base+0xfe8ab408>
    2490:	cfldr32mi	mvfx11, [r4], {112}	; 0x70
    2494:	stmdbvs	r6!, {r2, r3, r4, r5, r6, sl, lr}
    2498:	bvs	96eb58 <yyleng@@Base+0x959ad4>
    249c:	vnmulne.f16	s13, s18, s5	; <UNPREDICTABLE>
    24a0:	stmdble	r0, {r0, r4, r7, r9, lr}
    24a4:	strcc	fp, [r8, #-3440]	; 0xfffff290
    24a8:	adceq	r4, r9, r0, lsr r6
    24ac:			; <UNDEFINED> instruction: 0xffeef7ff
    24b0:	orrslt	r6, r0, r0, lsr #2
    24b4:	eorcs	r6, r0, #143360	; 0x23000
    24b8:	bl	a8c0 <_IO_stdin_used@@Base+0x7388>
    24bc:			; <UNDEFINED> instruction: 0xf7fe0083
    24c0:	eorvs	lr, r5, #244, 22	; 0x3d000
    24c4:	andcs	fp, r4, r0, ror sp
    24c8:			; <UNDEFINED> instruction: 0xffc2f7ff
    24cc:			; <UNDEFINED> instruction: 0xb1206120
    24d0:	andvs	r2, r6, r1, lsl #6
    24d4:	eorvs	r6, r3, #-2147483623	; 0x80000019
    24d8:	stmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    24dc:			; <UNDEFINED> instruction: 0xf7ff4478
    24e0:	svclt	0x0000feed
    24e4:	muleq	r1, r8, fp
    24e8:	andeq	r1, r0, r0, asr r3
    24ec:	push	{r0, r2, r3, r4, r9, fp, lr}
    24f0:	ldrbtmi	r4, [sl], #-1016	; 0xfffffc08
    24f4:			; <UNDEFINED> instruction: 0x46054c1c
    24f8:	ldrbtmi	r6, [ip], #-2323	; 0xfffff6ed
    24fc:	ldmdbvs	r2, {r0, r1, r5, r6, r7, r8, ip, sp, pc}^
    2500:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2504:	bmi	66ec18 <yyleng@@Base+0x659b94>
    2508:	strtmi	r5, [r9], -r6, lsr #17
    250c:			; <UNDEFINED> instruction: 0xf7ff4618
    2510:	blmi	602184 <yyleng@@Base+0x5ed100>
    2514:	ldrbtmi	r4, [fp], #-2327	; 0xfffff6e9
    2518:	ldrdcs	lr, [r4], -r3
    251c:	eoreq	pc, r0, r2, asr r8	; <UNPREDICTABLE>
    2520:	stmdbvs	r5, {r1, r7, fp, sp, lr}
    2524:	subsvs	r6, sl, r0, lsl #16
    2528:	stmdapl	r1!, {r0, r2, r3, r4, r7, r8, sp, lr}^
    252c:	andvs	r6, sl, r0, lsr r0
    2530:			; <UNDEFINED> instruction: 0x771a7812
    2534:	mvnshi	lr, #12386304	; 0xbd0000
    2538:			; <UNDEFINED> instruction: 0xffaaf7ff
    253c:	svcmi	0x000e4b0b
    2540:	orrmi	pc, r0, pc, asr #8
    2544:	ldrbtmi	r5, [pc], #-2278	; 254c <__assert_fail@plt+0x17f8>
    2548:	stmdbhi	r4, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    254c:			; <UNDEFINED> instruction: 0xf7ff6830
    2550:	ldmdbvs	fp!, {r0, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2554:	eoreq	pc, r9, r8, asr #16
    2558:	sbcsle	r2, r6, r0, lsl #22
    255c:			; <UNDEFINED> instruction: 0xf853697a
    2560:	ldrb	r3, [r2, r2, lsr #32]
    2564:	andeq	r2, r1, sl, lsr fp
    2568:	andeq	r2, r1, r6, lsl #20
    256c:	andeq	r0, r0, r0, asr #1
    2570:	andeq	r2, r1, r6, lsl fp
    2574:	andeq	r0, r0, r4, asr #1
    2578:	andeq	r2, r1, r6, ror #21
    257c:			; <UNDEFINED> instruction: 0x4604b5f8
    2580:			; <UNDEFINED> instruction: 0xff86f7ff
    2584:	vldrmi	d4, [r7, #-88]	; 0xffffffa8
    2588:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    258c:	tstlt	r2, #425984	; 0x68000
    2590:			; <UNDEFINED> instruction: 0xf8526959
    2594:	bl	9a620 <yyleng@@Base+0x8559c>
    2598:	adcmi	r0, r6, #129	; 0x81
    259c:	cmplt	lr, sl, lsl r0
    25a0:			; <UNDEFINED> instruction: 0xf893685e
    25a4:	ldmibvs	pc, {r2, r3, r4, lr, pc}	; <UNPREDICTABLE>
    25a8:	andgt	pc, r0, r6, lsl #17
    25ac:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    25b0:			; <UNDEFINED> instruction: 0x611f609e
    25b4:	stmiavs	r2!, {r2, r3, r8, r9, fp, lr}
    25b8:	ldrbtmi	r6, [fp], #-2342	; 0xfffff6da
    25bc:	andvs	r4, r4, fp, lsl #18
    25c0:	orrsvs	r6, lr, sl, asr r0
    25c4:	stmdbmi	sl, {r1, r2, r3, r5, r6, fp, ip, lr}
    25c8:	eorsvs	r6, r2, r0, lsr #16
    25cc:	andvs	r5, r8, r9, ror #16
    25d0:			; <UNDEFINED> instruction: 0x771a7812
    25d4:	stccs	13, cr11, [r0], {248}	; 0xf8
    25d8:	ldmdbvs	r8, {r2, r3, r4, r5, r6, r7, ip, lr, pc}^
    25dc:	strb	r0, [r9, r0, lsl #1]!
    25e0:	andeq	r2, r1, r4, lsr #21
    25e4:	andeq	r2, r1, r6, ror r9
    25e8:	andeq	r2, r1, r2, ror sl
    25ec:	andeq	r0, r0, r4, asr #1
    25f0:	andeq	r0, r0, r0, asr #1
    25f4:	ldrblt	r2, [r8, #2305]!	; 0x901
    25f8:			; <UNDEFINED> instruction: 0x1e8fd91b
    25fc:	stclpl	6, cr4, [r4, #20]
    2600:	strmi	fp, [r1], #-2492	; 0xfffff644
    2604:	stcvs	8, cr15, [r1], {17}
    2608:	eorscs	fp, r0, lr, lsl #19
    260c:			; <UNDEFINED> instruction: 0xff20f7ff
    2610:	orrlt	r4, r8, r4, lsl #12
    2614:	sbcvs	r2, r7, r1, lsl #6
    2618:	strpl	lr, [r1, #-2496]	; 0xfffff640
    261c:	andvs	r6, r6, r6, asr #2
    2620:	orrvs	r6, r6, r7, lsl #2
    2624:	strvs	lr, [sl], -r0, asr #19
    2628:			; <UNDEFINED> instruction: 0xf7ff61c3
    262c:	strtmi	pc, [r0], -r7, lsr #31
    2630:	strcs	fp, [r0], #-3576	; 0xfffff208
    2634:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    2638:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    263c:	mrc2	7, 1, pc, cr14, cr15, {7}
    2640:	andeq	r1, r0, r6, lsr #4
    2644:			; <UNDEFINED> instruction: 0x460eb570
    2648:	addlt	r3, r2, r2, lsl #2
    264c:	strmi	r4, [r8], -r4, lsl #12
    2650:			; <UNDEFINED> instruction: 0xf7ff9101
    2654:	strdlt	pc, [r8, #237]	; 0xed
    2658:	stmdbls	r1, {r9, sl, fp, sp}
    265c:			; <UNDEFINED> instruction: 0xf104bfc2
    2660:			; <UNDEFINED> instruction: 0xf10033ff
    2664:	ldmibne	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    2668:			; <UNDEFINED> instruction: 0xf813dd05
    266c:	adcmi	r4, fp, #1, 30
    2670:	svcmi	0x0001f802
    2674:	stmibne	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    2678:	subsvc	r2, r3, r0, lsl #6
    267c:			; <UNDEFINED> instruction: 0xf7ff5583
    2680:	teqlt	r8, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    2684:	cmpvs	r2, r1, lsl #4
    2688:	ldcllt	0, cr11, [r0, #-8]!
    268c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2690:	mrc2	7, 0, pc, cr4, cr15, {7}
    2694:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    2698:	mrc2	7, 0, pc, cr0, cr15, {7}
    269c:	strdeq	r1, [r0], -lr
    26a0:	andeq	r1, r0, r2, lsr #4
    26a4:			; <UNDEFINED> instruction: 0x4604b510
    26a8:	b	ffb406a8 <yyleng@@Base+0xffb2b624>
    26ac:	strtmi	r4, [r0], -r1, lsl #12
    26b0:			; <UNDEFINED> instruction: 0x4010e8bd
    26b4:	svclt	0x00c6f7ff
    26b8:	cfldr32mi	mvfx11, [sl, #-992]	; 0xfffffc20
    26bc:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    26c0:	strmi	sp, [r4], -ip, lsr #32
    26c4:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    26c8:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    26cc:	teqlt	r2, #425984	; 0x68000
    26d0:			; <UNDEFINED> instruction: 0xf8526959
    26d4:	addeq	r7, lr, r1, lsr #32
    26d8:			; <UNDEFINED> instruction: 0xb17f1990
    26dc:	ldcne	8, cr6, [r0, #-380]!	; 0xfffffe84
    26e0:	mulsgt	ip, r3, r8
    26e4:	mvfeqs	f7, f1
    26e8:	ldrmi	r6, [r0], #-2462	; 0xfffff662
    26ec:	ands	pc, r4, r3, asr #17
    26f0:	andgt	pc, r0, r7, lsl #17
    26f4:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    26f8:			; <UNDEFINED> instruction: 0x611e609f
    26fc:	stmiavs	r2!, {r0, r1, r3, r8, r9, fp, lr}
    2700:	ldrbtmi	r6, [fp], #-2342	; 0xfffff6da
    2704:	andvs	r4, r4, sl, lsl #18
    2708:	orrsvs	r6, lr, sl, asr r0
    270c:	stmdbmi	r9, {r1, r2, r3, r5, r6, fp, ip, lr}
    2710:	eorsvs	r6, r2, r0, lsr #16
    2714:	andvs	r5, r8, r9, ror #16
    2718:			; <UNDEFINED> instruction: 0x771a7812
    271c:	ldmdbvs	r8, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    2720:	strb	r0, [fp, r0, lsl #1]!
    2724:	andeq	r2, r1, r4, asr #16
    2728:	andeq	r2, r1, r2, ror #18
    272c:	andeq	r2, r1, sl, lsr #18
    2730:	andeq	r0, r0, r4, asr #1
    2734:	andeq	r0, r0, r0, asr #1
    2738:	bcc	ffd40abc <yyleng@@Base+0xffd2ba38>
    273c:	bcs	ffd40ac0 <yyleng@@Base+0xffd2ba3c>
    2740:	svcmi	0x00f0e92d
    2744:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2748:	ldrmi	fp, [r0], -pc, lsl #1
    274c:	bvs	16a6f68 <yyleng@@Base+0x1691ee4>
    2750:	bcs	1c7d0 <yyleng@@Base+0x774c>
    2754:	sbcshi	pc, sp, #0
    2758:	bcs	ff740adc <yyleng@@Base+0xff72ba58>
    275c:	ldmdavs	pc, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
    2760:	movwls	r5, #14467	; 0x3883
    2764:	bcc	ff540ae8 <yyleng@@Base+0xff52ba64>
    2768:	bcs	ff540aec <yyleng@@Base+0xff52ba68>
    276c:	beq	ff540af0 <yyleng@@Base+0xff52ba6c>
    2770:	cfstrsls	mvf4, [r5], {123}	; 0x7b
    2774:	movteq	lr, #27395	; 0x6b03
    2778:	andls	r4, fp, #2046820352	; 0x7a000000
    277c:	bcs	ff240b00 <yyleng@@Base+0xff22ba7c>
    2780:	andls	r4, ip, #2046820352	; 0x7a000000
    2784:			; <UNDEFINED> instruction: 0x2100f9b3
    2788:			; <UNDEFINED> instruction: 0xf9b35820
    278c:			; <UNDEFINED> instruction: 0x900731b8
    2790:	smladxls	r6, r9, r0, r7
    2794:	beq	fed40b18 <yyleng@@Base+0xfed2ba94>
    2798:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    279c:	bls	fec40b20 <yyleng@@Base+0xfec2ba9c>
    27a0:			; <UNDEFINED> instruction: 0xf8df4478
    27a4:			; <UNDEFINED> instruction: 0xf8dfcab0
    27a8:	ldrbtmi	r5, [r9], #2736	; 0xab0
    27ac:	ldrbtmi	r6, [ip], #2180	; 0x884
    27b0:	ldrbtmi	r6, [sp], #-2240	; 0xfffff740
    27b4:	strbmi	r4, [r8], sl, asr #13
    27b8:	andls	r9, r4, r8, lsl #8
    27bc:			; <UNDEFINED> instruction: 0xf8dd4620
    27c0:			; <UNDEFINED> instruction: 0xf819b010
    27c4:	bcs	127d0 <_IO_stdin_used@@Base+0xf298>
    27c8:	svclt	0x001e4423
    27cc:			; <UNDEFINED> instruction: 0x46bb4630
    27d0:	cdpeq	0, 0, cr15, cr1, cr15, {2}
    27d4:	bl	282948 <yyleng@@Base+0x26d8c4>
    27d8:			; <UNDEFINED> instruction: 0xf9b20203
    27dc:	addsmi	r2, r6, #140, 4	; 0xc0000008
    27e0:	rsbseq	sp, r2, r6, lsl r0
    27e4:			; <UNDEFINED> instruction: 0xf9b24462
    27e8:	ldmdbcs	sl, {r2, r3, r4, r5, r6, r7, sl, ip}^
    27ec:	subeq	lr, r1, #323584	; 0x4f000
    27f0:	strbtmi	fp, [r4], #-4040	; 0xfffff038
    27f4:	movweq	lr, #11013	; 0x2b05
    27f8:			; <UNDEFINED> instruction: 0xf894bfc8
    27fc:			; <UNDEFINED> instruction: 0xf9b345d0
    2800:	strtmi	r3, [r3], #-440	; 0xfffffe48
    2804:	stmiane	lr!, {r0, r1, r3, r4, r6}^
    2808:	addvs	pc, ip, #2981888	; 0x2d8000
    280c:	mvnle	r4, lr, lsl #5
    2810:			; <UNDEFINED> instruction: 0xf9b34443
    2814:	blcs	168ffec <yyleng@@Base+0x167af68>
    2818:	andle	r4, r8, lr, lsl r6
    281c:	movteq	lr, #15112	; 0x3b08
    2820:	svcne	0x0001f817
    2824:			; <UNDEFINED> instruction: 0x2100f9b3
    2828:			; <UNDEFINED> instruction: 0x31b8f9b3
    282c:			; <UNDEFINED> instruction: 0xf1bee7c9
    2830:			; <UNDEFINED> instruction: 0xf0000f00
    2834:			; <UNDEFINED> instruction: 0xf8df826a
    2838:	ldrbtmi	r3, [fp], #-2596	; 0xfffff5dc
    283c:	bleq	bcf50 <yyleng@@Base+0xa7ecc>
    2840:	bge	740bc4 <yyleng@@Base+0x72bb40>
    2844:			; <UNDEFINED> instruction: 0xf8df465c
    2848:	ldrbtmi	r9, [sl], #2588	; 0xa1c
    284c:	blls	d3c38 <yyleng@@Base+0xbebb4>
    2850:	subeq	lr, r0, #10240	; 0x2800
    2854:			; <UNDEFINED> instruction: 0xf8df9807
    2858:			; <UNDEFINED> instruction: 0x46198a10
    285c:			; <UNDEFINED> instruction: 0xf8df9b06
    2860:	ldrbtmi	fp, [r8], #2572	; 0xa0c
    2864:			; <UNDEFINED> instruction: 0x2100f9b2
    2868:	bne	ff8da89c <yyleng@@Base+0xff8c5818>
    286c:	ldrbtmi	r6, [fp], #3
    2870:	tstcs	r0, r3, lsr #16
    2874:	andmi	pc, r4, r9, asr #17
    2878:			; <UNDEFINED> instruction: 0xf8897021
    287c:	bcs	54e8f4 <yyleng@@Base+0x539870>
    2880:	ldrbhi	pc, [r2], #512	; 0x200	; <UNPREDICTABLE>
    2884:			; <UNDEFINED> instruction: 0xf012e8df
    2888:			; <UNDEFINED> instruction: 0x01af01c9
    288c:	strbteq	r0, [r6], #-488	; 0xfffffe18
    2890:	andeq	r0, r2, #1073741876	; 0x40000034
    2894:			; <UNDEFINED> instruction: 0x015c0190
    2898:			; <UNDEFINED> instruction: 0x01280142
    289c:	rscseq	r0, r2, ip, lsl #2
    28a0:	ldrdeq	r0, [r4], #13
    28a4:	addseq	r0, r2, sl, lsr #1
    28a8:	subeq	r0, sp, ip, rrx
    28ac:	andseq	r0, r6, sl, lsl r0
    28b0:	andseq	r0, r6, r6, lsl r0
    28b4:	andlt	r2, pc, r0
    28b8:	svchi	0x00f0e8bd
    28bc:	mulscs	ip, r8, r8
    28c0:			; <UNDEFINED> instruction: 0xce04e9d8
    28c4:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    28c8:			; <UNDEFINED> instruction: 0xf85c7022
    28cc:	bne	ff8ca98c <yyleng@@Base+0xff8b5908>
    28d0:	movwls	r3, #39681	; 0x9b01
    28d4:	blcs	1d428 <yyleng@@Base+0x83a4>
    28d8:	subshi	pc, r7, #0
    28dc:			; <UNDEFINED> instruction: 0x0018f8d8
    28e0:			; <UNDEFINED> instruction: 0xf8db6853
    28e4:	stmdbls	r3, {r2, sp, lr}
    28e8:	adcmi	r1, lr, #1900544	; 0x1d0000
    28ec:	vadd.i8	d22, d0, d15
    28f0:	andcc	r8, r1, r5, lsr r4
    28f4:	addmi	r4, r6, #24, 8	; 0x18000000
    28f8:	strbthi	pc, [lr], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    28fc:	blne	ffd5d344 <yyleng@@Base+0xffd482c0>
    2900:			; <UNDEFINED> instruction: 0xf0402800
    2904:	sfmcs	f0, 1, [r1, #-628]	; 0xfffffd8c
    2908:	movwhi	pc, #24640	; 0x6040	; <UNPREDICTABLE>
    290c:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2910:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2914:	blcc	5aa78 <yyleng@@Base+0x459f4>
    2918:	bicsvc	lr, r3, #3072	; 0xc00
    291c:	andscc	r1, r3, #90	; 0x5a
    2920:	stcls	7, cr14, [r5], {173}	; 0xad
    2924:			; <UNDEFINED> instruction: 0xf8df2201
    2928:	stmdbls	r7, {r2, r3, r6, r8, fp, ip, sp}
    292c:	stmiapl	r3!, {r0, r1, fp, ip, pc}^
    2930:	stmdavs	r0, {r0, r3, fp, sp, lr}
    2934:			; <UNDEFINED> instruction: 0xf7fe681b
    2938:			; <UNDEFINED> instruction: 0xf8dfe956
    293c:			; <UNDEFINED> instruction: 0xf8df293c
    2940:	ldrbtmi	r3, [sl], #-2364	; 0xfffff6c4
    2944:	ldmdavs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    2948:	movteq	lr, #27395	; 0x6b03
    294c:			; <UNDEFINED> instruction: 0x2100f9b3
    2950:			; <UNDEFINED> instruction: 0x31b8f9b3
    2954:	stmdbeq	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2958:	svcvc	0x00014478
    295c:	ldr	r6, [r7, -r7, asr #16]
    2960:	stmdbmi	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2964:	stmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2968:	ldrbtmi	r9, [ip], #-2565	; 0xfffff5fb
    296c:	bvs	fe898cc8 <yyleng@@Base+0xfe883c44>
    2970:	bcs	1ca24 <yyleng@@Base+0x79a0>
    2974:	adcshi	pc, sl, #0
    2978:	andcs	r9, r1, #768	; 0x300
    297c:	stmdavs	r0!, {r0, r1, r2, r8, fp, ip, pc}
    2980:			; <UNDEFINED> instruction: 0xf7fe6809
    2984:	stmdavs	r3!, {r4, r5, r8, fp, sp, lr, pc}
    2988:	blcs	16e09fc <yyleng@@Base+0x16cb978>
    298c:	adchi	pc, r5, #0
    2990:			; <UNDEFINED> instruction: 0x03bff003
    2994:			; <UNDEFINED> instruction: 0xf0402b3b
    2998:			; <UNDEFINED> instruction: 0xf8df833e
    299c:	smlattcs	r5, ip, r8, r2
    29a0:	teqcs	r2, #14680064	; 0xe00000
    29a4:	andsvs	r4, r1, sl, ror r4
    29a8:	ldrb	r2, [r3, lr, lsl #4]
    29ac:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    29b0:			; <UNDEFINED> instruction: 0xf8df2201
    29b4:	eorcs	r3, r0, r0, asr #17
    29b8:	rscvs	r4, r2, #124, 8	; 0x7c000000
    29bc:	ldmpl	r3, {r0, r2, r9, fp, ip, pc}^
    29c0:			; <UNDEFINED> instruction: 0xf7fe6819
    29c4:	stmdavs	r6!, {r1, r3, r5, r7, r8, fp, sp, lr, pc}
    29c8:	stmiacc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    29cc:	bl	d3bc0 <yyleng@@Base+0xbeb3c>
    29d0:			; <UNDEFINED> instruction: 0xf9b30346
    29d4:			; <UNDEFINED> instruction: 0xf9b32100
    29d8:			; <UNDEFINED> instruction: 0xe7bb31b8
    29dc:	andcs	r9, r1, #1280	; 0x500
    29e0:	ldmcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29e4:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    29e8:	stmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    29ec:	ldmdavs	fp, {fp, sp, lr}
    29f0:	ldm	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29f4:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29f8:	ldmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    29fc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2a00:	bl	dca60 <yyleng@@Base+0xc79dc>
    2a04:			; <UNDEFINED> instruction: 0xf9b30346
    2a08:			; <UNDEFINED> instruction: 0xf9b32100
    2a0c:			; <UNDEFINED> instruction: 0xe7a131b8
    2a10:	andcs	r9, r1, #320	; 0x140
    2a14:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2a18:	stmdbls	r7, {r0, r1, sl, fp, ip, pc}
    2a1c:	stmdavs	r0!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2a20:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    2a24:	ldm	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a28:			; <UNDEFINED> instruction: 0xf7fe6820
    2a2c:			; <UNDEFINED> instruction: 0xf8dffef7
    2a30:	strcs	r1, [r1], #-2156	; 0xfffff794
    2a34:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    2a38:	andcs	r4, lr, #39845888	; 0x2600000
    2a3c:	orrvs	r6, r8, #12
    2a40:	stcls	7, cr14, [r5], {136}	; 0x88
    2a44:			; <UNDEFINED> instruction: 0xf8df2201
    2a48:	stmdbls	r7, {r2, r3, r5, fp, ip, sp}
    2a4c:	stmiapl	r3!, {r0, r1, fp, ip, pc}^
    2a50:	stmdavs	r0, {r0, r3, fp, sp, lr}
    2a54:			; <UNDEFINED> instruction: 0xf7fe681b
    2a58:			; <UNDEFINED> instruction: 0xf8dfe8c6
    2a5c:	ldrbtmi	r1, [r9], #-2116	; 0xfffff7bc
    2a60:	movwcs	r2, #1
    2a64:	andcs	r4, lr, #6291456	; 0x600000
    2a68:	ldrb	r6, [r3, -r8]!
    2a6c:	andcs	r9, r1, #1280	; 0x500
    2a70:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a74:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    2a78:	stmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2a7c:	ldmdavs	fp, {fp, sp, lr}
    2a80:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a84:	ldmdacs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a88:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2a8c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2a90:	bl	dcaf0 <yyleng@@Base+0xc7a6c>
    2a94:			; <UNDEFINED> instruction: 0xf9b30346
    2a98:			; <UNDEFINED> instruction: 0xf9b32100
    2a9c:			; <UNDEFINED> instruction: 0xe75931b8
    2aa0:	tstcs	r1, r5, lsl #24
    2aa4:			; <UNDEFINED> instruction: 0x07ccf8df
    2aa8:			; <UNDEFINED> instruction: 0xf8df9b03
    2aac:	stmdapl	r0!, {fp, sp}
    2ab0:	ldrbtmi	r6, [sl], #-2075	; 0xfffff7e5
    2ab4:	stmdavs	r0, {r1, r8, r9, ip, sp}
    2ab8:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2abc:	ubfxcs	pc, pc, #17, #17
    2ac0:	ubfxcc	pc, pc, #17, #17
    2ac4:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2ac8:	bl	dcb28 <yyleng@@Base+0xc7aa4>
    2acc:			; <UNDEFINED> instruction: 0xf9b30346
    2ad0:			; <UNDEFINED> instruction: 0xf9b32100
    2ad4:			; <UNDEFINED> instruction: 0xe73d31b8
    2ad8:	andcs	r9, r1, #1280	; 0x500
    2adc:			; <UNDEFINED> instruction: 0x3794f8df
    2ae0:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    2ae4:	stmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2ae8:	ldmdavs	fp, {fp, sp, lr}
    2aec:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2af0:			; <UNDEFINED> instruction: 0x27c4f8df
    2af4:			; <UNDEFINED> instruction: 0x37c4f8df
    2af8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2afc:	bl	dcb5c <yyleng@@Base+0xc7ad8>
    2b00:			; <UNDEFINED> instruction: 0xf9b30346
    2b04:			; <UNDEFINED> instruction: 0xf9b32100
    2b08:			; <UNDEFINED> instruction: 0xe72331b8
    2b0c:	andcs	r9, r1, #1280	; 0x500
    2b10:			; <UNDEFINED> instruction: 0x3760f8df
    2b14:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    2b18:	stmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2b1c:	ldmdavs	fp, {fp, sp, lr}
    2b20:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b24:			; <UNDEFINED> instruction: 0x2798f8df
    2b28:			; <UNDEFINED> instruction: 0x3798f8df
    2b2c:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2b30:	bl	dcb90 <yyleng@@Base+0xc7b0c>
    2b34:			; <UNDEFINED> instruction: 0xf9b30346
    2b38:			; <UNDEFINED> instruction: 0xf9b32100
    2b3c:			; <UNDEFINED> instruction: 0xe70931b8
    2b40:			; <UNDEFINED> instruction: 0x3784f8df
    2b44:	bls	caf4c <yyleng@@Base+0xb5ec8>
    2b48:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2b4c:			; <UNDEFINED> instruction: 0x463a6810
    2b50:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b54:			; <UNDEFINED> instruction: 0x2774f8df
    2b58:	bvs	ff4d3d48 <yyleng@@Base+0xff4becc4>
    2b5c:	strmi	r4, [sp], -r4, lsl #12
    2b60:			; <UNDEFINED> instruction: 0xf0402b00
    2b64:			; <UNDEFINED> instruction: 0xf8df8109
    2b68:	ldrbtmi	r3, [fp], #-1896	; 0xfffff898
    2b6c:	stmdbcs	r0, {r0, r3, r4, r7, r8, r9, fp, sp, lr}
    2b70:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    2b74:	svclt	0x00182f10
    2b78:			; <UNDEFINED> instruction: 0xf0002610
    2b7c:	svccc	0x00028125
    2b80:	vmax.f32	d2, d0, d14
    2b84:	ldm	pc, {r0, r1, r3, r5, r7, pc}^	; <UNPREDICTABLE>
    2b88:	tsteq	lr, r7, lsl r0	; <UNPREDICTABLE>
    2b8c:	adceq	r0, r9, r9, lsr #1
    2b90:	adceq	r0, r9, r9, lsr #1
    2b94:	tsteq	r7, r9, lsr #1
    2b98:	addseq	r0, fp, r9, lsr #1
    2b9c:	adceq	r0, r9, r9, lsr #1
    2ba0:	adceq	r0, r9, r9, lsr #1
    2ba4:	tsteq	lr, r9, lsr #1
    2ba8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    2bac:	blcs	18a0c20 <yyleng@@Base+0x188bb9c>
    2bb0:	orrhi	pc, r8, r0
    2bb4:			; <UNDEFINED> instruction: 0xf0002b6f
    2bb8:	blcs	1922f90 <yyleng@@Base+0x190df0c>
    2bbc:	adchi	pc, r2, #0
    2bc0:			; <UNDEFINED> instruction: 0x1710f8df
    2bc4:			; <UNDEFINED> instruction: 0xf8df2010
    2bc8:			; <UNDEFINED> instruction: 0xf8df3710
    2bcc:	ldrbtmi	r2, [r9], #-1808	; 0xfffff8f0
    2bd0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2bd4:	andsvs	r6, r0, lr, lsl #16
    2bd8:	movteq	lr, #27395	; 0x6b03
    2bdc:			; <UNDEFINED> instruction: 0x2100f9b3
    2be0:			; <UNDEFINED> instruction: 0x31b8f9b3
    2be4:	stcls	6, cr14, [r5], {182}	; 0xb6
    2be8:			; <UNDEFINED> instruction: 0xf8df2201
    2bec:	stmdbls	r7, {r3, r7, r9, sl, ip, sp}
    2bf0:	stmiapl	r3!, {r0, r1, fp, ip, pc}^
    2bf4:	stmdavs	r0, {r0, r3, fp, sp, lr}
    2bf8:			; <UNDEFINED> instruction: 0xf7fd681b
    2bfc:			; <UNDEFINED> instruction: 0xf8dfeff4
    2c00:			; <UNDEFINED> instruction: 0xf8df26e0
    2c04:	ldrbtmi	r3, [sl], #-1760	; 0xfffff920
    2c08:	ldmdavs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c0c:	movteq	lr, #27395	; 0x6b03
    2c10:			; <UNDEFINED> instruction: 0x2100f9b3
    2c14:			; <UNDEFINED> instruction: 0x31b8f9b3
    2c18:			; <UNDEFINED> instruction: 0xf8dfe69c
    2c1c:	ldrbtmi	r3, [fp], #-1740	; 0xfffff934
    2c20:	ldmvs	r8, {r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    2c24:	ldmvs	ip, {r1, r5, ip, sp, lr}^
    2c28:			; <UNDEFINED> instruction: 0xf8dfe611
    2c2c:			; <UNDEFINED> instruction: 0xf8df46c0
    2c30:	bls	150548 <yyleng@@Base+0x13b4c4>
    2c34:	ldmpl	r5, {r2, r3, r4, r5, r6, sl, lr}^
    2c38:	stmdavs	fp!, {r1, r5, r7, r9, fp, sp, lr}
    2c3c:			; <UNDEFINED> instruction: 0xf0002a00
    2c40:	stmdbls	r7, {r5, r6, r8, pc}
    2c44:	stmdals	r3, {r0, r9, sp}
    2c48:	stmdavs	r0, {r0, r3, fp, sp, lr}
    2c4c:	svc	0x00caf7fd
    2c50:			; <UNDEFINED> instruction: 0x169cf8df
    2c54:	smlsdx	r3, r9, r4, r4
    2c58:	andcs	r9, r1, #1280	; 0x500
    2c5c:			; <UNDEFINED> instruction: 0x3614f8df
    2c60:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    2c64:	stmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2c68:	ldmdavs	fp, {fp, sp, lr}
    2c6c:	svc	0x00baf7fd
    2c70:	pkhtbcs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2c74:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    2c78:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2c7c:	bl	dccdc <yyleng@@Base+0xc7c58>
    2c80:			; <UNDEFINED> instruction: 0xf9b30346
    2c84:			; <UNDEFINED> instruction: 0xf9b32100
    2c88:			; <UNDEFINED> instruction: 0xe66331b8
    2c8c:	andcs	r9, r1, #1280	; 0x500
    2c90:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2c94:	stmdals	r3, {r0, r1, r2, r8, fp, ip, pc}
    2c98:	stmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2c9c:	ldmdavs	fp, {fp, sp, lr}
    2ca0:	svc	0x00a0f7fd
    2ca4:			; <UNDEFINED> instruction: 0x2654f8df
    2ca8:			; <UNDEFINED> instruction: 0x3654f8df
    2cac:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2cb0:	bl	dcd10 <yyleng@@Base+0xc7c8c>
    2cb4:			; <UNDEFINED> instruction: 0xf9b30346
    2cb8:			; <UNDEFINED> instruction: 0xf9b32100
    2cbc:			; <UNDEFINED> instruction: 0xe64931b8
    2cc0:			; <UNDEFINED> instruction: 0x2640f8df
    2cc4:			; <UNDEFINED> instruction: 0xf8df4633
    2cc8:	ldrbtmi	r0, [sl], #-1452	; 0xfffffa54
    2ccc:	tstcs	r1, r5, lsl #28
    2cd0:	stmib	sp, {r4, r5, fp, ip, lr}^
    2cd4:	stmdavs	r0, {r8, sl, lr}
    2cd8:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cdc:			; <UNDEFINED> instruction: 0x2628f8df
    2ce0:			; <UNDEFINED> instruction: 0xf8df2700
    2ce4:	andscs	r3, r0, r8, lsr #12
    2ce8:			; <UNDEFINED> instruction: 0xf8df447a
    2cec:	ldrbtmi	r1, [fp], #-1572	; 0xfffff9dc
    2cf0:	ldrbtmi	r6, [r9], #-2070	; 0xfffff7ea
    2cf4:	strmi	lr, [ip, #-2498]	; 0xfffff63e
    2cf8:	bl	db85c <yyleng@@Base+0xc67d8>
    2cfc:	andvs	r0, r8, r6, asr #6
    2d00:			; <UNDEFINED> instruction: 0x2100f9b3
    2d04:			; <UNDEFINED> instruction: 0x31b8f9b3
    2d08:			; <UNDEFINED> instruction: 0xf8dde624
    2d0c:	stmdals	r8, {r4, ip, sp, pc}
    2d10:	andcs	lr, r1, #629145600	; 0x25800000
    2d14:	stmdblt	r6, {r1, r3, r4, r6, r9, sp, lr}
    2d18:			; <UNDEFINED> instruction: 0xf8df601a
    2d1c:	bls	150504 <yyleng@@Base+0x13b480>
    2d20:	stmdavs	fp!, {r0, r2, r4, r6, r7, fp, ip, lr}
    2d24:			; <UNDEFINED> instruction: 0xf0002b00
    2d28:	bls	163350 <yyleng@@Base+0x14e2cc>
    2d2c:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2d30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d34:			; <UNDEFINED> instruction: 0xf0002a00
    2d38:			; <UNDEFINED> instruction: 0xf8df817a
    2d3c:	ldrbtmi	r2, [sl], #-1500	; 0xfffffa24
    2d40:	blcs	1d194 <yyleng@@Base+0x8110>
    2d44:	ldmdbvs	r2, {r0, r1, r2, r6, ip, lr, pc}^
    2d48:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2d4c:	suble	r2, r2, r0, lsl #20
    2d50:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2d54:			; <UNDEFINED> instruction: 0xf8df6910
    2d58:	ldrbtmi	r1, [fp], #-1248	; 0xfffffb20
    2d5c:			; <UNDEFINED> instruction: 0x61986897
    2d60:			; <UNDEFINED> instruction: 0x460a6810
    2d64:	subsvs	r9, pc, r5, lsl #18
    2d68:	stmpl	sl, {r1, r2, r3, r4, fp, sp, lr}
    2d6c:	andsvs	r6, r7, r8, lsr #32
    2d70:	andls	r7, r3, #3735552	; 0x390000
    2d74:	ldrbt	r7, [r5], #1817	; 0x719
    2d78:	andcc	lr, ip, #3440640	; 0x348000
    2d7c:	bl	1849894 <yyleng@@Base+0x1834810>
    2d80:	strcc	r0, [r1], #-1282	; 0xfffffafe
    2d84:	streq	pc, [r0, #-325]	; 0xfffffebb
    2d88:			; <UNDEFINED> instruction: 0xf8dfe6ed
    2d8c:	smlabbcs	r1, r8, r5, r3
    2d90:	vstrls.16	s12, [r5, #-32]	; 0xffffffe0	; <UNPREDICTABLE>
    2d94:	andseq	pc, r8, r8, asr #17
    2d98:	sbcsvs	r5, r1, #15597568	; 0xee0000
    2d9c:	andsvs	r6, r3, r3, lsr r8
    2da0:			; <UNDEFINED> instruction: 0xf8dfe59e
    2da4:	andcs	r1, r8, ip, ror r5
    2da8:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2dac:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2db0:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    2db4:	smlsdx	sp, sl, r4, r4
    2db8:	ldrbcs	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2dbc:			; <UNDEFINED> instruction: 0xf8df4633
    2dc0:	ldrbtmi	r0, [sl], #-1204	; 0xfffffb4c
    2dc4:	ldrtmi	lr, [r7], -r2, lsl #15
    2dc8:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2dcc:			; <UNDEFINED> instruction: 0xf8df463b
    2dd0:	ldrbtmi	r0, [sl], #-1188	; 0xfffffb5c
    2dd4:			; <UNDEFINED> instruction: 0xf8dfe77a
    2dd8:			; <UNDEFINED> instruction: 0xf7ff455c
    2ddc:	stmdavs	r8!, {r0, r3, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    2de0:	orrmi	pc, r0, pc, asr #8
    2de4:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    2de8:			; <UNDEFINED> instruction: 0xf7ff6704
    2dec:	ldmib	r4, {r0, r1, r4, r5, r8, r9, fp, ip, sp, lr, pc}^
    2df0:			; <UNDEFINED> instruction: 0xf8463204
    2df4:			; <UNDEFINED> instruction: 0xf8530027
    2df8:	str	r2, [r9, r2, lsr #32]!
    2dfc:	ldrge	pc, [r8, #-2271]!	; 0xfffff721
    2e00:			; <UNDEFINED> instruction: 0xf8df2600
    2e04:			; <UNDEFINED> instruction: 0xf04f0538
    2e08:			; <UNDEFINED> instruction: 0xf8df0910
    2e0c:	ldrbtmi	r7, [sl], #1332	; 0x534
    2e10:			; <UNDEFINED> instruction: 0xf10a4478
    2e14:	ldrbtmi	r0, [pc], #-2240	; 2e1c <__assert_fail@plt+0x20c8>
    2e18:			; <UNDEFINED> instruction: 0xf85ae002
    2e1c:	blvs	fee46a54 <yyleng@@Base+0xfee319d0>
    2e20:			; <UNDEFINED> instruction: 0xf7fd2200
    2e24:	stmdblt	r8, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2e28:			; <UNDEFINED> instruction: 0x9601e9da
    2e2c:	ldrsble	r4, [r4, #80]!	; 0x50
    2e30:	ldrcc	pc, [r0, #-2271]	; 0xfffff721
    2e34:	ldmdavs	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2e38:	svclt	0x00082f10
    2e3c:	ldr	r4, [lr], pc, asr #12
    2e40:	stccs	13, cr3, [r0, #-4]
    2e44:	blcc	7a270 <yyleng@@Base+0x651ec>
    2e48:			; <UNDEFINED> instruction: 0xf8171978
    2e4c:	addmi	r2, r7, #1024	; 0x400
    2e50:	svccs	0x0001f803
    2e54:			; <UNDEFINED> instruction: 0xf85cd1f9
    2e58:	bvs	ff4caf18 <yyleng@@Base+0xff4b5e94>
    2e5c:			; <UNDEFINED> instruction: 0xf0002b02
    2e60:	ldmvs	r3, {r0, r3, r4, r6, r8, pc}^
    2e64:	blcc	49bd8 <yyleng@@Base+0x34b54>
    2e68:			; <UNDEFINED> instruction: 0xdc682b00
    2e6c:	strls	r4, [r4], #-1559	; 0xfffff9e9
    2e70:	mcrls	6, 0, r4, cr11, cr2, {1}
    2e74:	ldmvs	r9!, {r0, r1, r3, r4, sp, lr, pc}^
    2e78:	svclt	0x00c82900
    2e7c:	stcle	0, cr0, [r5], {73}	; 0x49
    2e80:	movweq	pc, #28929	; 0x7101	; <UNPREDICTABLE>
    2e84:	strmi	fp, [fp], -r8, lsr #31
    2e88:	mvneq	lr, r1, lsl #22
    2e8c:	strdcc	r6, [r2, -r9]
    2e90:	blx	fff40e94 <yyleng@@Base+0xfff2be10>
    2e94:	orrlt	r6, r0, r8, ror r0
    2e98:	stmdbne	r2, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
    2e9c:	rsbsvs	r6, r2, r1, lsr r9
    2ea0:	eorvc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2ea4:	blne	16dd298 <yyleng@@Base+0x16c8214>
    2ea8:	blcs	11ab4 <_IO_stdin_used@@Base+0xe57c>
    2eac:	ldmdbvs	fp!, {r0, r2, r6, sl, fp, ip, lr, pc}^
    2eb0:	bne	51d098 <yyleng@@Base+0x508014>
    2eb4:	bicsle	r2, lr, r0, lsl #22
    2eb8:			; <UNDEFINED> instruction: 0xf8df607b
    2ebc:	ldrbtmi	r0, [r8], #-1164	; 0xfffffb74
    2ec0:			; <UNDEFINED> instruction: 0xf9fcf7ff
    2ec4:	strne	pc, [r4], #2271	; 0x8df
    2ec8:			; <UNDEFINED> instruction: 0xf8df2002
    2ecc:			; <UNDEFINED> instruction: 0xf8df3484
    2ed0:	ldrbtmi	r2, [r9], #-1156	; 0xfffffb7c
    2ed4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    2ed8:			; <UNDEFINED> instruction: 0xf8dfe67c
    2edc:	tstcs	r3, ip, ror r4
    2ee0:	tstcs	ip, #14680064	; 0xe00000
    2ee4:	andsvs	r4, r1, sl, ror r4
    2ee8:	ldr	r2, [r3, #-526]!	; 0xfffffdf2
    2eec:	strbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2ef0:	tstcs	r1, fp, lsl #4
    2ef4:			; <UNDEFINED> instruction: 0xf7fd4478
    2ef8:	andcs	lr, r1, #1888	; 0x760
    2efc:	adcvs	r6, r2, #2818048	; 0x2b0000
    2f00:			; <UNDEFINED> instruction: 0xf8dfe53a
    2f04:	andcs	r0, fp, #92, 8	; 0x5c000000
    2f08:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2f0c:	mcr	7, 3, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    2f10:	stmdavs	fp!, {r0, r9, sp}
    2f14:	ldr	r6, [r4], r2, lsr #5
    2f18:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2f1c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2f20:	ldmibvs	sl, {r2, ip}
    2f24:	eorne	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    2f28:	ldrmi	r6, [r4], #-2124	; 0xfffff7b4
    2f2c:			; <UNDEFINED> instruction: 0xf7ff605c
    2f30:	blls	101394 <yyleng@@Base+0xec310>
    2f34:	movwls	r6, #26651	; 0x681b
    2f38:	cfstrsls	mvf14, [r4], {137}	; 0x89
    2f3c:	ldmibvs	r1, {r1, r3, r4, r5, r9, sl, lr}
    2f40:	svcpl	0x0000f5b3
    2f44:			; <UNDEFINED> instruction: 0xf44fbfa8
    2f48:	movwls	r5, #33536	; 0x8300
    2f4c:	stmdbcs	r0, {r2, r8, ip, pc}
    2f50:	andls	sp, sp, #120, 2
    2f54:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    2f58:	blmi	ffba9770 <yyleng@@Base+0xffb946ec>
    2f5c:	strvc	pc, [r8], #-2271	; 0xfffff721
    2f60:	andvs	r4, r2, pc, ror r4
    2f64:	andls	r9, sl, r5, lsl #20
    2f68:	bls	3592c8 <yyleng@@Base+0x344244>
    2f6c:	andls	lr, sp, r4, lsl r0
    2f70:			; <UNDEFINED> instruction: 0xf7fd6830
    2f74:	blls	37e7dc <yyleng@@Base+0x369758>
    2f78:			; <UNDEFINED> instruction: 0xf0002800
    2f7c:	stmdbls	sl, {r4, r5, r7, pc}
    2f80:	bcs	11cfb0 <yyleng@@Base+0x107f2c>
    2f84:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    2f88:	ldmdavs	r0!, {r0, r1, r3, sp, lr}
    2f8c:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    2f90:	andcc	lr, r4, #3522560	; 0x35c000
    2f94:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2f98:	tstcs	r1, r0, asr r8
    2f9c:	bls	21d070 <yyleng@@Base+0x207fec>
    2fa0:			; <UNDEFINED> instruction: 0xf7fd4428
    2fa4:	strmi	lr, [r3], -ip, lsr #28
    2fa8:	stmdacs	r0, {r3, r4, r5, r7, r8, sp, lr}
    2fac:	ldmib	r7, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
    2fb0:			; <UNDEFINED> instruction: 0xf8511004
    2fb4:	bl	5b03c <yyleng@@Base+0x45fb8>
    2fb8:	teqvs	r3, r0, lsl #5
    2fbc:	stmiane	pc!, {r0, r4, r5, r6, r7, fp, sp, lr}^	; <UNPREDICTABLE>
    2fc0:	addmi	r6, pc, #112, 16	; 0x700000
    2fc4:	strcs	sp, [r0, #-3188]	; 0xfffff38c
    2fc8:	ldmdavs	r3, {r0, r2, r6, r7, r8, sl, ip, lr}
    2fcc:	ldmdavs	fp, {r0, r1, r2, r5, r6, r7, r8, fp, lr}^
    2fd0:	orrvs	r4, pc, r9, ror r4	; <UNPREDICTABLE>
    2fd4:	rsbsvc	r4, sp, pc, lsl r4
    2fd8:	ldmdavs	pc, {r0, r1, r4, fp, sp, lr}^	; <UNPREDICTABLE>
    2fdc:	andsvs	r9, pc, r3, lsl #22
    2fe0:	blcs	69bf8 <yyleng@@Base+0x54b74>
    2fe4:	cfldrsge	mvf15, [r2], {63}	; 0x3f
    2fe8:	addsle	r2, r5, r2, lsl #22
    2fec:	ldrtmi	r9, [sl], #-2569	; 0xfffff5f7
    2ff0:	ldrmi	r6, [r7], -sl, asr #32
    2ff4:			; <UNDEFINED> instruction: 0xf8b4f7ff
    2ff8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    2ffc:	strmi	r9, [r6], -r6, lsl #6
    3000:	ldmdavc	r9!, {r0, r1, r3, r4, r6, r7, r8, r9, fp, lr}
    3004:	bl	d41f8 <yyleng@@Base+0xbf174>
    3008:			; <UNDEFINED> instruction: 0xf9b30346
    300c:			; <UNDEFINED> instruction: 0xf9b32100
    3010:			; <UNDEFINED> instruction: 0xf7ff31b8
    3014:	bmi	ff5f1f18 <yyleng@@Base+0xff5dce94>
    3018:	ldrbtmi	r4, [sl], #-3031	; 0xfffff429
    301c:	ldmdavs	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    3020:	movteq	lr, #27395	; 0x6b03
    3024:			; <UNDEFINED> instruction: 0x2100f9b3
    3028:			; <UNDEFINED> instruction: 0x31b8f9b3
    302c:	bmi	ff4fc27c <yyleng@@Base+0xff4e71f8>
    3030:	stmpl	sl, {r0, r2, r8, fp, ip, pc}
    3034:	andsvs	r6, sl, r2, lsl r8
    3038:	blmi	ff47ca3c <yyleng@@Base+0xff4679b8>
    303c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3040:	ldrbt	r6, [r2], -fp, lsr #32
    3044:	movwcs	r4, #2739	; 0xab3
    3048:	ldrmi	r9, [pc], -r5, lsl #18
    304c:			; <UNDEFINED> instruction: 0xf8cd588e
    3050:			; <UNDEFINED> instruction: 0x46c3b010
    3054:	stcls	6, cr4, [ip], {160}	; 0xa0
    3058:			; <UNDEFINED> instruction: 0xf7fd6830
    305c:	mcrrne	14, 7, lr, r3, cr0
    3060:	sbchi	pc, r2, r0
    3064:			; <UNDEFINED> instruction: 0xe014f8d4
    3068:	stmdbvs	r1!, {r1, r3, fp, sp}
    306c:	movweq	lr, #31493	; 0x7b05
    3070:	streq	pc, [r1, -r7, lsl #2]
    3074:	addeq	lr, lr, #1024	; 0x400
    3078:	eorne	pc, lr, r1, asr r8	; <UNPREDICTABLE>
    307c:	bl	5d1a8 <yyleng@@Base+0x48124>
    3080:	subsle	r0, pc, r3, lsl #24
    3084:	blls	2183ac <yyleng@@Base+0x203328>
    3088:	strhle	r4, [r5, #43]!	; 0x2b
    308c:	ldrbmi	r4, [r8], r4, asr #12
    3090:			; <UNDEFINED> instruction: 0xb010f8dd
    3094:	ldmibmi	fp!, {r3, fp, ip, pc}
    3098:	ldrbtmi	r6, [r9], #-2070	; 0xfffff7ea
    309c:	orrvs	r4, r8, r3, lsl #12
    30a0:	tstcs	r0, r0, lsr r1
    30a4:	ldmvs	r1!, {r2, r8, ip, pc}^
    30a8:	ldmdavs	r0!, {r0, r1, r2, r3, r5, r6, r7, fp, ip}^
    30ac:	sfmle	f4, 4, [sl, #572]	; 0x23c
    30b0:	strbeq	lr, [r3, -r7, lsl #22]!
    30b4:			; <UNDEFINED> instruction: 0xf7ff4639
    30b8:	blmi	fed01864 <yyleng@@Base+0xfecec7e0>
    30bc:	rsbsvs	r4, r0, fp, ror r4
    30c0:	ldrdne	lr, [r4], -r3
    30c4:	addeq	lr, r0, #1024	; 0x400
    30c8:	eorne	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    30cc:	stmdacs	r0, {r3, r6, fp, sp, lr}
    30d0:	addhi	pc, r6, r0
    30d4:	svccc	0x0002699e
    30d8:	stmibne	pc!, {r0, r1, r2, r3, r6, r7, sp, lr}	; <UNPREDICTABLE>
    30dc:	ldmib	r7, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    30e0:			; <UNDEFINED> instruction: 0xf8533204
    30e4:	tstvs	r8, r2, lsr #32
    30e8:	blmi	fea2f844 <yyleng@@Base+0xfea1a7c0>
    30ec:	tstls	r4, r2, lsl #2
    30f0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    30f4:	ldmibvs	fp, {r2, r9, sl}
    30f8:	addeq	lr, r6, #0, 22
    30fc:	eorvs	pc, r6, r0, asr r8	; <UNPREDICTABLE>
    3100:	smmlsr	fp, r1, r2, r6
    3104:	andcs	r4, sl, r2, lsr #19
    3108:	bmi	fe8d5f98 <yyleng@@Base+0xfe8c0f14>
    310c:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    3110:	ldrb	r4, [pc, #-1146]	; 2c9e <__assert_fail@plt+0x1f4a>
    3114:	smlatbcs	r0, r1, fp, r4
    3118:	ldrbtmi	r6, [fp], #-273	; 0xfffffeef
    311c:			; <UNDEFINED> instruction: 0xe7e36199
    3120:	andcs	r4, r1, #124, 22	; 0x1f000
    3124:	bls	16793c <yyleng@@Base+0x1528b8>
    3128:	ldmdavs	r0!, {r1, r2, r4, r6, r7, fp, ip, lr}
    312c:			; <UNDEFINED> instruction: 0xf9def7ff
    3130:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    3134:	ldrdne	lr, [r4], -r3
    3138:			; <UNDEFINED> instruction: 0xf851699b
    313c:	bl	5b1c4 <yyleng@@Base+0x46140>
    3140:	ldr	r0, [fp, -r0, lsl #5]!
    3144:			; <UNDEFINED> instruction: 0xf88c4644
    3148:	ldrbmi	r0, [r8], r0
    314c:			; <UNDEFINED> instruction: 0xf8dd9708
    3150:			; <UNDEFINED> instruction: 0xe79fb010
    3154:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    3158:			; <UNDEFINED> instruction: 0xf882f7ff
    315c:	ldrmi	r9, [pc], #-2825	; 3164 <__assert_fail@plt+0x2410>
    3160:	andvc	pc, r4, fp, asr #17
    3164:			; <UNDEFINED> instruction: 0xfffcf7fe
    3168:	ldrbtmi	r4, [fp], #-2959	; 0xfffff471
    316c:	strmi	r0, [r6], -r5, asr #32
    3170:			; <UNDEFINED> instruction: 0xf9b3442b
    3174:	blcs	f57c <_IO_stdin_used@@Base+0xc044>
    3178:	ldmib	fp, {r1, r4, r6, r8, ip, lr, pc}^
    317c:	stmibmi	fp, {r1, sl}
    3180:	stmdbne	fp, {r0, r3, r4, r5, r6, sl, lr}^
    3184:			; <UNDEFINED> instruction: 0x21b8f9b3
    3188:	subseq	r3, r2, r1, lsl #4
    318c:			; <UNDEFINED> instruction: 0xf9b3188b
    3190:	addsmi	r3, lr, #140, 4	; 0xc0000008
    3194:	strmi	sp, [sp], #-13
    3198:	ldrbtcc	pc, [ip], #2485	; 0x9b5	; <UNPREDICTABLE>
    319c:	stmdbne	sl, {r0, r2, r3, r4, r6}^
    31a0:			; <UNDEFINED> instruction: 0x21b8f9b2
    31a4:	subseq	r3, r2, r1, lsl #4
    31a8:			; <UNDEFINED> instruction: 0xf9b6188e
    31ac:	adcsmi	r6, r3, #140, 4	; 0xc0000008
    31b0:	ldmdbmi	pc!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    31b4:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    31b8:	ldmdavs	fp, {r1, r3, sl, lr}
    31bc:	ldrbvs	pc, [r4, #2482]!	; 0x9b2	; <UNPREDICTABLE>
    31c0:	movwls	r2, #28250	; 0x6e5a
    31c4:	blge	11002c8 <yyleng@@Base+0x10eb244>
    31c8:			; <UNDEFINED> instruction: 0xf43f2e00
    31cc:	blmi	1e6ded4 <yyleng@@Base+0x1e58e50>
    31d0:	ldrbtmi	r3, [fp], #-1793	; 0xfffff8ff
    31d4:			; <UNDEFINED> instruction: 0xe713605f
    31d8:	ldrbtmi	r4, [r8], #-2167	; 0xfffff789
    31dc:			; <UNDEFINED> instruction: 0xf86ef7ff
    31e0:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    31e4:			; <UNDEFINED> instruction: 0xf86af7ff
    31e8:			; <UNDEFINED> instruction: 0x46446830
    31ec:	ldrbmi	r9, [r8], r8, lsl #14
    31f0:			; <UNDEFINED> instruction: 0xb010f8dd
    31f4:	ldcl	7, cr15, [r6], {253}	; 0xfd
    31f8:	bmi	1c717c0 <yyleng@@Base+0x1c5c73c>
    31fc:	ldrbtmi	r9, [sl], #-2824	; 0xfffff4f8
    3200:	ldrdne	lr, [r4], -r2
    3204:			; <UNDEFINED> instruction: 0xf8516193
    3208:	bl	5b290 <yyleng@@Base+0x4620c>
    320c:	teqvs	r3, r0, lsl #5
    3210:			; <UNDEFINED> instruction: 0xf47f2b00
    3214:	strb	sl, [r7, -r6, asr #30]!
    3218:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    321c:			; <UNDEFINED> instruction: 0xf84ef7ff
    3220:	stmib	fp, {r2, r3, r4, r5, r9, sl, lr}^
    3224:	str	r0, [sl, r2, lsl #14]!
    3228:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    322c:			; <UNDEFINED> instruction: 0xf846f7ff
    3230:	andeq	r2, r1, r6, ror #17
    3234:			; <UNDEFINED> instruction: 0x000127bc
    3238:	andeq	r0, r0, r4, asr #1
    323c:	andeq	r1, r0, r4, asr r4
    3240:			; <UNDEFINED> instruction: 0x000128b4
    3244:	andeq	r0, r0, ip, ror #1
    3248:	andeq	r2, r1, ip, lsr #17
    324c:	andeq	r2, r1, ip, lsl #17
    3250:	andeq	r1, r0, sl, lsl r4
    3254:	andeq	r1, r0, r6, lsl r4
    3258:	andeq	r1, r0, r2, lsl r4
    325c:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    3260:	andeq	r1, r0, sl, ror r3
    3264:	andeq	r2, r1, r0, ror #15
    3268:	andeq	r2, r1, sl, asr #15
    326c:			; <UNDEFINED> instruction: 0x000127be
    3270:	andeq	r2, r1, ip, lsl r7
    3274:	ldrdeq	r0, [r0], -ip
    3278:	andeq	r2, r1, sl, ror #13
    327c:	andeq	r1, r0, r0, lsl #5
    3280:	ldrdeq	r2, [r1], -r4
    3284:	andeq	r2, r1, r2, asr #13
    3288:	andeq	r2, r1, r8, lsl #13
    328c:	andeq	r2, r1, r4, ror r6
    3290:	strdeq	r1, [r0], -r8
    3294:	andeq	r2, r1, r0, lsr r6
    3298:	andeq	r1, r0, r6, asr #3
    329c:	strdeq	r2, [r1], -r6
    32a0:	andeq	r2, r1, lr, asr #11
    32a4:	andeq	r2, r1, r0, lsr #11
    32a8:	andeq	r1, r0, r6, lsr r1
    32ac:	andeq	r0, r0, r2, lsl #29
    32b0:	andeq	r2, r1, r8, ror #10
    32b4:	strdeq	r1, [r0], -lr
    32b8:	andeq	r2, r1, r4, lsr r5
    32bc:	andeq	r1, r0, sl, asr #1
    32c0:	andeq	r2, r1, r0, lsl #10
    32c4:	muleq	r0, r6, r0
    32c8:	andeq	r2, r1, r0, asr #9
    32cc:	ldrdeq	r2, [r1], -r4
    32d0:	andeq	r2, r1, r2, asr #9
    32d4:	andeq	r2, r1, lr, asr r4
    32d8:	strdeq	r0, [r0], -r4
    32dc:	andeq	r2, r1, r6, lsr r4
    32e0:	andeq	r2, r1, r6, lsr #8
    32e4:			; <UNDEFINED> instruction: 0x00000fbc
    32e8:	andeq	r2, r1, lr, lsl #8
    32ec:	strdeq	r2, [r1], -r8
    32f0:	ldrdeq	r2, [r1], -r8
    32f4:			; <UNDEFINED> instruction: 0x000123b4
    32f8:	andeq	r0, r0, sl, asr #30
    32fc:	andeq	r2, r1, r0, lsl #7
    3300:	andeq	r0, r0, r6, lsl pc
    3304:	andeq	r0, r0, r2, ror #24
    3308:	andeq	r2, r1, r4, asr #6
    330c:	ldrdeq	r0, [r0], -r6
    3310:	andeq	r2, r1, r6, lsl r3
    3314:	andeq	r0, r0, r0, asr #1
    3318:	andeq	r2, r1, lr, ror #5
    331c:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    3320:	andeq	r2, r1, ip, ror r2
    3324:	andeq	r0, r0, r2, lsl lr
    3328:	andeq	r2, r1, r4, asr r2
    332c:	andeq	r0, r0, r2, ror #22
    3330:	andeq	r0, r0, r6, asr #22
    3334:	andeq	r2, r1, r8, asr #4
    3338:	andeq	r1, r1, sl, ror #29
    333c:	andeq	r0, r0, r8, asr #21
    3340:	andeq	r2, r1, r6, lsl r2
    3344:	ldrdeq	r2, [r1], -r4
    3348:			; <UNDEFINED> instruction: 0x00000ab6
    334c:	andeq	r2, r1, sl, asr r1
    3350:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3354:	andeq	r2, r1, r2, lsr r1
    3358:	andeq	r2, r1, r8, asr #2
    335c:	andeq	r0, r0, r8, lsl sl
    3360:	andeq	r0, r0, r2, lsl #20
    3364:	andeq	r2, r1, r0, lsl r1
    3368:	andeq	r2, r1, ip, asr #1
    336c:	andeq	r2, r1, ip, asr r0
    3370:	andeq	r0, r0, r0, asr #23
    3374:	andeq	r2, r1, r2, lsl r0
    3378:	andeq	r0, r0, r8, lsr #23
    337c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3380:	andeq	r0, r0, r4, ror #1
    3384:	muleq	r1, r2, pc	; <UNPREDICTABLE>
    3388:	andeq	r1, r1, r0, ror pc
    338c:	andeq	r1, r1, ip, lsr pc
    3390:	andeq	r1, r1, r0, lsr #30
    3394:			; <UNDEFINED> instruction: 0x00000ab6
    3398:	strdeq	r1, [r1], -r8
    339c:	andeq	r1, r1, r2, lsl pc
    33a0:	strdeq	r1, [r1], -sl
    33a4:	andeq	r0, r0, lr, lsl #15
    33a8:	andeq	r0, r0, sl, asr sl
    33ac:	andeq	r0, r0, r4, asr #20
    33b0:	andeq	r0, r0, lr, lsl #20
    33b4:	andeq	r1, r1, sl, asr lr
    33b8:	andeq	r0, r0, r2, ror #14
    33bc:	ldrdeq	r0, [r0], -lr
    33c0:	andeq	r1, r1, lr, lsr #28
    33c4:	andeq	r0, r0, r6, lsl #15
    33c8:	andeq	r0, r0, r6, asr #15
    33cc:	bllt	ff8c13c8 <yyleng@@Base+0xff8ac344>
    33d0:	bmi	3efb58 <yyleng@@Base+0x3daad4>
    33d4:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    33d8:	ldmdbvs	r3, {r2, r9, sl, lr}
    33dc:	ldmdbvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    33e0:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    33e4:	svclt	0x00044288
    33e8:			; <UNDEFINED> instruction: 0xf8432100
    33ec:	stmdbvs	r3!, {r1, r5, ip}^
    33f0:	strtmi	fp, [r0], -r3, lsr #18
    33f4:			; <UNDEFINED> instruction: 0x4010e8bd
    33f8:	svclt	0x00e8f7ff
    33fc:			; <UNDEFINED> instruction: 0xf7ff6860
    3400:	strtmi	pc, [r0], -r5, ror #31
    3404:			; <UNDEFINED> instruction: 0x4010e8bd
    3408:	svclt	0x00e0f7ff
    340c:	svclt	0x00004770
    3410:	andeq	r1, r1, r6, asr ip
    3414:	cfldr32mi	mvfx11, [r4], {112}	; 0x70
    3418:	ldrbtmi	r4, [ip], #-3348	; 0xfffff2ec
    341c:	stmdbvs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3420:	stmdbvs	r2!, {r0, r1, r3, r8, r9, ip, sp, pc}^
    3424:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    3428:			; <UNDEFINED> instruction: 0xf7ffb1e8
    342c:	ldmib	r4, {r0, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3430:	tstcs	r0, r4, lsl #6
    3434:	eorne	pc, r3, r2, asr #16
    3438:	blcc	6f86c <yyleng@@Base+0x5a7e8>
    343c:	orrslt	r6, r2, r3, ror #2
    3440:	ldrbtmi	r4, [fp], #-2827	; 0xfffff4f5
    3444:			; <UNDEFINED> instruction: 0xf8526959
    3448:	cmnlt	r2, r1, lsr #32
    344c:	ldmdbvs	r4, {r0, r4, r7, fp, sp, lr}
    3450:	subsvs	r4, r9, r8, lsl #16
    3454:	stmdapl	lr!, {r2, r3, r4, r7, r8, sp, lr}
    3458:	ldmdavs	r4, {r0, r1, r2, fp, lr}
    345c:	stmdapl	sl!, {r0, r4, r5, sp, lr}
    3460:	stmdavc	sl, {r2, r4, sp, lr}
    3464:	ldcllt	7, cr7, [r0, #-104]!	; 0xffffff98
    3468:	andeq	r1, r1, r2, lsl ip
    346c:	andeq	r1, r1, r4, ror #21
    3470:	andeq	r1, r1, sl, ror #23
    3474:	andeq	r0, r0, r4, asr #1
    3478:	andeq	r0, r0, r0, asr #1
    347c:	cfldr32mi	mvfx11, [r6], {112}	; 0x70
    3480:	ldrbtmi	r4, [ip], #-3350	; 0xfffff2ea
    3484:	stmdbvs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3488:			; <UNDEFINED> instruction: 0x2600b31b
    348c:			; <UNDEFINED> instruction: 0xf7ffe009
    3490:	ldmib	r4, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    3494:			; <UNDEFINED> instruction: 0xf8433204
    3498:			; <UNDEFINED> instruction: 0xf7ff6022
    349c:	stmdbvs	r3!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    34a0:	stmdbvs	r2!, {r0, r1, r3, r4, r5, r7, r8, ip, sp, pc}^
    34a4:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    34a8:	mvnsle	r2, r0, lsl #16
    34ac:			; <UNDEFINED> instruction: 0xf7ff4618
    34b0:	blmi	3032ec <yyleng@@Base+0x2ee268>
    34b4:	andcs	r4, r0, fp, lsl #18
    34b8:	bmi	2d46ac <yyleng@@Base+0x2bf628>
    34bc:	stmib	r3, {r3, r4, sp, lr}^
    34c0:	andsvs	r0, r8, #4
    34c4:	subsvs	r6, r8, #88	; 0x58
    34c8:	andsvs	r5, r8, fp, ror #16
    34cc:	andsvs	r5, r8, fp, lsr #17
    34d0:	movwcs	fp, #3440	; 0xd70
    34d4:	svclt	0x0000e7ea
    34d8:	andeq	r1, r1, sl, lsr #23
    34dc:	andeq	r1, r1, ip, ror sl
    34e0:	andeq	r1, r1, r4, ror fp
    34e4:	andeq	r0, r0, r0, asr #1
    34e8:	ldrdeq	r0, [r0], -ip
    34ec:	mvnsmi	lr, #737280	; 0xb4000
    34f0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    34f4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    34f8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    34fc:	bl	8c14f8 <yyleng@@Base+0x8ac474>
    3500:	blne	1d946fc <yyleng@@Base+0x1d7f678>
    3504:	strhle	r1, [sl], -r6
    3508:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    350c:	svccc	0x0004f855
    3510:	strbmi	r3, [sl], -r1, lsl #8
    3514:	ldrtmi	r4, [r8], -r1, asr #12
    3518:	adcmi	r4, r6, #152, 14	; 0x2600000
    351c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3520:	svclt	0x000083f8
    3524:	strdeq	r1, [r1], -sl
    3528:	strdeq	r1, [r1], -r0
    352c:	svclt	0x00004770

Disassembly of section .fini:

00003530 <.fini>:
    3530:	push	{r3, lr}
    3534:	pop	{r3, pc}
