
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_30080:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x5b6db6; valaddr_reg:x3; val_offset:90240*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90240*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30081:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x666666; valaddr_reg:x3; val_offset:90243*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90243*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30082:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x6db6db; valaddr_reg:x3; val_offset:90246*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90246*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30083:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x7ffff8; valaddr_reg:x3; val_offset:90249*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90249*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30084:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x7ffffc; valaddr_reg:x3; val_offset:90252*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90252*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30085:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x7ffffe; valaddr_reg:x3; val_offset:90255*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90255*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30086:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2800000; valaddr_reg:x3; val_offset:90258*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90258*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30087:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2800001; valaddr_reg:x3; val_offset:90261*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90261*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30088:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2800003; valaddr_reg:x3; val_offset:90264*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90264*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30089:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2800007; valaddr_reg:x3; val_offset:90267*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90267*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30090:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x280000f; valaddr_reg:x3; val_offset:90270*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90270*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30091:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x280001f; valaddr_reg:x3; val_offset:90273*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90273*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30092:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x280003f; valaddr_reg:x3; val_offset:90276*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90276*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30093:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x280007f; valaddr_reg:x3; val_offset:90279*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90279*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30094:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x28000ff; valaddr_reg:x3; val_offset:90282*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90282*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30095:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x28001ff; valaddr_reg:x3; val_offset:90285*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90285*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30096:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x28003ff; valaddr_reg:x3; val_offset:90288*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90288*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30097:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x28007ff; valaddr_reg:x3; val_offset:90291*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90291*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30098:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2800fff; valaddr_reg:x3; val_offset:90294*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90294*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30099:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2801fff; valaddr_reg:x3; val_offset:90297*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90297*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30100:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2803fff; valaddr_reg:x3; val_offset:90300*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90300*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30101:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2807fff; valaddr_reg:x3; val_offset:90303*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90303*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30102:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x280ffff; valaddr_reg:x3; val_offset:90306*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90306*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30103:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x281ffff; valaddr_reg:x3; val_offset:90309*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90309*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30104:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x283ffff; valaddr_reg:x3; val_offset:90312*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90312*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30105:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x287ffff; valaddr_reg:x3; val_offset:90315*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90315*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30106:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x28fffff; valaddr_reg:x3; val_offset:90318*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90318*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30107:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x29fffff; valaddr_reg:x3; val_offset:90321*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90321*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30108:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2bfffff; valaddr_reg:x3; val_offset:90324*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90324*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30109:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2c00000; valaddr_reg:x3; val_offset:90327*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90327*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30110:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2e00000; valaddr_reg:x3; val_offset:90330*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90330*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30111:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2f00000; valaddr_reg:x3; val_offset:90333*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90333*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30112:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2f80000; valaddr_reg:x3; val_offset:90336*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90336*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30113:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fc0000; valaddr_reg:x3; val_offset:90339*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90339*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30114:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fe0000; valaddr_reg:x3; val_offset:90342*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90342*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30115:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ff0000; valaddr_reg:x3; val_offset:90345*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90345*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30116:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ff8000; valaddr_reg:x3; val_offset:90348*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90348*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30117:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffc000; valaddr_reg:x3; val_offset:90351*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90351*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30118:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffe000; valaddr_reg:x3; val_offset:90354*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90354*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30119:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fff000; valaddr_reg:x3; val_offset:90357*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90357*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30120:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fff800; valaddr_reg:x3; val_offset:90360*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90360*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30121:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fffc00; valaddr_reg:x3; val_offset:90363*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90363*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30122:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fffe00; valaddr_reg:x3; val_offset:90366*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90366*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30123:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffff00; valaddr_reg:x3; val_offset:90369*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90369*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30124:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffff80; valaddr_reg:x3; val_offset:90372*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90372*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30125:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffffc0; valaddr_reg:x3; val_offset:90375*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90375*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30126:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffffe0; valaddr_reg:x3; val_offset:90378*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90378*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30127:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fffff0; valaddr_reg:x3; val_offset:90381*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90381*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30128:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fffff8; valaddr_reg:x3; val_offset:90384*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90384*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30129:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fffffc; valaddr_reg:x3; val_offset:90387*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90387*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30130:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2fffffe; valaddr_reg:x3; val_offset:90390*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90390*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30131:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a5724 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x05 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a5724; op2val:0x0;
op3val:0x2ffffff; valaddr_reg:x3; val_offset:90393*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90393*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30132:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000000; valaddr_reg:x3; val_offset:90396*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90396*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30133:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000001; valaddr_reg:x3; val_offset:90399*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90399*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30134:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000003; valaddr_reg:x3; val_offset:90402*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90402*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30135:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000007; valaddr_reg:x3; val_offset:90405*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90405*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30136:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200000f; valaddr_reg:x3; val_offset:90408*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90408*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30137:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200001f; valaddr_reg:x3; val_offset:90411*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90411*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30138:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200003f; valaddr_reg:x3; val_offset:90414*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90414*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30139:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200007f; valaddr_reg:x3; val_offset:90417*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90417*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30140:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320000ff; valaddr_reg:x3; val_offset:90420*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90420*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30141:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320001ff; valaddr_reg:x3; val_offset:90423*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90423*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30142:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320003ff; valaddr_reg:x3; val_offset:90426*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90426*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30143:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320007ff; valaddr_reg:x3; val_offset:90429*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90429*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30144:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32000fff; valaddr_reg:x3; val_offset:90432*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90432*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30145:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32001fff; valaddr_reg:x3; val_offset:90435*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90435*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30146:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32003fff; valaddr_reg:x3; val_offset:90438*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90438*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30147:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32007fff; valaddr_reg:x3; val_offset:90441*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90441*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30148:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3200ffff; valaddr_reg:x3; val_offset:90444*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90444*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30149:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3201ffff; valaddr_reg:x3; val_offset:90447*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90447*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30150:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3203ffff; valaddr_reg:x3; val_offset:90450*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90450*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30151:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3207ffff; valaddr_reg:x3; val_offset:90453*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90453*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30152:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x320fffff; valaddr_reg:x3; val_offset:90456*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90456*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30153:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x321fffff; valaddr_reg:x3; val_offset:90459*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90459*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30154:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x323fffff; valaddr_reg:x3; val_offset:90462*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90462*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30155:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32400000; valaddr_reg:x3; val_offset:90465*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90465*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30156:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32600000; valaddr_reg:x3; val_offset:90468*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90468*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30157:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32700000; valaddr_reg:x3; val_offset:90471*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90471*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30158:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x32780000; valaddr_reg:x3; val_offset:90474*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90474*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30159:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327c0000; valaddr_reg:x3; val_offset:90477*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90477*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30160:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327e0000; valaddr_reg:x3; val_offset:90480*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90480*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30161:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327f0000; valaddr_reg:x3; val_offset:90483*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90483*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30162:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327f8000; valaddr_reg:x3; val_offset:90486*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90486*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30163:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fc000; valaddr_reg:x3; val_offset:90489*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90489*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30164:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fe000; valaddr_reg:x3; val_offset:90492*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90492*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30165:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ff000; valaddr_reg:x3; val_offset:90495*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90495*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30166:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ff800; valaddr_reg:x3; val_offset:90498*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90498*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30167:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffc00; valaddr_reg:x3; val_offset:90501*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90501*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30168:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffe00; valaddr_reg:x3; val_offset:90504*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90504*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30169:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fff00; valaddr_reg:x3; val_offset:90507*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90507*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30170:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fff80; valaddr_reg:x3; val_offset:90510*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90510*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30171:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fffc0; valaddr_reg:x3; val_offset:90513*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90513*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30172:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fffe0; valaddr_reg:x3; val_offset:90516*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90516*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30173:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffff0; valaddr_reg:x3; val_offset:90519*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90519*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30174:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffff8; valaddr_reg:x3; val_offset:90522*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90522*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30175:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffffc; valaddr_reg:x3; val_offset:90525*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90525*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30176:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327ffffe; valaddr_reg:x3; val_offset:90528*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90528*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30177:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x64 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x327fffff; valaddr_reg:x3; val_offset:90531*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90531*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30178:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f800001; valaddr_reg:x3; val_offset:90534*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90534*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30179:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f800003; valaddr_reg:x3; val_offset:90537*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90537*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30180:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f800007; valaddr_reg:x3; val_offset:90540*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90540*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30181:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3f999999; valaddr_reg:x3; val_offset:90543*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90543*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30182:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:90546*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90546*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30183:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:90549*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90549*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30184:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:90552*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90552*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30185:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:90555*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90555*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30186:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:90558*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90558*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30187:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:90561*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90561*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30188:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:90564*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90564*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30189:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:90567*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90567*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30190:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:90570*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90570*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30191:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:90573*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90573*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30192:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:90576*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90576*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30193:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1a7a32 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3507ca and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1a7a32; op2val:0x3507ca;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:90579*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90579*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30194:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbf800001; valaddr_reg:x3; val_offset:90582*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90582*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30195:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbf800003; valaddr_reg:x3; val_offset:90585*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90585*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30196:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbf800007; valaddr_reg:x3; val_offset:90588*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90588*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30197:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbf999999; valaddr_reg:x3; val_offset:90591*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90591*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30198:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:90594*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90594*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30199:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:90597*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90597*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30200:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:90600*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90600*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30201:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:90603*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90603*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30202:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:90606*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90606*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30203:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:90609*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90609*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30204:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:90612*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90612*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30205:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:90615*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90615*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30206:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:90618*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90618*0 + 3*235*FLEN/8, x4, x1, x2)

inst_30207:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x1ad877 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x34e781 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f1ad877; op2val:0x8034e781;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:90621*0 + 3*235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 90621*0 + 3*235*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(5991862,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(6710886,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(7190235,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388600,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388604,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388606,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943040,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943041,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943043,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943047,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943055,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943071,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943103,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943167,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943295,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41943551,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41944063,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41945087,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41947135,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41951231,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41959423,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(41975807,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42008575,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42074111,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42205183,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42467327,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(42991615,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(44040191,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(46137343,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(46137344,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(48234496,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(49283072,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(49807360,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50069504,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50200576,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50266112,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50298880,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50315264,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50323456,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50327552,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50329600,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50330624,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331136,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331392,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331520,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331584,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331616,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331632,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331640,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331644,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331646,32,FLEN)
NAN_BOXED(2132432676,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(50331647,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860800,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860801,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860803,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860807,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860815,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860831,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860863,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838860927,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838861055,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838861311,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838861823,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838862847,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838864895,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838868991,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838877183,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838893567,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838926335,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(838991871,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(839122943,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(839385087,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(839909375,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(840957951,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(843055103,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(843055104,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(845152256,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(846200832,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(846725120,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(846987264,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847118336,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847183872,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847216640,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847233024,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847241216,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847245312,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847247360,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847248384,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847248896,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249152,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249280,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249344,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249376,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249392,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249400,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249404,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249406,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(847249407,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2132441650,32,FLEN)
NAN_BOXED(3475402,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2132465783,32,FLEN)
NAN_BOXED(2150950785,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
