<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=windows-1252">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"Times New Roman Bold";
	panose-1:0 0 0 0 0 0 0 0 0 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin-top:0in;
	margin-right:0in;
	margin-bottom:8.0pt;
	margin-left:0in;
	line-height:107%;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;}
.MsoChpDefault
	{font-family:"Calibri",sans-serif;}
.MsoPapDefault
	{margin-bottom:8.0pt;
	line-height:107%;}
@page WordSection1
	{size:8.5in 11.0in;
	margin:1.0in 1.0in 1.0in 1.0in;}
div.WordSection1
	{page:WordSection1;}
-->
</style>

</head>

<body lang=EN-US style='word-wrap:break-word'>

<div class=WordSection1>

<p class=MsoNormal align=center style='text-align:center'><b>(14541107)</b><b><span
style='font-size:14.0pt;line-height:107%;font-family:"Times New Roman Bold",serif;
color:black'> DSP Processors &amp; Architectures</span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
I </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Intoroduction
to Programmable DSPS: </span></b><span style='font-size:10.0pt;font-family:
"Times New Roman",serif;color:black'>Multiplier &amp; Multiplier accumulator,
Modified bus structures &amp; </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>memory
access schemes in P–DSPs, Multiple access memory, Multi ported memory, VLIW
architecture, Pipelining, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Special
addressing modes in P–DSPs, On chip peripherals. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Computational
Accuracy in DSP Implementations: </span></b><span style='font-size:10.0pt;
font-family:"Times New Roman",serif;color:black'>Number formats for signals and
coefficients in </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>DSP
systems, Dynamic Range and Precision, Sources of error in DSP implementations,
A/D Conversion errors, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>DSP
Computational errors, D/A Conversion Errors, Compensating filter. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
II </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Architectures
for Programmable DSP Devices: </span></b><span style='font-size:10.0pt;
font-family:"Times New Roman",serif;color:black'>Basic Architectural features,
DSP Computational </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Building
Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address
Generation Unit, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Programmability
and Program Execution, Speed Issues, Features for External interfacing. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
III </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Programmable
Digital Signal Processors: </span></b><span style='font-size:10.0pt;font-family:
"Times New Roman",serif;color:black'>Commercial Digital signal-processing
Devices, Data </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Addressing
modes of TMS320C54XX DSPs, Memory space of TMS320C54XX Processors, Program
Control, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>TMS320C54XX
instructions and Programming. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Implementations
of Basic DSP Algorithms: </span></b><span style='font-size:10.0pt;font-family:
"Times New Roman",serif;color:black'>The Q-notation, FIR Filters, IIR Filters,
Interpolation Filters, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Decimation
Filters, PID Controller, Adaptive Filters, 2-D Signal Processing. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
IV </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Implementation
of FFT Algorithms: </span></b><span style='font-size:10.0pt;font-family:"Times New Roman",serif;
color:black'>An FFT Algorithm for DFT Computation, A Butterfly Computation, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Overflow
and scaling, Bit-Reversed index generation, An 8-Point FFT implementation on
the TMS320C54XX, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Computation
of the signal spectrum. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Interfacing
Memory and I/O Peripherals to Programmable DSP Devices: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Memory
space organization, External bus interfacing signals, Memory interface,
Parallel I/O interface, Programmed </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>I/O,
Interrupts and I/O, Direct memory access (DMA). A Multichannel buffered serial
port (McBSP), McBSP </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Programming,
a CODEC interface circuit, CODEC programming, A CODEC-DSP interface example. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:10.0pt;font-family:"Times New Roman Bold",serif;color:black'>UNIT
V </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Recent
Trends in DSP System Design: </span></b><span style='font-size:10.0pt;
font-family:"Times New Roman",serif;color:black'>An over-view of the
application nodes on DSP systems, An over<span style='font-size:10.0pt;
line-height:107%;font-family:"Times New Roman",serif;color:black'>[1]</span></span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>view
of open multimedia applications platform (OMAP), An Introduction to FPGA,
Design flow for an FPGA based </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>system
design, Cad tools for FPGA based system design, soft core processors, FPGA
based DSP system design, </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>New
algorithms for Implementation of filters in VLSI, Distributed arithmetic
algorithm, Case studies, Comparison </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>of the
performances of the systems designed using FPGAs and digital signals
processors. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Text
Books: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>1.
Digital Signal Processing – Avtar Singh and S. Srinivasan, Thomson
Publications, 2004. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif;color:black'>2. </span><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Digital
Signal Processors, Architecture, Programming and Applications – B. Venkata
Ramani and M. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>Bhaskar,
TMH</span><span style='font-size:12.0pt;font-family:"Times New Roman",serif;
color:black'>, 2004. </span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:12.0pt;font-family:"Times New Roman",serif'>&nbsp;</span></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><b><span
style='font-size:12.0pt;font-family:"Times New Roman Bold",serif;color:black'>Reference
Books: </span></b></p>

<p class=MsoNormal style='margin-bottom:0in;line-height:normal'><span
style='font-size:10.0pt;font-family:"Times New Roman",serif;color:black'>1.
Digital Signal Processing – Jonathan Stein, John Wiley, 2005. </span></p>

<p class=MsoNormal><span style='font-size:10.0pt;line-height:107%;font-family:
"Times New Roman",serif;color:black'>2. DSP Processor Fundamentals,
Architectures &amp; Features – Lapsley et al. S. Chand &amp; Co, 2000.</span></p>

</div>

</body>

</html>
