
STM32H7_CM7_ADC_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b960  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  0800bc00  0800bc00  0000cc00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc8c  0800bc8c  0000d088  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bc8c  0800bc8c  0000cc8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc94  0800bc94  0000d088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc94  0800bc94  0000cc94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc98  0800bc98  0000cc98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000088  24000000  0800bc9c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013f8  240000a0  0800bd24  0000d0a0  2**5
                  ALLOC
 10 ._user_heap_stack 00000600  24001498  0800bd24  0000d498  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180ac  00000000  00000000  0000d0b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d44  00000000  00000000  00025162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001188  00000000  00000000  00027ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d7e  00000000  00000000  00029030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003cdb3  00000000  00000000  00029dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186c8  00000000  00000000  00066b61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00193c5c  00000000  00000000  0007f229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00212e85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000051a0  00000000  00000000  00212ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00218068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240000a0 	.word	0x240000a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800bbe8 	.word	0x0800bbe8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240000a4 	.word	0x240000a4
 80002dc:	0800bbe8 	.word	0x0800bbe8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b988 	b.w	80006a8 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	468e      	mov	lr, r1
 80003b8:	4604      	mov	r4, r0
 80003ba:	4688      	mov	r8, r1
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d14a      	bne.n	8000456 <__udivmoddi4+0xa6>
 80003c0:	428a      	cmp	r2, r1
 80003c2:	4617      	mov	r7, r2
 80003c4:	d962      	bls.n	800048c <__udivmoddi4+0xdc>
 80003c6:	fab2 f682 	clz	r6, r2
 80003ca:	b14e      	cbz	r6, 80003e0 <__udivmoddi4+0x30>
 80003cc:	f1c6 0320 	rsb	r3, r6, #32
 80003d0:	fa01 f806 	lsl.w	r8, r1, r6
 80003d4:	fa20 f303 	lsr.w	r3, r0, r3
 80003d8:	40b7      	lsls	r7, r6
 80003da:	ea43 0808 	orr.w	r8, r3, r8
 80003de:	40b4      	lsls	r4, r6
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	fa1f fc87 	uxth.w	ip, r7
 80003e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ec:	0c23      	lsrs	r3, r4, #16
 80003ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80003f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003f6:	fb01 f20c 	mul.w	r2, r1, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d909      	bls.n	8000412 <__udivmoddi4+0x62>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f101 30ff 	add.w	r0, r1, #4294967295
 8000404:	f080 80ea 	bcs.w	80005dc <__udivmoddi4+0x22c>
 8000408:	429a      	cmp	r2, r3
 800040a:	f240 80e7 	bls.w	80005dc <__udivmoddi4+0x22c>
 800040e:	3902      	subs	r1, #2
 8000410:	443b      	add	r3, r7
 8000412:	1a9a      	subs	r2, r3, r2
 8000414:	b2a3      	uxth	r3, r4
 8000416:	fbb2 f0fe 	udiv	r0, r2, lr
 800041a:	fb0e 2210 	mls	r2, lr, r0, r2
 800041e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000422:	fb00 fc0c 	mul.w	ip, r0, ip
 8000426:	459c      	cmp	ip, r3
 8000428:	d909      	bls.n	800043e <__udivmoddi4+0x8e>
 800042a:	18fb      	adds	r3, r7, r3
 800042c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000430:	f080 80d6 	bcs.w	80005e0 <__udivmoddi4+0x230>
 8000434:	459c      	cmp	ip, r3
 8000436:	f240 80d3 	bls.w	80005e0 <__udivmoddi4+0x230>
 800043a:	443b      	add	r3, r7
 800043c:	3802      	subs	r0, #2
 800043e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000442:	eba3 030c 	sub.w	r3, r3, ip
 8000446:	2100      	movs	r1, #0
 8000448:	b11d      	cbz	r5, 8000452 <__udivmoddi4+0xa2>
 800044a:	40f3      	lsrs	r3, r6
 800044c:	2200      	movs	r2, #0
 800044e:	e9c5 3200 	strd	r3, r2, [r5]
 8000452:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000456:	428b      	cmp	r3, r1
 8000458:	d905      	bls.n	8000466 <__udivmoddi4+0xb6>
 800045a:	b10d      	cbz	r5, 8000460 <__udivmoddi4+0xb0>
 800045c:	e9c5 0100 	strd	r0, r1, [r5]
 8000460:	2100      	movs	r1, #0
 8000462:	4608      	mov	r0, r1
 8000464:	e7f5      	b.n	8000452 <__udivmoddi4+0xa2>
 8000466:	fab3 f183 	clz	r1, r3
 800046a:	2900      	cmp	r1, #0
 800046c:	d146      	bne.n	80004fc <__udivmoddi4+0x14c>
 800046e:	4573      	cmp	r3, lr
 8000470:	d302      	bcc.n	8000478 <__udivmoddi4+0xc8>
 8000472:	4282      	cmp	r2, r0
 8000474:	f200 8105 	bhi.w	8000682 <__udivmoddi4+0x2d2>
 8000478:	1a84      	subs	r4, r0, r2
 800047a:	eb6e 0203 	sbc.w	r2, lr, r3
 800047e:	2001      	movs	r0, #1
 8000480:	4690      	mov	r8, r2
 8000482:	2d00      	cmp	r5, #0
 8000484:	d0e5      	beq.n	8000452 <__udivmoddi4+0xa2>
 8000486:	e9c5 4800 	strd	r4, r8, [r5]
 800048a:	e7e2      	b.n	8000452 <__udivmoddi4+0xa2>
 800048c:	2a00      	cmp	r2, #0
 800048e:	f000 8090 	beq.w	80005b2 <__udivmoddi4+0x202>
 8000492:	fab2 f682 	clz	r6, r2
 8000496:	2e00      	cmp	r6, #0
 8000498:	f040 80a4 	bne.w	80005e4 <__udivmoddi4+0x234>
 800049c:	1a8a      	subs	r2, r1, r2
 800049e:	0c03      	lsrs	r3, r0, #16
 80004a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a4:	b280      	uxth	r0, r0
 80004a6:	b2bc      	uxth	r4, r7
 80004a8:	2101      	movs	r1, #1
 80004aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80004b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004b6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ba:	429a      	cmp	r2, r3
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x11e>
 80004be:	18fb      	adds	r3, r7, r3
 80004c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004c4:	d202      	bcs.n	80004cc <__udivmoddi4+0x11c>
 80004c6:	429a      	cmp	r2, r3
 80004c8:	f200 80e0 	bhi.w	800068c <__udivmoddi4+0x2dc>
 80004cc:	46c4      	mov	ip, r8
 80004ce:	1a9b      	subs	r3, r3, r2
 80004d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004dc:	fb02 f404 	mul.w	r4, r2, r4
 80004e0:	429c      	cmp	r4, r3
 80004e2:	d907      	bls.n	80004f4 <__udivmoddi4+0x144>
 80004e4:	18fb      	adds	r3, r7, r3
 80004e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004ea:	d202      	bcs.n	80004f2 <__udivmoddi4+0x142>
 80004ec:	429c      	cmp	r4, r3
 80004ee:	f200 80ca 	bhi.w	8000686 <__udivmoddi4+0x2d6>
 80004f2:	4602      	mov	r2, r0
 80004f4:	1b1b      	subs	r3, r3, r4
 80004f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004fa:	e7a5      	b.n	8000448 <__udivmoddi4+0x98>
 80004fc:	f1c1 0620 	rsb	r6, r1, #32
 8000500:	408b      	lsls	r3, r1
 8000502:	fa22 f706 	lsr.w	r7, r2, r6
 8000506:	431f      	orrs	r7, r3
 8000508:	fa0e f401 	lsl.w	r4, lr, r1
 800050c:	fa20 f306 	lsr.w	r3, r0, r6
 8000510:	fa2e fe06 	lsr.w	lr, lr, r6
 8000514:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000518:	4323      	orrs	r3, r4
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	fa1f fc87 	uxth.w	ip, r7
 8000522:	fbbe f0f9 	udiv	r0, lr, r9
 8000526:	0c1c      	lsrs	r4, r3, #16
 8000528:	fb09 ee10 	mls	lr, r9, r0, lr
 800052c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000530:	fb00 fe0c 	mul.w	lr, r0, ip
 8000534:	45a6      	cmp	lr, r4
 8000536:	fa02 f201 	lsl.w	r2, r2, r1
 800053a:	d909      	bls.n	8000550 <__udivmoddi4+0x1a0>
 800053c:	193c      	adds	r4, r7, r4
 800053e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000542:	f080 809c 	bcs.w	800067e <__udivmoddi4+0x2ce>
 8000546:	45a6      	cmp	lr, r4
 8000548:	f240 8099 	bls.w	800067e <__udivmoddi4+0x2ce>
 800054c:	3802      	subs	r0, #2
 800054e:	443c      	add	r4, r7
 8000550:	eba4 040e 	sub.w	r4, r4, lr
 8000554:	fa1f fe83 	uxth.w	lr, r3
 8000558:	fbb4 f3f9 	udiv	r3, r4, r9
 800055c:	fb09 4413 	mls	r4, r9, r3, r4
 8000560:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000564:	fb03 fc0c 	mul.w	ip, r3, ip
 8000568:	45a4      	cmp	ip, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x1ce>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000572:	f080 8082 	bcs.w	800067a <__udivmoddi4+0x2ca>
 8000576:	45a4      	cmp	ip, r4
 8000578:	d97f      	bls.n	800067a <__udivmoddi4+0x2ca>
 800057a:	3b02      	subs	r3, #2
 800057c:	443c      	add	r4, r7
 800057e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000582:	eba4 040c 	sub.w	r4, r4, ip
 8000586:	fba0 ec02 	umull	lr, ip, r0, r2
 800058a:	4564      	cmp	r4, ip
 800058c:	4673      	mov	r3, lr
 800058e:	46e1      	mov	r9, ip
 8000590:	d362      	bcc.n	8000658 <__udivmoddi4+0x2a8>
 8000592:	d05f      	beq.n	8000654 <__udivmoddi4+0x2a4>
 8000594:	b15d      	cbz	r5, 80005ae <__udivmoddi4+0x1fe>
 8000596:	ebb8 0203 	subs.w	r2, r8, r3
 800059a:	eb64 0409 	sbc.w	r4, r4, r9
 800059e:	fa04 f606 	lsl.w	r6, r4, r6
 80005a2:	fa22 f301 	lsr.w	r3, r2, r1
 80005a6:	431e      	orrs	r6, r3
 80005a8:	40cc      	lsrs	r4, r1
 80005aa:	e9c5 6400 	strd	r6, r4, [r5]
 80005ae:	2100      	movs	r1, #0
 80005b0:	e74f      	b.n	8000452 <__udivmoddi4+0xa2>
 80005b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005b6:	0c01      	lsrs	r1, r0, #16
 80005b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005bc:	b280      	uxth	r0, r0
 80005be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005c2:	463b      	mov	r3, r7
 80005c4:	4638      	mov	r0, r7
 80005c6:	463c      	mov	r4, r7
 80005c8:	46b8      	mov	r8, r7
 80005ca:	46be      	mov	lr, r7
 80005cc:	2620      	movs	r6, #32
 80005ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80005d2:	eba2 0208 	sub.w	r2, r2, r8
 80005d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005da:	e766      	b.n	80004aa <__udivmoddi4+0xfa>
 80005dc:	4601      	mov	r1, r0
 80005de:	e718      	b.n	8000412 <__udivmoddi4+0x62>
 80005e0:	4610      	mov	r0, r2
 80005e2:	e72c      	b.n	800043e <__udivmoddi4+0x8e>
 80005e4:	f1c6 0220 	rsb	r2, r6, #32
 80005e8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ec:	40b7      	lsls	r7, r6
 80005ee:	40b1      	lsls	r1, r6
 80005f0:	fa20 f202 	lsr.w	r2, r0, r2
 80005f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005f8:	430a      	orrs	r2, r1
 80005fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80005fe:	b2bc      	uxth	r4, r7
 8000600:	fb0e 3318 	mls	r3, lr, r8, r3
 8000604:	0c11      	lsrs	r1, r2, #16
 8000606:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800060a:	fb08 f904 	mul.w	r9, r8, r4
 800060e:	40b0      	lsls	r0, r6
 8000610:	4589      	cmp	r9, r1
 8000612:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000616:	b280      	uxth	r0, r0
 8000618:	d93e      	bls.n	8000698 <__udivmoddi4+0x2e8>
 800061a:	1879      	adds	r1, r7, r1
 800061c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000620:	d201      	bcs.n	8000626 <__udivmoddi4+0x276>
 8000622:	4589      	cmp	r9, r1
 8000624:	d81f      	bhi.n	8000666 <__udivmoddi4+0x2b6>
 8000626:	eba1 0109 	sub.w	r1, r1, r9
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	fb0e 1119 	mls	r1, lr, r9, r1
 8000636:	b292      	uxth	r2, r2
 8000638:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800063c:	4542      	cmp	r2, r8
 800063e:	d229      	bcs.n	8000694 <__udivmoddi4+0x2e4>
 8000640:	18ba      	adds	r2, r7, r2
 8000642:	f109 31ff 	add.w	r1, r9, #4294967295
 8000646:	d2c4      	bcs.n	80005d2 <__udivmoddi4+0x222>
 8000648:	4542      	cmp	r2, r8
 800064a:	d2c2      	bcs.n	80005d2 <__udivmoddi4+0x222>
 800064c:	f1a9 0102 	sub.w	r1, r9, #2
 8000650:	443a      	add	r2, r7
 8000652:	e7be      	b.n	80005d2 <__udivmoddi4+0x222>
 8000654:	45f0      	cmp	r8, lr
 8000656:	d29d      	bcs.n	8000594 <__udivmoddi4+0x1e4>
 8000658:	ebbe 0302 	subs.w	r3, lr, r2
 800065c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000660:	3801      	subs	r0, #1
 8000662:	46e1      	mov	r9, ip
 8000664:	e796      	b.n	8000594 <__udivmoddi4+0x1e4>
 8000666:	eba7 0909 	sub.w	r9, r7, r9
 800066a:	4449      	add	r1, r9
 800066c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000670:	fbb1 f9fe 	udiv	r9, r1, lr
 8000674:	fb09 f804 	mul.w	r8, r9, r4
 8000678:	e7db      	b.n	8000632 <__udivmoddi4+0x282>
 800067a:	4673      	mov	r3, lr
 800067c:	e77f      	b.n	800057e <__udivmoddi4+0x1ce>
 800067e:	4650      	mov	r0, sl
 8000680:	e766      	b.n	8000550 <__udivmoddi4+0x1a0>
 8000682:	4608      	mov	r0, r1
 8000684:	e6fd      	b.n	8000482 <__udivmoddi4+0xd2>
 8000686:	443b      	add	r3, r7
 8000688:	3a02      	subs	r2, #2
 800068a:	e733      	b.n	80004f4 <__udivmoddi4+0x144>
 800068c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000690:	443b      	add	r3, r7
 8000692:	e71c      	b.n	80004ce <__udivmoddi4+0x11e>
 8000694:	4649      	mov	r1, r9
 8000696:	e79c      	b.n	80005d2 <__udivmoddi4+0x222>
 8000698:	eba1 0109 	sub.w	r1, r1, r9
 800069c:	46c4      	mov	ip, r8
 800069e:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a2:	fb09 f804 	mul.w	r8, r9, r4
 80006a6:	e7c4      	b.n	8000632 <__udivmoddi4+0x282>

080006a8 <__aeabi_idiv0>:
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop

080006ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006b0:	4b49      	ldr	r3, [pc, #292]	@ (80007d8 <SystemInit+0x12c>)
 80006b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006b6:	4a48      	ldr	r2, [pc, #288]	@ (80007d8 <SystemInit+0x12c>)
 80006b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006c0:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <SystemInit+0x12c>)
 80006c2:	691b      	ldr	r3, [r3, #16]
 80006c4:	4a44      	ldr	r2, [pc, #272]	@ (80007d8 <SystemInit+0x12c>)
 80006c6:	f043 0310 	orr.w	r3, r3, #16
 80006ca:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006cc:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <SystemInit+0x130>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f003 030f 	and.w	r3, r3, #15
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d807      	bhi.n	80006e8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006d8:	4b40      	ldr	r3, [pc, #256]	@ (80007dc <SystemInit+0x130>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f023 030f 	bic.w	r3, r3, #15
 80006e0:	4a3e      	ldr	r2, [pc, #248]	@ (80007dc <SystemInit+0x130>)
 80006e2:	f043 0307 	orr.w	r3, r3, #7
 80006e6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006e8:	4b3d      	ldr	r3, [pc, #244]	@ (80007e0 <SystemInit+0x134>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <SystemInit+0x134>)
 80006ee:	f043 0301 	orr.w	r3, r3, #1
 80006f2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80006f4:	4b3a      	ldr	r3, [pc, #232]	@ (80007e0 <SystemInit+0x134>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80006fa:	4b39      	ldr	r3, [pc, #228]	@ (80007e0 <SystemInit+0x134>)
 80006fc:	681a      	ldr	r2, [r3, #0]
 80006fe:	4938      	ldr	r1, [pc, #224]	@ (80007e0 <SystemInit+0x134>)
 8000700:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <SystemInit+0x138>)
 8000702:	4013      	ands	r3, r2
 8000704:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000706:	4b35      	ldr	r3, [pc, #212]	@ (80007dc <SystemInit+0x130>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	f003 0308 	and.w	r3, r3, #8
 800070e:	2b00      	cmp	r3, #0
 8000710:	d007      	beq.n	8000722 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000712:	4b32      	ldr	r3, [pc, #200]	@ (80007dc <SystemInit+0x130>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f023 030f 	bic.w	r3, r3, #15
 800071a:	4a30      	ldr	r2, [pc, #192]	@ (80007dc <SystemInit+0x130>)
 800071c:	f043 0307 	orr.w	r3, r3, #7
 8000720:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000722:	4b2f      	ldr	r3, [pc, #188]	@ (80007e0 <SystemInit+0x134>)
 8000724:	2200      	movs	r2, #0
 8000726:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000728:	4b2d      	ldr	r3, [pc, #180]	@ (80007e0 <SystemInit+0x134>)
 800072a:	2200      	movs	r2, #0
 800072c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800072e:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <SystemInit+0x134>)
 8000730:	2200      	movs	r2, #0
 8000732:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000734:	4b2a      	ldr	r3, [pc, #168]	@ (80007e0 <SystemInit+0x134>)
 8000736:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <SystemInit+0x13c>)
 8000738:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800073a:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <SystemInit+0x134>)
 800073c:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemInit+0x140>)
 800073e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000740:	4b27      	ldr	r3, [pc, #156]	@ (80007e0 <SystemInit+0x134>)
 8000742:	4a2b      	ldr	r2, [pc, #172]	@ (80007f0 <SystemInit+0x144>)
 8000744:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000746:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <SystemInit+0x134>)
 8000748:	2200      	movs	r2, #0
 800074a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800074c:	4b24      	ldr	r3, [pc, #144]	@ (80007e0 <SystemInit+0x134>)
 800074e:	4a28      	ldr	r2, [pc, #160]	@ (80007f0 <SystemInit+0x144>)
 8000750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000752:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <SystemInit+0x134>)
 8000754:	2200      	movs	r2, #0
 8000756:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000758:	4b21      	ldr	r3, [pc, #132]	@ (80007e0 <SystemInit+0x134>)
 800075a:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <SystemInit+0x144>)
 800075c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <SystemInit+0x134>)
 8000760:	2200      	movs	r2, #0
 8000762:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <SystemInit+0x134>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1d      	ldr	r2, [pc, #116]	@ (80007e0 <SystemInit+0x134>)
 800076a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800076e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000770:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <SystemInit+0x134>)
 8000772:	2200      	movs	r2, #0
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <SystemInit+0x148>)
 8000778:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800077a:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <SystemInit+0x148>)
 800077c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000780:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000782:	4b1d      	ldr	r3, [pc, #116]	@ (80007f8 <SystemInit+0x14c>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	4b1d      	ldr	r3, [pc, #116]	@ (80007fc <SystemInit+0x150>)
 8000788:	4013      	ands	r3, r2
 800078a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800078e:	d202      	bcs.n	8000796 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000790:	4b1b      	ldr	r3, [pc, #108]	@ (8000800 <SystemInit+0x154>)
 8000792:	2201      	movs	r2, #1
 8000794:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000796:	4b12      	ldr	r3, [pc, #72]	@ (80007e0 <SystemInit+0x134>)
 8000798:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800079c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d113      	bne.n	80007cc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	@ (80007e0 <SystemInit+0x134>)
 80007a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007aa:	4a0d      	ldr	r2, [pc, #52]	@ (80007e0 <SystemInit+0x134>)
 80007ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007b0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <SystemInit+0x158>)
 80007b6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ba:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007bc:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <SystemInit+0x134>)
 80007be:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007c2:	4a07      	ldr	r2, [pc, #28]	@ (80007e0 <SystemInit+0x134>)
 80007c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007c8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	e000ed00 	.word	0xe000ed00
 80007dc:	52002000 	.word	0x52002000
 80007e0:	58024400 	.word	0x58024400
 80007e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007e8:	02020200 	.word	0x02020200
 80007ec:	01ff0000 	.word	0x01ff0000
 80007f0:	01010280 	.word	0x01010280
 80007f4:	580000c0 	.word	0x580000c0
 80007f8:	5c001000 	.word	0x5c001000
 80007fc:	ffff0000 	.word	0xffff0000
 8000800:	51008108 	.word	0x51008108
 8000804:	52004000 	.word	0x52004000

08000808 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800080c:	4b09      	ldr	r3, [pc, #36]	@ (8000834 <ExitRun0Mode+0x2c>)
 800080e:	68db      	ldr	r3, [r3, #12]
 8000810:	4a08      	ldr	r2, [pc, #32]	@ (8000834 <ExitRun0Mode+0x2c>)
 8000812:	f023 0302 	bic.w	r3, r3, #2
 8000816:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000818:	bf00      	nop
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <ExitRun0Mode+0x2c>)
 800081c:	685b      	ldr	r3, [r3, #4]
 800081e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f9      	beq.n	800081a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000826:	bf00      	nop
 8000828:	bf00      	nop
 800082a:	46bd      	mov	sp, r7
 800082c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000830:	4770      	bx	lr
 8000832:	bf00      	nop
 8000834:	58024800 	.word	0x58024800

08000838 <avg_interleaved_block>:
// Helper: average one interleaved block: [CH6,CH5,CH6,CH5,...]
// base  : pointer to first sample in the block
// count : number of half-words in the block (must be even)
static inline void avg_interleaved_block(volatile  uint16_t *base, uint32_t count,
                                         uint16_t *avg_ch5, uint16_t *avg_ch6)
{
 8000838:	b480      	push	{r7}
 800083a:	b089      	sub	sp, #36	@ 0x24
 800083c:	af00      	add	r7, sp, #0
 800083e:	60f8      	str	r0, [r7, #12]
 8000840:	60b9      	str	r1, [r7, #8]
 8000842:	607a      	str	r2, [r7, #4]
 8000844:	603b      	str	r3, [r7, #0]
    uint32_t sum5 = 0, sum6 = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	61fb      	str	r3, [r7, #28]
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]
    // even = CH6, odd = CH5  (because Rank1=CH6, Rank2=CH5)
    for (uint32_t i = 0; i < count; i += 2) {
 800084e:	2300      	movs	r3, #0
 8000850:	617b      	str	r3, [r7, #20]
 8000852:	e017      	b.n	8000884 <avg_interleaved_block+0x4c>
        sum6 += base[i + 0];
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	68fa      	ldr	r2, [r7, #12]
 800085a:	4413      	add	r3, r2
 800085c:	881b      	ldrh	r3, [r3, #0]
 800085e:	b29b      	uxth	r3, r3
 8000860:	461a      	mov	r2, r3
 8000862:	69bb      	ldr	r3, [r7, #24]
 8000864:	4413      	add	r3, r2
 8000866:	61bb      	str	r3, [r7, #24]
        sum5 += base[i + 1];
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	3301      	adds	r3, #1
 800086c:	005b      	lsls	r3, r3, #1
 800086e:	68fa      	ldr	r2, [r7, #12]
 8000870:	4413      	add	r3, r2
 8000872:	881b      	ldrh	r3, [r3, #0]
 8000874:	b29b      	uxth	r3, r3
 8000876:	461a      	mov	r2, r3
 8000878:	69fb      	ldr	r3, [r7, #28]
 800087a:	4413      	add	r3, r2
 800087c:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < count; i += 2) {
 800087e:	697b      	ldr	r3, [r7, #20]
 8000880:	3302      	adds	r3, #2
 8000882:	617b      	str	r3, [r7, #20]
 8000884:	697a      	ldr	r2, [r7, #20]
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	429a      	cmp	r2, r3
 800088a:	d3e3      	bcc.n	8000854 <avg_interleaved_block+0x1c>
    }
    uint32_t pairs = count >> 1;      // count/2 samples per channel
 800088c:	68bb      	ldr	r3, [r7, #8]
 800088e:	085b      	lsrs	r3, r3, #1
 8000890:	613b      	str	r3, [r7, #16]
    *avg_ch5 = (uint16_t)(sum5 / pairs);
 8000892:	69fa      	ldr	r2, [r7, #28]
 8000894:	693b      	ldr	r3, [r7, #16]
 8000896:	fbb2 f3f3 	udiv	r3, r2, r3
 800089a:	b29a      	uxth	r2, r3
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	801a      	strh	r2, [r3, #0]
    *avg_ch6 = (uint16_t)(sum6 / pairs);
 80008a0:	69ba      	ldr	r2, [r7, #24]
 80008a2:	693b      	ldr	r3, [r7, #16]
 80008a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a8:	b29a      	uxth	r2, r3
 80008aa:	683b      	ldr	r3, [r7, #0]
 80008ac:	801a      	strh	r2, [r3, #0]
}
 80008ae:	bf00      	nop
 80008b0:	3724      	adds	r7, #36	@ 0x24
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
	...

080008bc <HAL_ADC_ConvCpltCallback>:
{
    /* CM7 D-cache: invalidate before CPU reads the DMA-updated buffer */
    SCB_InvalidateDCache_by_Addr((uint32_t*)adc_buf, sizeof(adc_buf));
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a07      	ldr	r2, [pc, #28]	@ (80008e8 <HAL_ADC_ConvCpltCallback+0x2c>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d105      	bne.n	80008da <HAL_ADC_ConvCpltCallback+0x1e>

		      ch_pair_full_ready = 1;   // full 512 samples/channel now ready
 80008ce:	4b07      	ldr	r3, [pc, #28]	@ (80008ec <HAL_ADC_ConvCpltCallback+0x30>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	701a      	strb	r2, [r3, #0]
		      full_ready = 1;
 80008d4:	4b06      	ldr	r3, [pc, #24]	@ (80008f0 <HAL_ADC_ConvCpltCallback+0x34>)
 80008d6:	2201      	movs	r2, #1
 80008d8:	701a      	strb	r2, [r3, #0]
	    }

}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	40022000 	.word	0x40022000
 80008ec:	24000a81 	.word	0x24000a81
 80008f0:	24000a87 	.word	0x24000a87

080008f4 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 80008f4:	b480      	push	{r7}
 80008f6:	b083      	sub	sp, #12
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]

	  if (hadc->Instance == ADC1) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a07      	ldr	r2, [pc, #28]	@ (8000920 <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d105      	bne.n	8000912 <HAL_ADC_ConvHalfCpltCallback+0x1e>

		    ch_pair_half_ready = 1;   // you now have the first 256 samples/channel
 8000906:	4b07      	ldr	r3, [pc, #28]	@ (8000924 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8000908:	2201      	movs	r2, #1
 800090a:	701a      	strb	r2, [r3, #0]
		 		     half_ready = 1;
 800090c:	4b06      	ldr	r3, [pc, #24]	@ (8000928 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 800090e:	2201      	movs	r2, #1
 8000910:	701a      	strb	r2, [r3, #0]

	    }

}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40022000 	.word	0x40022000
 8000924:	24000a80 	.word	0x24000a80
 8000928:	24000a86 	.word	0x24000a86

0800092c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000932:	f000 ff77 	bl	8001824 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000936:	f000 f89d 	bl	8000a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_DMA_Init();
 800093a:	f000 f98d 	bl	8000c58 <MX_DMA_Init>
  MX_GPIO_Init();
 800093e:	f000 faaf 	bl	8000ea0 <MX_GPIO_Init>
  MX_MDMA_Init();
 8000942:	f000 f9a9 	bl	8000c98 <MX_MDMA_Init>
  MX_ADC1_Init();
 8000946:	f000 f907 	bl	8000b58 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800094a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a44 <main+0x118>)
 800094c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000950:	4a3c      	ldr	r2, [pc, #240]	@ (8000a44 <main+0x118>)
 8000952:	f043 0302 	orr.w	r3, r3, #2
 8000956:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800095a:	4b3a      	ldr	r3, [pc, #232]	@ (8000a44 <main+0x118>)
 800095c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000960:	f003 0302 	and.w	r3, r3, #2
 8000964:	607b      	str	r3, [r7, #4]
 8000966:	687b      	ldr	r3, [r7, #4]
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_OPEN);
 8000968:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 800096c:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000970:	f000 fff6 	bl	8001960 <HAL_SYSCFG_AnalogSwitchConfig>

  ADC1_Status = HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 8000974:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000978:	2100      	movs	r1, #0
 800097a:	4833      	ldr	r0, [pc, #204]	@ (8000a48 <main+0x11c>)
 800097c:	f002 fa62 	bl	8002e44 <HAL_ADCEx_Calibration_Start>
 8000980:	4603      	mov	r3, r0
 8000982:	461a      	mov	r2, r3
 8000984:	4b31      	ldr	r3, [pc, #196]	@ (8000a4c <main+0x120>)
 8000986:	701a      	strb	r2, [r3, #0]

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 1024) != HAL_OK) {
 8000988:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800098c:	4930      	ldr	r1, [pc, #192]	@ (8000a50 <main+0x124>)
 800098e:	482e      	ldr	r0, [pc, #184]	@ (8000a48 <main+0x11c>)
 8000990:	f001 fbde 	bl	8002150 <HAL_ADC_Start_DMA>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	d001      	beq.n	800099e <main+0x72>
      Error_Handler();
 800099a:	f000 fb3d 	bl	8001018 <Error_Handler>
  }

  HAL_MDMA_Start_IT(&hmdma_mdma_channel0_dma1_stream0_tc_0,
 800099e:	492c      	ldr	r1, [pc, #176]	@ (8000a50 <main+0x124>)
 80009a0:	4a2c      	ldr	r2, [pc, #176]	@ (8000a54 <main+0x128>)
 80009a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2302      	movs	r3, #2
 80009aa:	482b      	ldr	r0, [pc, #172]	@ (8000a58 <main+0x12c>)
 80009ac:	f005 f962 	bl	8005c74 <HAL_MDMA_Start_IT>


  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 80009b0:	2000      	movs	r0, #0
 80009b2:	f000 fd35 	bl	8001420 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80009b6:	2001      	movs	r0, #1
 80009b8:	f000 fd32 	bl	8001420 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80009bc:	2002      	movs	r0, #2
 80009be:	f000 fd2f 	bl	8001420 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80009c2:	2101      	movs	r1, #1
 80009c4:	2000      	movs	r0, #0
 80009c6:	f000 fdcb 	bl	8001560 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80009ca:	4b24      	ldr	r3, [pc, #144]	@ (8000a5c <main+0x130>)
 80009cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009d0:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80009d2:	4b22      	ldr	r3, [pc, #136]	@ (8000a5c <main+0x130>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80009d8:	4b20      	ldr	r3, [pc, #128]	@ (8000a5c <main+0x130>)
 80009da:	2200      	movs	r2, #0
 80009dc:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80009de:	4b1f      	ldr	r3, [pc, #124]	@ (8000a5c <main+0x130>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80009e4:	4b1d      	ldr	r3, [pc, #116]	@ (8000a5c <main+0x130>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80009ea:	491c      	ldr	r1, [pc, #112]	@ (8000a5c <main+0x130>)
 80009ec:	2000      	movs	r0, #0
 80009ee:	f000 fe3b 	bl	8001668 <BSP_COM_Init>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <main+0xd0>
  {
    Error_Handler();
 80009f8:	f000 fb0e 	bl	8001018 <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 80009fc:	4818      	ldr	r0, [pc, #96]	@ (8000a60 <main+0x134>)
 80009fe:	f00a fa87 	bl	800af10 <iprintf>
  /* -- Sample board code to switch on leds ---- */
  BSP_LED_On(LED_GREEN);
 8000a02:	2000      	movs	r0, #0
 8000a04:	f000 fd82 	bl	800150c <BSP_LED_On>
  BSP_LED_On(LED_YELLOW);
 8000a08:	2001      	movs	r0, #1
 8000a0a:	f000 fd7f 	bl	800150c <BSP_LED_On>
  BSP_LED_On(LED_RED);
 8000a0e:	2002      	movs	r0, #2
 8000a10:	f000 fd7c 	bl	800150c <BSP_LED_On>
    /* USER CODE BEGIN 3 */




	   if (half_ready) {
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <main+0x138>)
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d009      	beq.n	8000a32 <main+0x106>
			  // First half: adc_buf[0 .. (ADC_BUF_LEN/2 - 1)]
				 		     avg_interleaved_block(&adc_buf[0], ADC_BUF_LEN/2,
 8000a1e:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <main+0x13c>)
 8000a20:	4a12      	ldr	r2, [pc, #72]	@ (8000a6c <main+0x140>)
 8000a22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a26:	480a      	ldr	r0, [pc, #40]	@ (8000a50 <main+0x124>)
 8000a28:	f7ff ff06 	bl	8000838 <avg_interleaved_block>
				 		                           (uint16_t*)&ch5_avg_half, (uint16_t*)&ch6_avg_half);
	       half_ready = 0;
 8000a2c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a64 <main+0x138>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	701a      	strb	r2, [r3, #0]
	       // ch5_avg_half / ch6_avg_half contain averages of the last half-buffer
	       // ...use or print them...
	   }

	   if (full_ready) {
 8000a32:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <main+0x144>)
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d0eb      	beq.n	8000a14 <main+0xe8>
//			     	     avg_interleaved_block(&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN/2, &b5, &b6);
//			     	     ch5_avg_full = (uint16_t)(((uint32_t)a5 + b5) / 2u);
//			     	     ch6_avg_full = (uint16_t)(((uint32_t)a6 + b6) / 2u);


	       full_ready = 0;
 8000a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a70 <main+0x144>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	701a      	strb	r2, [r3, #0]
	   if (half_ready) {
 8000a42:	e7e7      	b.n	8000a14 <main+0xe8>
 8000a44:	58024400 	.word	0x58024400
 8000a48:	240000d0 	.word	0x240000d0
 8000a4c:	240012a0 	.word	0x240012a0
 8000a50:	24000aa0 	.word	0x24000aa0
 8000a54:	24000680 	.word	0x24000680
 8000a58:	240001ac 	.word	0x240001ac
 8000a5c:	240000bc 	.word	0x240000bc
 8000a60:	0800bc00 	.word	0x0800bc00
 8000a64:	24000a86 	.word	0x24000a86
 8000a68:	24000a84 	.word	0x24000a84
 8000a6c:	24000a82 	.word	0x24000a82
 8000a70:	24000a87 	.word	0x24000a87

08000a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b09c      	sub	sp, #112	@ 0x70
 8000a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a7e:	224c      	movs	r2, #76	@ 0x4c
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f00a fa99 	bl	800afba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2220      	movs	r2, #32
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f00a fa93 	bl	800afba <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000a94:	2004      	movs	r0, #4
 8000a96:	f005 fbcb 	bl	8006230 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	603b      	str	r3, [r7, #0]
 8000a9e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b4c <SystemClock_Config+0xd8>)
 8000aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8000b4c <SystemClock_Config+0xd8>)
 8000aa4:	f023 0301 	bic.w	r3, r3, #1
 8000aa8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000aaa:	4b28      	ldr	r3, [pc, #160]	@ (8000b4c <SystemClock_Config+0xd8>)
 8000aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	603b      	str	r3, [r7, #0]
 8000ab4:	4b26      	ldr	r3, [pc, #152]	@ (8000b50 <SystemClock_Config+0xdc>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000abc:	4a24      	ldr	r2, [pc, #144]	@ (8000b50 <SystemClock_Config+0xdc>)
 8000abe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ac2:	6193      	str	r3, [r2, #24]
 8000ac4:	4b22      	ldr	r3, [pc, #136]	@ (8000b50 <SystemClock_Config+0xdc>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000acc:	603b      	str	r3, [r7, #0]
 8000ace:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000ad0:	bf00      	nop
 8000ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <SystemClock_Config+0xdc>)
 8000ad4:	699b      	ldr	r3, [r3, #24]
 8000ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ada:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000ade:	d1f8      	bne.n	8000ad2 <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 8000ae0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b54 <SystemClock_Config+0xe0>)
 8000ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ae4:	4a1b      	ldr	r2, [pc, #108]	@ (8000b54 <SystemClock_Config+0xe0>)
 8000ae6:	f023 0303 	bic.w	r3, r3, #3
 8000aea:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aec:	2302      	movs	r3, #2
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000af0:	2301      	movs	r3, #1
 8000af2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000af4:	2340      	movs	r3, #64	@ 0x40
 8000af6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000af8:	2300      	movs	r3, #0
 8000afa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000afc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b00:	4618      	mov	r0, r3
 8000b02:	f005 fbef 	bl	80062e4 <HAL_RCC_OscConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000b0c:	f000 fa84 	bl	8001018 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b10:	233f      	movs	r3, #63	@ 0x3f
 8000b12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b14:	2300      	movs	r3, #0
 8000b16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000b20:	2300      	movs	r3, #0
 8000b22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b30:	1d3b      	adds	r3, r7, #4
 8000b32:	2101      	movs	r1, #1
 8000b34:	4618      	mov	r0, r3
 8000b36:	f006 f82f 	bl	8006b98 <HAL_RCC_ClockConfig>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d001      	beq.n	8000b44 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8000b40:	f000 fa6a 	bl	8001018 <Error_Handler>
  }
}
 8000b44:	bf00      	nop
 8000b46:	3770      	adds	r7, #112	@ 0x70
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	58000400 	.word	0x58000400
 8000b50:	58024800 	.word	0x58024800
 8000b54:	58024400 	.word	0x58024400

08000b58 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08a      	sub	sp, #40	@ 0x28
 8000b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b5e:	f107 031c 	add.w	r3, r7, #28
 8000b62:	2200      	movs	r2, #0
 8000b64:	601a      	str	r2, [r3, #0]
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b6a:	463b      	mov	r3, r7
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	601a      	str	r2, [r3, #0]
 8000b70:	605a      	str	r2, [r3, #4]
 8000b72:	609a      	str	r2, [r3, #8]
 8000b74:	60da      	str	r2, [r3, #12]
 8000b76:	611a      	str	r2, [r3, #16]
 8000b78:	615a      	str	r2, [r3, #20]
 8000b7a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b7c:	4b32      	ldr	r3, [pc, #200]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000b7e:	4a33      	ldr	r2, [pc, #204]	@ (8000c4c <MX_ADC1_Init+0xf4>)
 8000b80:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000b82:	4b31      	ldr	r3, [pc, #196]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000b84:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000b88:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000b8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b90:	4b2d      	ldr	r3, [pc, #180]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000b92:	2201      	movs	r2, #1
 8000b94:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000b96:	4b2c      	ldr	r3, [pc, #176]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000b98:	2208      	movs	r2, #8
 8000b9a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ba2:	4b29      	ldr	r3, [pc, #164]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 2;
 8000ba8:	4b27      	ldr	r3, [pc, #156]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000baa:	2202      	movs	r2, #2
 8000bac:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bae:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bb4:	4b24      	ldr	r3, [pc, #144]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bba:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8000bc0:	4b21      	ldr	r3, [pc, #132]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bc2:	2203      	movs	r2, #3
 8000bc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bc6:	4b20      	ldr	r3, [pc, #128]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000bda:	4b1b      	ldr	r3, [pc, #108]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000be0:	4819      	ldr	r0, [pc, #100]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000be2:	f001 f913 	bl	8001e0c <HAL_ADC_Init>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000bec:	f000 fa14 	bl	8001018 <Error_Handler>
//    Error_Handler();
//  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000bf0:	4b17      	ldr	r3, [pc, #92]	@ (8000c50 <MX_ADC1_Init+0xf8>)
 8000bf2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bf4:	2306      	movs	r3, #6
 8000bf6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bfc:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000c00:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c02:	2304      	movs	r3, #4
 8000c04:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c0e:	463b      	mov	r3, r7
 8000c10:	4619      	mov	r1, r3
 8000c12:	480d      	ldr	r0, [pc, #52]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000c14:	f001 fb6a 	bl	80022ec <HAL_ADC_ConfigChannel>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8000c1e:	f000 f9fb 	bl	8001018 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000c22:	4b0c      	ldr	r3, [pc, #48]	@ (8000c54 <MX_ADC1_Init+0xfc>)
 8000c24:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000c26:	230c      	movs	r3, #12
 8000c28:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4806      	ldr	r0, [pc, #24]	@ (8000c48 <MX_ADC1_Init+0xf0>)
 8000c30:	f001 fb5c 	bl	80022ec <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000c3a:	f000 f9ed 	bl	8001018 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	3728      	adds	r7, #40	@ 0x28
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	240000d0 	.word	0x240000d0
 8000c4c:	40022000 	.word	0x40022000
 8000c50:	2a000400 	.word	0x2a000400
 8000c54:	43210000 	.word	0x43210000

08000c58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8000c94 <MX_DMA_Init+0x3c>)
 8000c60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c64:	4a0b      	ldr	r2, [pc, #44]	@ (8000c94 <MX_DMA_Init+0x3c>)
 8000c66:	f043 0301 	orr.w	r3, r3, #1
 8000c6a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000c6e:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <MX_DMA_Init+0x3c>)
 8000c70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000c74:	f003 0301 	and.w	r3, r3, #1
 8000c78:	607b      	str	r3, [r7, #4]
 8000c7a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2100      	movs	r1, #0
 8000c80:	200b      	movs	r0, #11
 8000c82:	f002 fa1e 	bl	80030c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000c86:	200b      	movs	r0, #11
 8000c88:	f002 fa35 	bl	80030f6 <HAL_NVIC_EnableIRQ>

}
 8000c8c:	bf00      	nop
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	58024400 	.word	0x58024400

08000c98 <MX_MDMA_Init>:
  *   hmdma_mdma_channel0_dma1_stream0_tc_0
  *   node_mdma_channel0_dma1_stream0_tc_1
  *   node_mdma_channel0_dma1_stream0_tc_2
  */
static void MX_MDMA_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b096      	sub	sp, #88	@ 0x58
 8000c9c:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 8000c9e:	4b78      	ldr	r3, [pc, #480]	@ (8000e80 <MX_MDMA_Init+0x1e8>)
 8000ca0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000ca4:	4a76      	ldr	r2, [pc, #472]	@ (8000e80 <MX_MDMA_Init+0x1e8>)
 8000ca6:	f043 0301 	orr.w	r3, r3, #1
 8000caa:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8000cae:	4b74      	ldr	r3, [pc, #464]	@ (8000e80 <MX_MDMA_Init+0x1e8>)
 8000cb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000cb4:	f003 0301 	and.w	r3, r3, #1
 8000cb8:	607b      	str	r3, [r7, #4]
 8000cba:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 8000cbc:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cbe:	4a72      	ldr	r2, [pc, #456]	@ (8000e88 <MX_MDMA_Init+0x1f0>)
 8000cc0:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000cc2:	4b70      	ldr	r3, [pc, #448]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000cc8:	4b6e      	ldr	r3, [pc, #440]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cca:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8000cce:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 8000cd0:	4b6c      	ldr	r3, [pc, #432]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000cd6:	4b6b      	ldr	r3, [pc, #428]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000cdc:	4b69      	ldr	r3, [pc, #420]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cde:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8000ce2:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000ce4:	4b67      	ldr	r3, [pc, #412]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000ce6:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8000cea:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000cec:	4b65      	ldr	r3, [pc, #404]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cee:	2210      	movs	r2, #16
 8000cf0:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000cf2:	4b64      	ldr	r3, [pc, #400]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cf4:	2240      	movs	r2, #64	@ 0x40
 8000cf6:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000cf8:	4b62      	ldr	r3, [pc, #392]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 512;
 8000cfe:	4b61      	ldr	r3, [pc, #388]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d04:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_8BEATS;
 8000d06:	4b5f      	ldr	r3, [pc, #380]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d08:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8000d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_DEST_BURST_8BEATS;
 8000d0e:	4b5d      	ldr	r3, [pc, #372]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d10:	f44f 32c0 	mov.w	r2, #98304	@ 0x18000
 8000d14:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 8000d16:	4b5b      	ldr	r3, [pc, #364]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d18:	2202      	movs	r2, #2
 8000d1a:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 8000d1c:	4b59      	ldr	r3, [pc, #356]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000d22:	4858      	ldr	r0, [pc, #352]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d24:	f004 fd25 	bl	8005772 <HAL_MDMA_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_MDMA_Init+0x9a>
  {
    Error_Handler();
 8000d2e:	f000 f973 	bl	8001018 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	4853      	ldr	r0, [pc, #332]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000d38:	f004 fd67 	bl	800580a <HAL_MDMA_ConfigPostRequestMask>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_MDMA_Init+0xae>
  {
    Error_Handler();
 8000d42:	f000 f969 	bl	8001018 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000d46:	2300      	movs	r3, #0
 8000d48:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000d4a:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000d4e:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000d50:	2300      	movs	r3, #0
 8000d52:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000d58:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000d5c:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000d5e:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000d62:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000d64:	2310      	movs	r3, #16
 8000d66:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000d68:	2340      	movs	r3, #64	@ 0x40
 8000d6a:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000d70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_8BEATS;
 8000d76:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d7a:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_8BEATS;
 8000d7c:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 8000d80:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000d82:	2302      	movs	r3, #2
 8000d84:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000d86:	2300      	movs	r3, #0
 8000d88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000d92:	4b3e      	ldr	r3, [pc, #248]	@ (8000e8c <MX_MDMA_Init+0x1f4>)
 8000d94:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_buf;
 8000d96:	4b3e      	ldr	r3, [pc, #248]	@ (8000e90 <MX_MDMA_Init+0x1f8>)
 8000d98:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000d9a:	2302      	movs	r3, #2
 8000d9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000d9e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000da2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 8000da4:	f107 0308 	add.w	r3, r7, #8
 8000da8:	4619      	mov	r1, r3
 8000daa:	483a      	ldr	r0, [pc, #232]	@ (8000e94 <MX_MDMA_Init+0x1fc>)
 8000dac:	f004 fd7f 	bl	80058ae <HAL_MDMA_LinkedList_CreateNode>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <MX_MDMA_Init+0x122>
  {
    Error_Handler();
 8000db6:	f000 f92f 	bl	8001018 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4935      	ldr	r1, [pc, #212]	@ (8000e94 <MX_MDMA_Init+0x1fc>)
 8000dbe:	4831      	ldr	r0, [pc, #196]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000dc0:	f004 fe51 	bl	8005a66 <HAL_MDMA_LinkedList_AddNode>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <MX_MDMA_Init+0x136>
  {
    Error_Handler();
 8000dca:	f000 f925 	bl	8001018 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_FULL_TRANSFER;
 8000dd2:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8000dd6:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 8000de0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8000de4:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8000de6:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8000dea:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8000dec:	2310      	movs	r3, #16
 8000dee:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8000df0:	2340      	movs	r3, #64	@ 0x40
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8000df8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_8BEATS;
 8000dfe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000e02:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_8BEATS;
 8000e04:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 8000e08:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8000e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e8c <MX_MDMA_Init+0x1f4>)
 8000e1c:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_buf;
 8000e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e98 <MX_MDMA_Init+0x200>)
 8000e20:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 2;
 8000e22:	2302      	movs	r3, #2
 8000e24:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8000e26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8000e2c:	f107 0308 	add.w	r3, r7, #8
 8000e30:	4619      	mov	r1, r3
 8000e32:	481a      	ldr	r0, [pc, #104]	@ (8000e9c <MX_MDMA_Init+0x204>)
 8000e34:	f004 fd3b 	bl	80058ae <HAL_MDMA_LinkedList_CreateNode>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d001      	beq.n	8000e42 <MX_MDMA_Init+0x1aa>
  {
    Error_Handler();
 8000e3e:	f000 f8eb 	bl	8001018 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 8000e42:	2200      	movs	r2, #0
 8000e44:	4915      	ldr	r1, [pc, #84]	@ (8000e9c <MX_MDMA_Init+0x204>)
 8000e46:	480f      	ldr	r0, [pc, #60]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000e48:	f004 fe0d 	bl	8005a66 <HAL_MDMA_LinkedList_AddNode>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_MDMA_Init+0x1be>
  {
    Error_Handler();
 8000e52:	f000 f8e1 	bl	8001018 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8000e56:	480b      	ldr	r0, [pc, #44]	@ (8000e84 <MX_MDMA_Init+0x1ec>)
 8000e58:	f004 fec9 	bl	8005bee <HAL_MDMA_LinkedList_EnableCircularMode>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_MDMA_Init+0x1ce>
  {
    Error_Handler();
 8000e62:	f000 f8d9 	bl	8001018 <Error_Handler>
  }

  /* MDMA interrupt initialization */
  /* MDMA_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MDMA_IRQn, 0, 0);
 8000e66:	2200      	movs	r2, #0
 8000e68:	2100      	movs	r1, #0
 8000e6a:	207a      	movs	r0, #122	@ 0x7a
 8000e6c:	f002 f929 	bl	80030c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(MDMA_IRQn);
 8000e70:	207a      	movs	r0, #122	@ 0x7a
 8000e72:	f002 f940 	bl	80030f6 <HAL_NVIC_EnableIRQ>

}
 8000e76:	bf00      	nop
 8000e78:	3758      	adds	r7, #88	@ 0x58
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	58024400 	.word	0x58024400
 8000e84:	240001ac 	.word	0x240001ac
 8000e88:	52000040 	.word	0x52000040
 8000e8c:	24000aa0 	.word	0x24000aa0
 8000e90:	24000680 	.word	0x24000680
 8000e94:	24000218 	.word	0x24000218
 8000e98:	24000280 	.word	0x24000280
 8000e9c:	24000240 	.word	0x24000240

08000ea0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08a      	sub	sp, #40	@ 0x28
 8000ea4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	605a      	str	r2, [r3, #4]
 8000eb0:	609a      	str	r2, [r3, #8]
 8000eb2:	60da      	str	r2, [r3, #12]
 8000eb4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eb6:	4b49      	ldr	r3, [pc, #292]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000eb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ebc:	4a47      	ldr	r2, [pc, #284]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000ebe:	f043 0304 	orr.w	r3, r3, #4
 8000ec2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ec6:	4b45      	ldr	r3, [pc, #276]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000ec8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ecc:	f003 0304 	and.w	r3, r3, #4
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed4:	4b41      	ldr	r3, [pc, #260]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000ed6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eda:	4a40      	ldr	r2, [pc, #256]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000edc:	f043 0301 	orr.w	r3, r3, #1
 8000ee0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee4:	4b3d      	ldr	r3, [pc, #244]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000ee6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eea:	f003 0301 	and.w	r3, r3, #1
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef2:	4b3a      	ldr	r3, [pc, #232]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000ef4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ef8:	4a38      	ldr	r2, [pc, #224]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000efa:	f043 0302 	orr.w	r3, r3, #2
 8000efe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f02:	4b36      	ldr	r3, [pc, #216]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f08:	f003 0302 	and.w	r3, r3, #2
 8000f0c:	60bb      	str	r3, [r7, #8]
 8000f0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f10:	4b32      	ldr	r3, [pc, #200]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000f12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f16:	4a31      	ldr	r2, [pc, #196]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000f18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f1c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f20:	4b2e      	ldr	r3, [pc, #184]	@ (8000fdc <MX_GPIO_Init+0x13c>)
 8000f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f2a:	607b      	str	r3, [r7, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PC1 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000f2e:	2332      	movs	r3, #50	@ 0x32
 8000f30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f32:	2302      	movs	r3, #2
 8000f34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f3e:	230b      	movs	r3, #11
 8000f40:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	4619      	mov	r1, r3
 8000f48:	4825      	ldr	r0, [pc, #148]	@ (8000fe0 <MX_GPIO_Init+0x140>)
 8000f4a:	f004 fa49 	bl	80053e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000f4e:	2386      	movs	r3, #134	@ 0x86
 8000f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f52:	2302      	movs	r3, #2
 8000f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f5e:	230b      	movs	r3, #11
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f62:	f107 0314 	add.w	r3, r7, #20
 8000f66:	4619      	mov	r1, r3
 8000f68:	481e      	ldr	r0, [pc, #120]	@ (8000fe4 <MX_GPIO_Init+0x144>)
 8000f6a:	f004 fa39 	bl	80053e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f74:	2302      	movs	r3, #2
 8000f76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000f80:	230b      	movs	r3, #11
 8000f82:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f84:	f107 0314 	add.w	r3, r7, #20
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4817      	ldr	r0, [pc, #92]	@ (8000fe8 <MX_GPIO_Init+0x148>)
 8000f8c:	f004 fa28 	bl	80053e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000f90:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8000f94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f96:	2302      	movs	r3, #2
 8000f98:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000fa2:	230a      	movs	r3, #10
 8000fa4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa6:	f107 0314 	add.w	r3, r7, #20
 8000faa:	4619      	mov	r1, r3
 8000fac:	480d      	ldr	r0, [pc, #52]	@ (8000fe4 <MX_GPIO_Init+0x144>)
 8000fae:	f004 fa17 	bl	80053e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG11 PG13 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000fb2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000fb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000fc4:	230b      	movs	r3, #11
 8000fc6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000fc8:	f107 0314 	add.w	r3, r7, #20
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4807      	ldr	r0, [pc, #28]	@ (8000fec <MX_GPIO_Init+0x14c>)
 8000fd0:	f004 fa06 	bl	80053e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fd4:	bf00      	nop
 8000fd6:	3728      	adds	r7, #40	@ 0x28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	58024400 	.word	0x58024400
 8000fe0:	58020800 	.word	0x58020800
 8000fe4:	58020000 	.word	0x58020000
 8000fe8:	58020400 	.word	0x58020400
 8000fec:	58021800 	.word	0x58021800

08000ff0 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b083      	sub	sp, #12
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d102      	bne.n	8001006 <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8001000:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <BSP_PB_Callback+0x24>)
 8001002:	2201      	movs	r2, #1
 8001004:	601a      	str	r2, [r3, #0]
  }
}
 8001006:	bf00      	nop
 8001008:	370c      	adds	r7, #12
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	240000cc 	.word	0x240000cc

08001018 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800101c:	b672      	cpsid	i
}
 800101e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <Error_Handler+0x8>

08001024 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102a:	4b0a      	ldr	r3, [pc, #40]	@ (8001054 <HAL_MspInit+0x30>)
 800102c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001030:	4a08      	ldr	r2, [pc, #32]	@ (8001054 <HAL_MspInit+0x30>)
 8001032:	f043 0302 	orr.w	r3, r3, #2
 8001036:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800103a:	4b06      	ldr	r3, [pc, #24]	@ (8001054 <HAL_MspInit+0x30>)
 800103c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	607b      	str	r3, [r7, #4]
 8001046:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	58024400 	.word	0x58024400

08001058 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b0bc      	sub	sp, #240	@ 0xf0
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001070:	f107 0318 	add.w	r3, r7, #24
 8001074:	22c0      	movs	r2, #192	@ 0xc0
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f009 ff9e 	bl	800afba <memset>
  if(hadc->Instance==ADC1)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a53      	ldr	r2, [pc, #332]	@ (80011d0 <HAL_ADC_MspInit+0x178>)
 8001084:	4293      	cmp	r3, r2
 8001086:	f040 809e 	bne.w	80011c6 <HAL_ADC_MspInit+0x16e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800108a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800108e:	f04f 0300 	mov.w	r3, #0
 8001092:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001096:	2304      	movs	r3, #4
 8001098:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 800109a:	230a      	movs	r3, #10
 800109c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800109e:	2302      	movs	r3, #2
 80010a0:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 80010a2:	2302      	movs	r3, #2
 80010a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 80010a6:	2302      	movs	r3, #2
 80010a8:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 80010aa:	23c0      	movs	r3, #192	@ 0xc0
 80010ac:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80010ae:	2320      	movs	r3, #32
 80010b0:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80010b6:	2300      	movs	r3, #0
 80010b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010bc:	f107 0318 	add.w	r3, r7, #24
 80010c0:	4618      	mov	r0, r3
 80010c2:	f006 f8f5 	bl	80072b0 <HAL_RCCEx_PeriphCLKConfig>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d001      	beq.n	80010d0 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80010cc:	f7ff ffa4 	bl	8001018 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80010d0:	4b40      	ldr	r3, [pc, #256]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010d6:	4a3f      	ldr	r2, [pc, #252]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010d8:	f043 0320 	orr.w	r3, r3, #32
 80010dc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80010e0:	4b3c      	ldr	r3, [pc, #240]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80010e6:	f003 0320 	and.w	r3, r3, #32
 80010ea:	617b      	str	r3, [r7, #20]
 80010ec:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010ee:	4b39      	ldr	r3, [pc, #228]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80010f4:	4a37      	ldr	r2, [pc, #220]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80010fe:	4b35      	ldr	r3, [pc, #212]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001104:	f003 0304 	and.w	r3, r3, #4
 8001108:	613b      	str	r3, [r7, #16]
 800110a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800110c:	4b31      	ldr	r3, [pc, #196]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 800110e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001112:	4a30      	ldr	r2, [pc, #192]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 8001114:	f043 0301 	orr.w	r3, r3, #1
 8001118:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800111c:	4b2d      	ldr	r3, [pc, #180]	@ (80011d4 <HAL_ADC_MspInit+0x17c>)
 800111e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800112a:	2301      	movs	r3, #1
 800112c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001130:	2303      	movs	r3, #3
 8001132:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001136:	2300      	movs	r3, #0
 8001138:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800113c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001140:	4619      	mov	r1, r3
 8001142:	4825      	ldr	r0, [pc, #148]	@ (80011d8 <HAL_ADC_MspInit+0x180>)
 8001144:	f004 f94c 	bl	80053e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001148:	2301      	movs	r3, #1
 800114a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800114e:	2303      	movs	r3, #3
 8001150:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001154:	2300      	movs	r3, #0
 8001156:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800115e:	4619      	mov	r1, r3
 8001160:	481e      	ldr	r0, [pc, #120]	@ (80011dc <HAL_ADC_MspInit+0x184>)
 8001162:	f004 f93d 	bl	80053e0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 8001166:	4b1e      	ldr	r3, [pc, #120]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 8001168:	4a1e      	ldr	r2, [pc, #120]	@ (80011e4 <HAL_ADC_MspInit+0x18c>)
 800116a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800116c:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 800116e:	2209      	movs	r2, #9
 8001170:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001172:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 8001174:	2200      	movs	r2, #0
 8001176:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001178:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 800117a:	2200      	movs	r2, #0
 800117c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800117e:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 8001180:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001184:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001186:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 8001188:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800118c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118e:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 8001190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001194:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001196:	4b12      	ldr	r3, [pc, #72]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 8001198:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800119c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800119e:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011a4:	4b0e      	ldr	r3, [pc, #56]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011aa:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 80011ac:	f001 ffd0 	bl	8003150 <HAL_DMA_Init>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <HAL_ADC_MspInit+0x162>
    {
      Error_Handler();
 80011b6:	f7ff ff2f 	bl	8001018 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a08      	ldr	r2, [pc, #32]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 80011be:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011c0:	4a07      	ldr	r2, [pc, #28]	@ (80011e0 <HAL_ADC_MspInit+0x188>)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80011c6:	bf00      	nop
 80011c8:	37f0      	adds	r7, #240	@ 0xf0
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40022000 	.word	0x40022000
 80011d4:	58024400 	.word	0x58024400
 80011d8:	58020800 	.word	0x58020800
 80011dc:	58020000 	.word	0x58020000
 80011e0:	24000134 	.word	0x24000134
 80011e4:	40020010 	.word	0x40020010

080011e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <NMI_Handler+0x4>

080011f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <HardFault_Handler+0x4>

080011f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <MemManage_Handler+0x4>

08001200 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <BusFault_Handler+0x4>

08001208 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <UsageFault_Handler+0x4>

08001210 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800121e:	b480      	push	{r7}
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800123e:	f000 fb63 	bl	8001908 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001242:	bf00      	nop
 8001244:	bd80      	pop	{r7, pc}
	...

08001248 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <DMA1_Stream0_IRQHandler+0x10>)
 800124e:	f002 fd45 	bl	8003cdc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	24000134 	.word	0x24000134

0800125c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8001260:	2000      	movs	r0, #0
 8001262:	f000 f9ef 	bl	8001644 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
	...

0800126c <MDMA_IRQHandler>:

/**
  * @brief This function handles MDMA global interrupt.
  */
void MDMA_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MDMA_IRQn 0 */

  /* USER CODE END MDMA_IRQn 0 */
  HAL_MDMA_IRQHandler(&hmdma_mdma_channel0_dma1_stream0_tc_0);
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <MDMA_IRQHandler+0x10>)
 8001272:	f004 fd81 	bl	8005d78 <HAL_MDMA_IRQHandler>
  /* USER CODE BEGIN MDMA_IRQn 1 */

  /* USER CODE END MDMA_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	240001ac 	.word	0x240001ac

08001280 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	e00a      	b.n	80012a8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001292:	f3af 8000 	nop.w
 8001296:	4601      	mov	r1, r0
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	1c5a      	adds	r2, r3, #1
 800129c:	60ba      	str	r2, [r7, #8]
 800129e:	b2ca      	uxtb	r2, r1
 80012a0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	3301      	adds	r3, #1
 80012a6:	617b      	str	r3, [r7, #20]
 80012a8:	697a      	ldr	r2, [r7, #20]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	429a      	cmp	r2, r3
 80012ae:	dbf0      	blt.n	8001292 <_read+0x12>
  }

  return len;
 80012b0:	687b      	ldr	r3, [r7, #4]
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3718      	adds	r7, #24
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}

080012ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	b086      	sub	sp, #24
 80012be:	af00      	add	r7, sp, #0
 80012c0:	60f8      	str	r0, [r7, #12]
 80012c2:	60b9      	str	r1, [r7, #8]
 80012c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	617b      	str	r3, [r7, #20]
 80012ca:	e009      	b.n	80012e0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	1c5a      	adds	r2, r3, #1
 80012d0:	60ba      	str	r2, [r7, #8]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f000 fa29 	bl	800172c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	3301      	adds	r3, #1
 80012de:	617b      	str	r3, [r7, #20]
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	dbf1      	blt.n	80012cc <_write+0x12>
  }
  return len;
 80012e8:	687b      	ldr	r3, [r7, #4]
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3718      	adds	r7, #24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <_close>:

int _close(int file)
{
 80012f2:	b480      	push	{r7}
 80012f4:	b083      	sub	sp, #12
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80012fe:	4618      	mov	r0, r3
 8001300:	370c      	adds	r7, #12
 8001302:	46bd      	mov	sp, r7
 8001304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001308:	4770      	bx	lr

0800130a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800130a:	b480      	push	{r7}
 800130c:	b083      	sub	sp, #12
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
 8001312:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800131a:	605a      	str	r2, [r3, #4]
  return 0;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr

0800132a <_isatty>:

int _isatty(int file)
{
 800132a:	b480      	push	{r7}
 800132c:	b083      	sub	sp, #12
 800132e:	af00      	add	r7, sp, #0
 8001330:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001332:	2301      	movs	r3, #1
}
 8001334:	4618      	mov	r0, r3
 8001336:	370c      	adds	r7, #12
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr

08001340 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001340:	b480      	push	{r7}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	3714      	adds	r7, #20
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr
	...

0800135c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001364:	4a14      	ldr	r2, [pc, #80]	@ (80013b8 <_sbrk+0x5c>)
 8001366:	4b15      	ldr	r3, [pc, #84]	@ (80013bc <_sbrk+0x60>)
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001370:	4b13      	ldr	r3, [pc, #76]	@ (80013c0 <_sbrk+0x64>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d102      	bne.n	800137e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001378:	4b11      	ldr	r3, [pc, #68]	@ (80013c0 <_sbrk+0x64>)
 800137a:	4a12      	ldr	r2, [pc, #72]	@ (80013c4 <_sbrk+0x68>)
 800137c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800137e:	4b10      	ldr	r3, [pc, #64]	@ (80013c0 <_sbrk+0x64>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4413      	add	r3, r2
 8001386:	693a      	ldr	r2, [r7, #16]
 8001388:	429a      	cmp	r2, r3
 800138a:	d207      	bcs.n	800139c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800138c:	f009 fe64 	bl	800b058 <__errno>
 8001390:	4603      	mov	r3, r0
 8001392:	220c      	movs	r2, #12
 8001394:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	e009      	b.n	80013b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800139c:	4b08      	ldr	r3, [pc, #32]	@ (80013c0 <_sbrk+0x64>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013a2:	4b07      	ldr	r3, [pc, #28]	@ (80013c0 <_sbrk+0x64>)
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4413      	add	r3, r2
 80013aa:	4a05      	ldr	r2, [pc, #20]	@ (80013c0 <_sbrk+0x64>)
 80013ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ae:	68fb      	ldr	r3, [r7, #12]
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3718      	adds	r7, #24
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	24080000 	.word	0x24080000
 80013bc:	00000400 	.word	0x00000400
 80013c0:	240012a4 	.word	0x240012a4
 80013c4:	24001498 	.word	0x24001498

080013c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013c8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001404 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013cc:	f7ff fa1c 	bl	8000808 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013d0:	f7ff f96c 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013fa:	f009 fe33 	bl	800b064 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013fe:	f7ff fa95 	bl	800092c <main>
  bx  lr
 8001402:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001404:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001408:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800140c:	24000088 	.word	0x24000088
  ldr r2, =_sidata
 8001410:	0800bc9c 	.word	0x0800bc9c
  ldr r2, =_sbss
 8001414:	240000a0 	.word	0x240000a0
  ldr r4, =_ebss
 8001418:	24001498 	.word	0x24001498

0800141c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC3_IRQHandler>
	...

08001420 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08c      	sub	sp, #48	@ 0x30
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800142a:	2300      	movs	r3, #0
 800142c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800142e:	79fb      	ldrb	r3, [r7, #7]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d009      	beq.n	8001448 <BSP_LED_Init+0x28>
 8001434:	79fb      	ldrb	r3, [r7, #7]
 8001436:	2b01      	cmp	r3, #1
 8001438:	d006      	beq.n	8001448 <BSP_LED_Init+0x28>
 800143a:	79fb      	ldrb	r3, [r7, #7]
 800143c:	2b02      	cmp	r3, #2
 800143e:	d003      	beq.n	8001448 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001440:	f06f 0301 	mvn.w	r3, #1
 8001444:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001446:	e055      	b.n	80014f4 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8001448:	79fb      	ldrb	r3, [r7, #7]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d10f      	bne.n	800146e <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800144e:	4b2c      	ldr	r3, [pc, #176]	@ (8001500 <BSP_LED_Init+0xe0>)
 8001450:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001454:	4a2a      	ldr	r2, [pc, #168]	@ (8001500 <BSP_LED_Init+0xe0>)
 8001456:	f043 0302 	orr.w	r3, r3, #2
 800145a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800145e:	4b28      	ldr	r3, [pc, #160]	@ (8001500 <BSP_LED_Init+0xe0>)
 8001460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	697b      	ldr	r3, [r7, #20]
 800146c:	e021      	b.n	80014b2 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d10f      	bne.n	8001494 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8001474:	4b22      	ldr	r3, [pc, #136]	@ (8001500 <BSP_LED_Init+0xe0>)
 8001476:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800147a:	4a21      	ldr	r2, [pc, #132]	@ (8001500 <BSP_LED_Init+0xe0>)
 800147c:	f043 0310 	orr.w	r3, r3, #16
 8001480:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001484:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <BSP_LED_Init+0xe0>)
 8001486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800148a:	f003 0310 	and.w	r3, r3, #16
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	e00e      	b.n	80014b2 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8001494:	4b1a      	ldr	r3, [pc, #104]	@ (8001500 <BSP_LED_Init+0xe0>)
 8001496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800149a:	4a19      	ldr	r2, [pc, #100]	@ (8001500 <BSP_LED_Init+0xe0>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014a4:	4b16      	ldr	r3, [pc, #88]	@ (8001500 <BSP_LED_Init+0xe0>)
 80014a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	4a13      	ldr	r2, [pc, #76]	@ (8001504 <BSP_LED_Init+0xe4>)
 80014b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014ba:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80014bc:	2301      	movs	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c4:	2303      	movs	r3, #3
 80014c6:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	4a0f      	ldr	r2, [pc, #60]	@ (8001508 <BSP_LED_Init+0xe8>)
 80014cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d0:	f107 0218 	add.w	r2, r7, #24
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f003 ff82 	bl	80053e0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80014dc:	79fb      	ldrb	r3, [r7, #7]
 80014de:	4a0a      	ldr	r2, [pc, #40]	@ (8001508 <BSP_LED_Init+0xe8>)
 80014e0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	4a07      	ldr	r2, [pc, #28]	@ (8001504 <BSP_LED_Init+0xe4>)
 80014e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014ec:	2200      	movs	r2, #0
 80014ee:	4619      	mov	r1, r3
 80014f0:	f004 f926 	bl	8005740 <HAL_GPIO_WritePin>
  }

  return ret;
 80014f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3730      	adds	r7, #48	@ 0x30
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	58024400 	.word	0x58024400
 8001504:	0800bc2c 	.word	0x0800bc2c
 8001508:	2400000c 	.word	0x2400000c

0800150c <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001516:	2300      	movs	r3, #0
 8001518:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d009      	beq.n	8001534 <BSP_LED_On+0x28>
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d006      	beq.n	8001534 <BSP_LED_On+0x28>
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	2b02      	cmp	r3, #2
 800152a:	d003      	beq.n	8001534 <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800152c:	f06f 0301 	mvn.w	r3, #1
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	e00b      	b.n	800154c <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	4a08      	ldr	r2, [pc, #32]	@ (8001558 <BSP_LED_On+0x4c>)
 8001538:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	4a07      	ldr	r2, [pc, #28]	@ (800155c <BSP_LED_On+0x50>)
 8001540:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001544:	2201      	movs	r2, #1
 8001546:	4619      	mov	r1, r3
 8001548:	f004 f8fa 	bl	8005740 <HAL_GPIO_WritePin>
  }

  return ret;
 800154c:	68fb      	ldr	r3, [r7, #12]
}
 800154e:	4618      	mov	r0, r3
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	2400000c 	.word	0x2400000c
 800155c:	0800bc2c 	.word	0x0800bc2c

08001560 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b088      	sub	sp, #32
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	460a      	mov	r2, r1
 800156a:	71fb      	strb	r3, [r7, #7]
 800156c:	4613      	mov	r3, r2
 800156e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8001570:	4b2e      	ldr	r3, [pc, #184]	@ (800162c <BSP_PB_Init+0xcc>)
 8001572:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001576:	4a2d      	ldr	r2, [pc, #180]	@ (800162c <BSP_PB_Init+0xcc>)
 8001578:	f043 0304 	orr.w	r3, r3, #4
 800157c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001580:	4b2a      	ldr	r3, [pc, #168]	@ (800162c <BSP_PB_Init+0xcc>)
 8001582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001586:	f003 0304 	and.w	r3, r3, #4
 800158a:	60bb      	str	r3, [r7, #8]
 800158c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800158e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001592:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001594:	2302      	movs	r3, #2
 8001596:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001598:	2302      	movs	r3, #2
 800159a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800159c:	79bb      	ldrb	r3, [r7, #6]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d10c      	bne.n	80015bc <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80015a2:	2300      	movs	r3, #0
 80015a4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80015a6:	79fb      	ldrb	r3, [r7, #7]
 80015a8:	4a21      	ldr	r2, [pc, #132]	@ (8001630 <BSP_PB_Init+0xd0>)
 80015aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ae:	f107 020c 	add.w	r2, r7, #12
 80015b2:	4611      	mov	r1, r2
 80015b4:	4618      	mov	r0, r3
 80015b6:	f003 ff13 	bl	80053e0 <HAL_GPIO_Init>
 80015ba:	e031      	b.n	8001620 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80015bc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015c0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001630 <BSP_PB_Init+0xd0>)
 80015c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ca:	f107 020c 	add.w	r2, r7, #12
 80015ce:	4611      	mov	r1, r2
 80015d0:	4618      	mov	r0, r3
 80015d2:	f003 ff05 	bl	80053e0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	4a16      	ldr	r2, [pc, #88]	@ (8001634 <BSP_PB_Init+0xd4>)
 80015dc:	441a      	add	r2, r3
 80015de:	79fb      	ldrb	r3, [r7, #7]
 80015e0:	4915      	ldr	r1, [pc, #84]	@ (8001638 <BSP_PB_Init+0xd8>)
 80015e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80015e6:	4619      	mov	r1, r3
 80015e8:	4610      	mov	r0, r2
 80015ea:	f003 fea8 	bl	800533e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80015ee:	79fb      	ldrb	r3, [r7, #7]
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4a10      	ldr	r2, [pc, #64]	@ (8001634 <BSP_PB_Init+0xd4>)
 80015f4:	1898      	adds	r0, r3, r2
 80015f6:	79fb      	ldrb	r3, [r7, #7]
 80015f8:	4a10      	ldr	r2, [pc, #64]	@ (800163c <BSP_PB_Init+0xdc>)
 80015fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fe:	461a      	mov	r2, r3
 8001600:	2100      	movs	r1, #0
 8001602:	f003 fe7d 	bl	8005300 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001606:	2028      	movs	r0, #40	@ 0x28
 8001608:	79fb      	ldrb	r3, [r7, #7]
 800160a:	4a0d      	ldr	r2, [pc, #52]	@ (8001640 <BSP_PB_Init+0xe0>)
 800160c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001610:	2200      	movs	r2, #0
 8001612:	4619      	mov	r1, r3
 8001614:	f001 fd55 	bl	80030c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8001618:	2328      	movs	r3, #40	@ 0x28
 800161a:	4618      	mov	r0, r3
 800161c:	f001 fd6b 	bl	80030f6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001620:	2300      	movs	r3, #0
}
 8001622:	4618      	mov	r0, r3
 8001624:	3720      	adds	r7, #32
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	58024400 	.word	0x58024400
 8001630:	24000018 	.word	0x24000018
 8001634:	240012a8 	.word	0x240012a8
 8001638:	0800bc34 	.word	0x0800bc34
 800163c:	2400001c 	.word	0x2400001c
 8001640:	24000020 	.word	0x24000020

08001644 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	00db      	lsls	r3, r3, #3
 8001652:	4a04      	ldr	r2, [pc, #16]	@ (8001664 <BSP_PB_IRQHandler+0x20>)
 8001654:	4413      	add	r3, r2
 8001656:	4618      	mov	r0, r3
 8001658:	f003 fe86 	bl	8005368 <HAL_EXTI_IRQHandler>
}
 800165c:	bf00      	nop
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	240012a8 	.word	0x240012a8

08001668 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d003      	beq.n	8001686 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800167e:	f06f 0301 	mvn.w	r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	e018      	b.n	80016b8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8001686:	79fb      	ldrb	r3, [r7, #7]
 8001688:	2294      	movs	r2, #148	@ 0x94
 800168a:	fb02 f303 	mul.w	r3, r2, r3
 800168e:	4a0d      	ldr	r2, [pc, #52]	@ (80016c4 <BSP_COM_Init+0x5c>)
 8001690:	4413      	add	r3, r2
 8001692:	4618      	mov	r0, r3
 8001694:	f000 f86e 	bl	8001774 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	2294      	movs	r2, #148	@ 0x94
 800169c:	fb02 f303 	mul.w	r3, r2, r3
 80016a0:	4a08      	ldr	r2, [pc, #32]	@ (80016c4 <BSP_COM_Init+0x5c>)
 80016a2:	4413      	add	r3, r2
 80016a4:	6839      	ldr	r1, [r7, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f000 f80e 	bl	80016c8 <MX_USART3_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d002      	beq.n	80016b8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80016b2:	f06f 0303 	mvn.w	r3, #3
 80016b6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80016b8:	68fb      	ldr	r3, [r7, #12]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3710      	adds	r7, #16
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	240012b0 	.word	0x240012b0

080016c8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
 80016d0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <MX_USART3_Init+0x60>)
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	681a      	ldr	r2, [r3, #0]
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	220c      	movs	r2, #12
 80016e6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	895b      	ldrh	r3, [r3, #10]
 80016ec:	461a      	mov	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	685a      	ldr	r2, [r3, #4]
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	891b      	ldrh	r3, [r3, #8]
 80016fe:	461a      	mov	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	899b      	ldrh	r3, [r3, #12]
 8001708:	461a      	mov	r2, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001714:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f008 fac8 	bl	8009cac <HAL_UART_Init>
 800171c:	4603      	mov	r3, r0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	24000008 	.word	0x24000008

0800172c <__io_putchar>:
 #ifdef __GNUC__
 int __io_putchar (int ch)
 #else
 int fputc (int ch, FILE *f)
 #endif /* __GNUC__ */
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit (&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8001734:	4b09      	ldr	r3, [pc, #36]	@ (800175c <__io_putchar+0x30>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	461a      	mov	r2, r3
 800173a:	2394      	movs	r3, #148	@ 0x94
 800173c:	fb02 f303 	mul.w	r3, r2, r3
 8001740:	4a07      	ldr	r2, [pc, #28]	@ (8001760 <__io_putchar+0x34>)
 8001742:	1898      	adds	r0, r3, r2
 8001744:	1d39      	adds	r1, r7, #4
 8001746:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800174a:	2201      	movs	r2, #1
 800174c:	f008 fb08 	bl	8009d60 <HAL_UART_Transmit>
  return ch;
 8001750:	687b      	ldr	r3, [r7, #4]
}
 8001752:	4618      	mov	r0, r3
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	24001344 	.word	0x24001344
 8001760:	240012b0 	.word	0x240012b0

08001764 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001768:	2000      	movs	r0, #0
 800176a:	f7ff fc41 	bl	8000ff0 <BSP_PB_Callback>
}
 800176e:	bf00      	nop
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	@ 0x28
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800177c:	4b27      	ldr	r3, [pc, #156]	@ (800181c <COM1_MspInit+0xa8>)
 800177e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001782:	4a26      	ldr	r2, [pc, #152]	@ (800181c <COM1_MspInit+0xa8>)
 8001784:	f043 0308 	orr.w	r3, r3, #8
 8001788:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800178c:	4b23      	ldr	r3, [pc, #140]	@ (800181c <COM1_MspInit+0xa8>)
 800178e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001792:	f003 0308 	and.w	r3, r3, #8
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800179a:	4b20      	ldr	r3, [pc, #128]	@ (800181c <COM1_MspInit+0xa8>)
 800179c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017a0:	4a1e      	ldr	r2, [pc, #120]	@ (800181c <COM1_MspInit+0xa8>)
 80017a2:	f043 0308 	orr.w	r3, r3, #8
 80017a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017aa:	4b1c      	ldr	r3, [pc, #112]	@ (800181c <COM1_MspInit+0xa8>)
 80017ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80017b8:	4b18      	ldr	r3, [pc, #96]	@ (800181c <COM1_MspInit+0xa8>)
 80017ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017be:	4a17      	ldr	r2, [pc, #92]	@ (800181c <COM1_MspInit+0xa8>)
 80017c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80017c8:	4b14      	ldr	r3, [pc, #80]	@ (800181c <COM1_MspInit+0xa8>)
 80017ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80017ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80017d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017da:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80017dc:	2302      	movs	r3, #2
 80017de:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e0:	2302      	movs	r3, #2
 80017e2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80017e4:	2301      	movs	r3, #1
 80017e6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80017e8:	2307      	movs	r3, #7
 80017ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	4619      	mov	r1, r3
 80017f2:	480b      	ldr	r0, [pc, #44]	@ (8001820 <COM1_MspInit+0xac>)
 80017f4:	f003 fdf4 	bl	80053e0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80017f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80017fc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80017fe:	2302      	movs	r3, #2
 8001800:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8001802:	2307      	movs	r3, #7
 8001804:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001806:	f107 0314 	add.w	r3, r7, #20
 800180a:	4619      	mov	r1, r3
 800180c:	4804      	ldr	r0, [pc, #16]	@ (8001820 <COM1_MspInit+0xac>)
 800180e:	f003 fde7 	bl	80053e0 <HAL_GPIO_Init>
}
 8001812:	bf00      	nop
 8001814:	3728      	adds	r7, #40	@ 0x28
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	58024400 	.word	0x58024400
 8001820:	58020c00 	.word	0x58020c00

08001824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800182a:	2003      	movs	r0, #3
 800182c:	f001 fc3e 	bl	80030ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001830:	f005 fb68 	bl	8006f04 <HAL_RCC_GetSysClockFreq>
 8001834:	4602      	mov	r2, r0
 8001836:	4b15      	ldr	r3, [pc, #84]	@ (800188c <HAL_Init+0x68>)
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	0a1b      	lsrs	r3, r3, #8
 800183c:	f003 030f 	and.w	r3, r3, #15
 8001840:	4913      	ldr	r1, [pc, #76]	@ (8001890 <HAL_Init+0x6c>)
 8001842:	5ccb      	ldrb	r3, [r1, r3]
 8001844:	f003 031f 	and.w	r3, r3, #31
 8001848:	fa22 f303 	lsr.w	r3, r2, r3
 800184c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800184e:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <HAL_Init+0x68>)
 8001850:	699b      	ldr	r3, [r3, #24]
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	4a0e      	ldr	r2, [pc, #56]	@ (8001890 <HAL_Init+0x6c>)
 8001858:	5cd3      	ldrb	r3, [r2, r3]
 800185a:	f003 031f 	and.w	r3, r3, #31
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	fa22 f303 	lsr.w	r3, r2, r3
 8001864:	4a0b      	ldr	r2, [pc, #44]	@ (8001894 <HAL_Init+0x70>)
 8001866:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001868:	4a0b      	ldr	r2, [pc, #44]	@ (8001898 <HAL_Init+0x74>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800186e:	2000      	movs	r0, #0
 8001870:	f000 f814 	bl	800189c <HAL_InitTick>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800187a:	2301      	movs	r3, #1
 800187c:	e002      	b.n	8001884 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800187e:	f7ff fbd1 	bl	8001024 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	58024400 	.word	0x58024400
 8001890:	0800bc1c 	.word	0x0800bc1c
 8001894:	24000004 	.word	0x24000004
 8001898:	24000000 	.word	0x24000000

0800189c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80018a4:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <HAL_InitTick+0x60>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d101      	bne.n	80018b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80018ac:	2301      	movs	r3, #1
 80018ae:	e021      	b.n	80018f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80018b0:	4b13      	ldr	r3, [pc, #76]	@ (8001900 <HAL_InitTick+0x64>)
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b11      	ldr	r3, [pc, #68]	@ (80018fc <HAL_InitTick+0x60>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	4619      	mov	r1, r3
 80018ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018be:	fbb3 f3f1 	udiv	r3, r3, r1
 80018c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c6:	4618      	mov	r0, r3
 80018c8:	f001 fc23 	bl	8003112 <HAL_SYSTICK_Config>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80018d2:	2301      	movs	r3, #1
 80018d4:	e00e      	b.n	80018f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2b0f      	cmp	r3, #15
 80018da:	d80a      	bhi.n	80018f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018dc:	2200      	movs	r2, #0
 80018de:	6879      	ldr	r1, [r7, #4]
 80018e0:	f04f 30ff 	mov.w	r0, #4294967295
 80018e4:	f001 fbed 	bl	80030c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018e8:	4a06      	ldr	r2, [pc, #24]	@ (8001904 <HAL_InitTick+0x68>)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018ee:	2300      	movs	r3, #0
 80018f0:	e000      	b.n	80018f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3708      	adds	r7, #8
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	24000028 	.word	0x24000028
 8001900:	24000000 	.word	0x24000000
 8001904:	24000024 	.word	0x24000024

08001908 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <HAL_IncTick+0x20>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	461a      	mov	r2, r3
 8001912:	4b06      	ldr	r3, [pc, #24]	@ (800192c <HAL_IncTick+0x24>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4413      	add	r3, r2
 8001918:	4a04      	ldr	r2, [pc, #16]	@ (800192c <HAL_IncTick+0x24>)
 800191a:	6013      	str	r3, [r2, #0]
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	24000028 	.word	0x24000028
 800192c:	24001348 	.word	0x24001348

08001930 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  return uwTick;
 8001934:	4b03      	ldr	r3, [pc, #12]	@ (8001944 <HAL_GetTick+0x14>)
 8001936:	681b      	ldr	r3, [r3, #0]
}
 8001938:	4618      	mov	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	24001348 	.word	0x24001348

08001948 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800194c:	4b03      	ldr	r3, [pc, #12]	@ (800195c <HAL_GetREVID+0x14>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	0c1b      	lsrs	r3, r3, #16
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	5c001000 	.word	0x5c001000

08001960 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
 8001968:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 800196c:	685a      	ldr	r2, [r3, #4]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	43db      	mvns	r3, r3
 8001972:	401a      	ands	r2, r3
 8001974:	4904      	ldr	r1, [pc, #16]	@ (8001988 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	4313      	orrs	r3, r2
 800197a:	604b      	str	r3, [r1, #4]
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	58000400 	.word	0x58000400

0800198c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	431a      	orrs	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	609a      	str	r2, [r3, #8]
}
 80019a6:	bf00      	nop
 80019a8:	370c      	adds	r7, #12
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr

080019b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80019b2:	b480      	push	{r7}
 80019b4:	b083      	sub	sp, #12
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	431a      	orrs	r2, r3
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	609a      	str	r2, [r3, #8]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	370c      	adds	r7, #12
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr

080019f4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b087      	sub	sp, #28
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
 80019fc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d107      	bne.n	8001a18 <LL_ADC_SetChannelPreselection+0x24>
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	0e9b      	lsrs	r3, r3, #26
 8001a0c:	f003 031f 	and.w	r3, r3, #31
 8001a10:	2201      	movs	r2, #1
 8001a12:	fa02 f303 	lsl.w	r3, r2, r3
 8001a16:	e015      	b.n	8001a44 <LL_ADC_SetChannelPreselection+0x50>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	fa93 f3a3 	rbit	r3, r3
 8001a22:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d101      	bne.n	8001a32 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8001a2e:	2320      	movs	r3, #32
 8001a30:	e003      	b.n	8001a3a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	fab3 f383 	clz	r3, r3
 8001a38:	b2db      	uxtb	r3, r3
 8001a3a:	f003 031f 	and.w	r3, r3, #31
 8001a3e:	2201      	movs	r2, #1
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	69d2      	ldr	r2, [r2, #28]
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8001a4e:	bf00      	nop
 8001a50:	371c      	adds	r7, #28
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b087      	sub	sp, #28
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	60f8      	str	r0, [r7, #12]
 8001a62:	60b9      	str	r1, [r7, #8]
 8001a64:	607a      	str	r2, [r7, #4]
 8001a66:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	3360      	adds	r3, #96	@ 0x60
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001a84:	683b      	ldr	r3, [r7, #0]
 8001a86:	430b      	orrs	r3, r1
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001a8e:	bf00      	nop
 8001a90:	371c      	adds	r7, #28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001a9a:	b480      	push	{r7}
 8001a9c:	b085      	sub	sp, #20
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	60f8      	str	r0, [r7, #12]
 8001aa2:	60b9      	str	r1, [r7, #8]
 8001aa4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	691b      	ldr	r3, [r3, #16]
 8001aaa:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	f003 031f 	and.w	r3, r3, #31
 8001ab4:	6879      	ldr	r1, [r7, #4]
 8001ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8001aba:	431a      	orrs	r2, r3
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	611a      	str	r2, [r3, #16]
}
 8001ac0:	bf00      	nop
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr

08001acc <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001acc:	b480      	push	{r7}
 8001ace:	b087      	sub	sp, #28
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	60f8      	str	r0, [r7, #12]
 8001ad4:	60b9      	str	r1, [r7, #8]
 8001ad6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	3360      	adds	r3, #96	@ 0x60
 8001adc:	461a      	mov	r2, r3
 8001ade:	68bb      	ldr	r3, [r7, #8]
 8001ae0:	009b      	lsls	r3, r3, #2
 8001ae2:	4413      	add	r3, r2
 8001ae4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	431a      	orrs	r2, r3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	601a      	str	r2, [r3, #0]
  }
}
 8001af6:	bf00      	nop
 8001af8:	371c      	adds	r7, #28
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	68db      	ldr	r3, [r3, #12]
 8001b0e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d101      	bne.n	8001b1a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b16:	2301      	movs	r3, #1
 8001b18:	e000      	b.n	8001b1c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr

08001b28 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b087      	sub	sp, #28
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	60b9      	str	r1, [r7, #8]
 8001b32:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	3330      	adds	r3, #48	@ 0x30
 8001b38:	461a      	mov	r2, r3
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	0a1b      	lsrs	r3, r3, #8
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	f003 030c 	and.w	r3, r3, #12
 8001b44:	4413      	add	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f003 031f 	and.w	r3, r3, #31
 8001b52:	211f      	movs	r1, #31
 8001b54:	fa01 f303 	lsl.w	r3, r1, r3
 8001b58:	43db      	mvns	r3, r3
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	0e9b      	lsrs	r3, r3, #26
 8001b60:	f003 011f 	and.w	r1, r3, #31
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	f003 031f 	and.w	r3, r3, #31
 8001b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6e:	431a      	orrs	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001b74:	bf00      	nop
 8001b76:	371c      	adds	r7, #28
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7e:	4770      	bx	lr

08001b80 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
 8001b88:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	68db      	ldr	r3, [r3, #12]
 8001b8e:	f023 0203 	bic.w	r2, r3, #3
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	431a      	orrs	r2, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	60da      	str	r2, [r3, #12]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001ba6:	b480      	push	{r7}
 8001ba8:	b087      	sub	sp, #28
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	60f8      	str	r0, [r7, #12]
 8001bae:	60b9      	str	r1, [r7, #8]
 8001bb0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	3314      	adds	r3, #20
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	0e5b      	lsrs	r3, r3, #25
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	4413      	add	r3, r2
 8001bc4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	0d1b      	lsrs	r3, r3, #20
 8001bce:	f003 031f 	and.w	r3, r3, #31
 8001bd2:	2107      	movs	r1, #7
 8001bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	401a      	ands	r2, r3
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	0d1b      	lsrs	r3, r3, #20
 8001be0:	f003 031f 	and.w	r3, r3, #31
 8001be4:	6879      	ldr	r1, [r7, #4]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	431a      	orrs	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001bf0:	bf00      	nop
 8001bf2:	371c      	adds	r7, #28
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr

08001bfc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b085      	sub	sp, #20
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c14:	43db      	mvns	r3, r3
 8001c16:	401a      	ands	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f003 0318 	and.w	r3, r3, #24
 8001c1e:	4908      	ldr	r1, [pc, #32]	@ (8001c40 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c20:	40d9      	lsrs	r1, r3
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	400b      	ands	r3, r1
 8001c26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001c2a:	431a      	orrs	r2, r3
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8001c32:	bf00      	nop
 8001c34:	3714      	adds	r7, #20
 8001c36:	46bd      	mov	sp, r7
 8001c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	000fffff 	.word	0x000fffff

08001c44 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 031f 	and.w	r3, r3, #31
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	370c      	adds	r7, #12
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c60:	b480      	push	{r7}
 8001c62:	b083      	sub	sp, #12
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689a      	ldr	r2, [r3, #8]
 8001c6c:	4b04      	ldr	r3, [pc, #16]	@ (8001c80 <LL_ADC_DisableDeepPowerDown+0x20>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	687a      	ldr	r2, [r7, #4]
 8001c72:	6093      	str	r3, [r2, #8]
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr
 8001c80:	5fffffc0 	.word	0x5fffffc0

08001c84 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c98:	d101      	bne.n	8001c9e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e000      	b.n	8001ca0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001c9e:	2300      	movs	r3, #0
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b083      	sub	sp, #12
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	4b05      	ldr	r3, [pc, #20]	@ (8001cd0 <LL_ADC_EnableInternalRegulator+0x24>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cce:	4770      	bx	lr
 8001cd0:	6fffffc0 	.word	0x6fffffc0

08001cd4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b083      	sub	sp, #12
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ce4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ce8:	d101      	bne.n	8001cee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001cea:	2301      	movs	r3, #1
 8001cec:	e000      	b.n	8001cf0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	689a      	ldr	r2, [r3, #8]
 8001d08:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <LL_ADC_Enable+0x24>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	f043 0201 	orr.w	r2, r3, #1
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d14:	bf00      	nop
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	7fffffc0 	.word	0x7fffffc0

08001d24 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	4b05      	ldr	r3, [pc, #20]	@ (8001d48 <LL_ADC_Disable+0x24>)
 8001d32:	4013      	ands	r3, r2
 8001d34:	f043 0202 	orr.w	r2, r3, #2
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	7fffffc0 	.word	0x7fffffc0

08001d4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 0301 	and.w	r3, r3, #1
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d101      	bne.n	8001d64 <LL_ADC_IsEnabled+0x18>
 8001d60:	2301      	movs	r3, #1
 8001d62:	e000      	b.n	8001d66 <LL_ADC_IsEnabled+0x1a>
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 0302 	and.w	r3, r3, #2
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d101      	bne.n	8001d8a <LL_ADC_IsDisableOngoing+0x18>
 8001d86:	2301      	movs	r3, #1
 8001d88:	e000      	b.n	8001d8c <LL_ADC_IsDisableOngoing+0x1a>
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <LL_ADC_REG_StartConversion+0x24>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	f043 0204 	orr.w	r2, r3, #4
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001db0:	bf00      	nop
 8001db2:	370c      	adds	r7, #12
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr
 8001dbc:	7fffffc0 	.word	0x7fffffc0

08001dc0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d101      	bne.n	8001dd8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e000      	b.n	8001dda <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b083      	sub	sp, #12
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 0308 	and.w	r3, r3, #8
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d101      	bne.n	8001dfe <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e0c:	b590      	push	{r4, r7, lr}
 8001e0e:	b089      	sub	sp, #36	@ 0x24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e14:	2300      	movs	r3, #0
 8001e16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e18f      	b.n	8002146 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d109      	bne.n	8001e48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f7ff f90f 	bl	8001058 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	2200      	movs	r2, #0
 8001e44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f7ff ff19 	bl	8001c84 <LL_ADC_IsDeepPowerDownEnabled>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d004      	beq.n	8001e62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f7ff feff 	bl	8001c60 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7ff ff34 	bl	8001cd4 <LL_ADC_IsInternalRegulatorEnabled>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d114      	bne.n	8001e9c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff ff18 	bl	8001cac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e7c:	4b87      	ldr	r3, [pc, #540]	@ (800209c <HAL_ADC_Init+0x290>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	099b      	lsrs	r3, r3, #6
 8001e82:	4a87      	ldr	r2, [pc, #540]	@ (80020a0 <HAL_ADC_Init+0x294>)
 8001e84:	fba2 2303 	umull	r2, r3, r2, r3
 8001e88:	099b      	lsrs	r3, r3, #6
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e8e:	e002      	b.n	8001e96 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d1f9      	bne.n	8001e90 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff17 	bl	8001cd4 <LL_ADC_IsInternalRegulatorEnabled>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d10d      	bne.n	8001ec8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eb0:	f043 0210 	orr.w	r2, r3, #16
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebc:	f043 0201 	orr.w	r2, r3, #1
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff77 	bl	8001dc0 <LL_ADC_REG_IsConversionOngoing>
 8001ed2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed8:	f003 0310 	and.w	r3, r3, #16
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f040 8129 	bne.w	8002134 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f040 8125 	bne.w	8002134 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001eee:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001ef2:	f043 0202 	orr.w	r2, r3, #2
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7ff ff24 	bl	8001d4c <LL_ADC_IsEnabled>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d136      	bne.n	8001f78 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a65      	ldr	r2, [pc, #404]	@ (80020a4 <HAL_ADC_Init+0x298>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d004      	beq.n	8001f1e <HAL_ADC_Init+0x112>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a63      	ldr	r2, [pc, #396]	@ (80020a8 <HAL_ADC_Init+0x29c>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d10e      	bne.n	8001f3c <HAL_ADC_Init+0x130>
 8001f1e:	4861      	ldr	r0, [pc, #388]	@ (80020a4 <HAL_ADC_Init+0x298>)
 8001f20:	f7ff ff14 	bl	8001d4c <LL_ADC_IsEnabled>
 8001f24:	4604      	mov	r4, r0
 8001f26:	4860      	ldr	r0, [pc, #384]	@ (80020a8 <HAL_ADC_Init+0x29c>)
 8001f28:	f7ff ff10 	bl	8001d4c <LL_ADC_IsEnabled>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	4323      	orrs	r3, r4
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	bf0c      	ite	eq
 8001f34:	2301      	moveq	r3, #1
 8001f36:	2300      	movne	r3, #0
 8001f38:	b2db      	uxtb	r3, r3
 8001f3a:	e008      	b.n	8001f4e <HAL_ADC_Init+0x142>
 8001f3c:	485b      	ldr	r0, [pc, #364]	@ (80020ac <HAL_ADC_Init+0x2a0>)
 8001f3e:	f7ff ff05 	bl	8001d4c <LL_ADC_IsEnabled>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	bf0c      	ite	eq
 8001f48:	2301      	moveq	r3, #1
 8001f4a:	2300      	movne	r3, #0
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d012      	beq.n	8001f78 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a53      	ldr	r2, [pc, #332]	@ (80020a4 <HAL_ADC_Init+0x298>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d004      	beq.n	8001f66 <HAL_ADC_Init+0x15a>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a51      	ldr	r2, [pc, #324]	@ (80020a8 <HAL_ADC_Init+0x29c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d101      	bne.n	8001f6a <HAL_ADC_Init+0x15e>
 8001f66:	4a52      	ldr	r2, [pc, #328]	@ (80020b0 <HAL_ADC_Init+0x2a4>)
 8001f68:	e000      	b.n	8001f6c <HAL_ADC_Init+0x160>
 8001f6a:	4a52      	ldr	r2, [pc, #328]	@ (80020b4 <HAL_ADC_Init+0x2a8>)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	4619      	mov	r1, r3
 8001f72:	4610      	mov	r0, r2
 8001f74:	f7ff fd0a 	bl	800198c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001f78:	f7ff fce6 	bl	8001948 <HAL_GetREVID>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d914      	bls.n	8001fb0 <HAL_ADC_Init+0x1a4>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	2b10      	cmp	r3, #16
 8001f8c:	d110      	bne.n	8001fb0 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	7d5b      	ldrb	r3, [r3, #21]
 8001f92:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001f98:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001f9e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	7f1b      	ldrb	r3, [r3, #28]
 8001fa4:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001fa6:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001fa8:	f043 030c 	orr.w	r3, r3, #12
 8001fac:	61bb      	str	r3, [r7, #24]
 8001fae:	e00d      	b.n	8001fcc <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	7d5b      	ldrb	r3, [r3, #21]
 8001fb4:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001fba:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001fc0:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	7f1b      	ldrb	r3, [r3, #28]
 8001fc6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	7f1b      	ldrb	r3, [r3, #28]
 8001fd0:	2b01      	cmp	r3, #1
 8001fd2:	d106      	bne.n	8001fe2 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a1b      	ldr	r3, [r3, #32]
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	045b      	lsls	r3, r3, #17
 8001fdc:	69ba      	ldr	r2, [r7, #24]
 8001fde:	4313      	orrs	r3, r2
 8001fe0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d009      	beq.n	8001ffe <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fee:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff6:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68da      	ldr	r2, [r3, #12]
 8002004:	4b2c      	ldr	r3, [pc, #176]	@ (80020b8 <HAL_ADC_Init+0x2ac>)
 8002006:	4013      	ands	r3, r2
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	69b9      	ldr	r1, [r7, #24]
 800200e:	430b      	orrs	r3, r1
 8002010:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fed2 	bl	8001dc0 <LL_ADC_REG_IsConversionOngoing>
 800201c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fedf 	bl	8001de6 <LL_ADC_INJ_IsConversionOngoing>
 8002028:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d15f      	bne.n	80020f0 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d15c      	bne.n	80020f0 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	7d1b      	ldrb	r3, [r3, #20]
 800203a:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8002040:	4313      	orrs	r3, r2
 8002042:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	68da      	ldr	r2, [r3, #12]
 800204a:	4b1c      	ldr	r3, [pc, #112]	@ (80020bc <HAL_ADC_Init+0x2b0>)
 800204c:	4013      	ands	r3, r2
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	6812      	ldr	r2, [r2, #0]
 8002052:	69b9      	ldr	r1, [r7, #24]
 8002054:	430b      	orrs	r3, r1
 8002056:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800205e:	2b01      	cmp	r3, #1
 8002060:	d130      	bne.n	80020c4 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002066:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	691a      	ldr	r2, [r3, #16]
 800206e:	4b14      	ldr	r3, [pc, #80]	@ (80020c0 <HAL_ADC_Init+0x2b4>)
 8002070:	4013      	ands	r3, r2
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002076:	3a01      	subs	r2, #1
 8002078:	0411      	lsls	r1, r2, #16
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800207e:	4311      	orrs	r1, r2
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002084:	4311      	orrs	r1, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800208a:	430a      	orrs	r2, r1
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0201 	orr.w	r2, r2, #1
 8002096:	611a      	str	r2, [r3, #16]
 8002098:	e01c      	b.n	80020d4 <HAL_ADC_Init+0x2c8>
 800209a:	bf00      	nop
 800209c:	24000000 	.word	0x24000000
 80020a0:	053e2d63 	.word	0x053e2d63
 80020a4:	40022000 	.word	0x40022000
 80020a8:	40022100 	.word	0x40022100
 80020ac:	58026000 	.word	0x58026000
 80020b0:	40022300 	.word	0x40022300
 80020b4:	58026300 	.word	0x58026300
 80020b8:	fff0c003 	.word	0xfff0c003
 80020bc:	ffffbffc 	.word	0xffffbffc
 80020c0:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	691a      	ldr	r2, [r3, #16]
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f022 0201 	bic.w	r2, r2, #1
 80020d2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	430a      	orrs	r2, r1
 80020e8:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 fd6c 	bl	8002bc8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	2b01      	cmp	r3, #1
 80020f6:	d10c      	bne.n	8002112 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	f023 010f 	bic.w	r1, r3, #15
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	1e5a      	subs	r2, r3, #1
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	430a      	orrs	r2, r1
 800210e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002110:	e007      	b.n	8002122 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f022 020f 	bic.w	r2, r2, #15
 8002120:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002126:	f023 0303 	bic.w	r3, r3, #3
 800212a:	f043 0201 	orr.w	r2, r3, #1
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	655a      	str	r2, [r3, #84]	@ 0x54
 8002132:	e007      	b.n	8002144 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002138:	f043 0210 	orr.w	r2, r3, #16
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002144:	7ffb      	ldrb	r3, [r7, #31]
}
 8002146:	4618      	mov	r0, r3
 8002148:	3724      	adds	r7, #36	@ 0x24
 800214a:	46bd      	mov	sp, r7
 800214c:	bd90      	pop	{r4, r7, pc}
 800214e:	bf00      	nop

08002150 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af00      	add	r7, sp, #0
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a55      	ldr	r2, [pc, #340]	@ (80022b8 <HAL_ADC_Start_DMA+0x168>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d004      	beq.n	8002170 <HAL_ADC_Start_DMA+0x20>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a54      	ldr	r2, [pc, #336]	@ (80022bc <HAL_ADC_Start_DMA+0x16c>)
 800216c:	4293      	cmp	r3, r2
 800216e:	d101      	bne.n	8002174 <HAL_ADC_Start_DMA+0x24>
 8002170:	4b53      	ldr	r3, [pc, #332]	@ (80022c0 <HAL_ADC_Start_DMA+0x170>)
 8002172:	e000      	b.n	8002176 <HAL_ADC_Start_DMA+0x26>
 8002174:	4b53      	ldr	r3, [pc, #332]	@ (80022c4 <HAL_ADC_Start_DMA+0x174>)
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff fd64 	bl	8001c44 <LL_ADC_GetMultimode>
 800217c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4618      	mov	r0, r3
 8002184:	f7ff fe1c 	bl	8001dc0 <LL_ADC_REG_IsConversionOngoing>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	f040 808c 	bne.w	80022a8 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002196:	2b01      	cmp	r3, #1
 8002198:	d101      	bne.n	800219e <HAL_ADC_Start_DMA+0x4e>
 800219a:	2302      	movs	r3, #2
 800219c:	e087      	b.n	80022ae <HAL_ADC_Start_DMA+0x15e>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2201      	movs	r2, #1
 80021a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d005      	beq.n	80021b8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	2b05      	cmp	r3, #5
 80021b0:	d002      	beq.n	80021b8 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	2b09      	cmp	r3, #9
 80021b6:	d170      	bne.n	800229a <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80021b8:	68f8      	ldr	r0, [r7, #12]
 80021ba:	f000 fb87 	bl	80028cc <ADC_Enable>
 80021be:	4603      	mov	r3, r0
 80021c0:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80021c2:	7dfb      	ldrb	r3, [r7, #23]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d163      	bne.n	8002290 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021cc:	4b3e      	ldr	r3, [pc, #248]	@ (80022c8 <HAL_ADC_Start_DMA+0x178>)
 80021ce:	4013      	ands	r3, r2
 80021d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a37      	ldr	r2, [pc, #220]	@ (80022bc <HAL_ADC_Start_DMA+0x16c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d002      	beq.n	80021e8 <HAL_ADC_Start_DMA+0x98>
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	e000      	b.n	80021ea <HAL_ADC_Start_DMA+0x9a>
 80021e8:	4b33      	ldr	r3, [pc, #204]	@ (80022b8 <HAL_ADC_Start_DMA+0x168>)
 80021ea:	68fa      	ldr	r2, [r7, #12]
 80021ec:	6812      	ldr	r2, [r2, #0]
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d002      	beq.n	80021f8 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021f2:	693b      	ldr	r3, [r7, #16]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d105      	bne.n	8002204 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002208:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800220c:	2b00      	cmp	r3, #0
 800220e:	d006      	beq.n	800221e <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002214:	f023 0206 	bic.w	r2, r3, #6
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	659a      	str	r2, [r3, #88]	@ 0x58
 800221c:	e002      	b.n	8002224 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2200      	movs	r2, #0
 8002222:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002228:	4a28      	ldr	r2, [pc, #160]	@ (80022cc <HAL_ADC_Start_DMA+0x17c>)
 800222a:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002230:	4a27      	ldr	r2, [pc, #156]	@ (80022d0 <HAL_ADC_Start_DMA+0x180>)
 8002232:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002238:	4a26      	ldr	r2, [pc, #152]	@ (80022d4 <HAL_ADC_Start_DMA+0x184>)
 800223a:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	221c      	movs	r2, #28
 8002242:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	685a      	ldr	r2, [r3, #4]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f042 0210 	orr.w	r2, r2, #16
 800225a:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002264:	4619      	mov	r1, r3
 8002266:	4610      	mov	r0, r2
 8002268:	f7ff fc8a 	bl	8001b80 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	3340      	adds	r3, #64	@ 0x40
 8002276:	4619      	mov	r1, r3
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f001 fac4 	bl	8003808 <HAL_DMA_Start_IT>
 8002280:	4603      	mov	r3, r0
 8002282:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fd85 	bl	8001d98 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800228e:	e00d      	b.n	80022ac <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 8002298:	e008      	b.n	80022ac <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80022a6:	e001      	b.n	80022ac <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80022a8:	2302      	movs	r3, #2
 80022aa:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80022ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3718      	adds	r7, #24
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40022000 	.word	0x40022000
 80022bc:	40022100 	.word	0x40022100
 80022c0:	40022300 	.word	0x40022300
 80022c4:	58026300 	.word	0x58026300
 80022c8:	fffff0fe 	.word	0xfffff0fe
 80022cc:	08002a9f 	.word	0x08002a9f
 80022d0:	08002b77 	.word	0x08002b77
 80022d4:	08002b93 	.word	0x08002b93

080022d8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80022ec:	b590      	push	{r4, r7, lr}
 80022ee:	b08d      	sub	sp, #52	@ 0x34
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80022fc:	2300      	movs	r3, #0
 80022fe:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	4a65      	ldr	r2, [pc, #404]	@ (800249c <HAL_ADC_ConfigChannel+0x1b0>)
 8002306:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800230e:	2b01      	cmp	r3, #1
 8002310:	d101      	bne.n	8002316 <HAL_ADC_ConfigChannel+0x2a>
 8002312:	2302      	movs	r3, #2
 8002314:	e2c7      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x5ba>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff fd4c 	bl	8001dc0 <LL_ADC_REG_IsConversionOngoing>
 8002328:	4603      	mov	r3, r0
 800232a:	2b00      	cmp	r3, #0
 800232c:	f040 82ac 	bne.w	8002888 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	db2c      	blt.n	8002392 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002340:	2b00      	cmp	r3, #0
 8002342:	d108      	bne.n	8002356 <HAL_ADC_ConfigChannel+0x6a>
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	0e9b      	lsrs	r3, r3, #26
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	2201      	movs	r2, #1
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	e016      	b.n	8002384 <HAL_ADC_ConfigChannel+0x98>
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	fa93 f3a3 	rbit	r3, r3
 8002362:	613b      	str	r3, [r7, #16]
  return result;
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 800236e:	2320      	movs	r3, #32
 8002370:	e003      	b.n	800237a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	fab3 f383 	clz	r3, r3
 8002378:	b2db      	uxtb	r3, r3
 800237a:	f003 031f 	and.w	r3, r3, #31
 800237e:	2201      	movs	r2, #1
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6812      	ldr	r2, [r2, #0]
 8002388:	69d1      	ldr	r1, [r2, #28]
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	430b      	orrs	r3, r1
 8002390:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6818      	ldr	r0, [r3, #0]
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	6859      	ldr	r1, [r3, #4]
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	f7ff fbc2 	bl	8001b28 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fd09 	bl	8001dc0 <LL_ADC_REG_IsConversionOngoing>
 80023ae:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f7ff fd16 	bl	8001de6 <LL_ADC_INJ_IsConversionOngoing>
 80023ba:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f040 80b8 	bne.w	8002534 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	f040 80b4 	bne.w	8002534 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6818      	ldr	r0, [r3, #0]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6819      	ldr	r1, [r3, #0]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	461a      	mov	r2, r3
 80023da:	f7ff fbe4 	bl	8001ba6 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80023de:	4b30      	ldr	r3, [pc, #192]	@ (80024a0 <HAL_ADC_ConfigChannel+0x1b4>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80023e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023ea:	d10b      	bne.n	8002404 <HAL_ADC_ConfigChannel+0x118>
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	695a      	ldr	r2, [r3, #20]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	f003 0307 	and.w	r3, r3, #7
 80023fc:	005b      	lsls	r3, r3, #1
 80023fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002402:	e01d      	b.n	8002440 <HAL_ADC_ConfigChannel+0x154>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f003 0310 	and.w	r3, r3, #16
 800240e:	2b00      	cmp	r3, #0
 8002410:	d10b      	bne.n	800242a <HAL_ADC_ConfigChannel+0x13e>
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	695a      	ldr	r2, [r3, #20]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	089b      	lsrs	r3, r3, #2
 800241e:	f003 0307 	and.w	r3, r3, #7
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	e00a      	b.n	8002440 <HAL_ADC_ConfigChannel+0x154>
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	695a      	ldr	r2, [r3, #20]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	089b      	lsrs	r3, r3, #2
 8002436:	f003 0304 	and.w	r3, r3, #4
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	2b04      	cmp	r3, #4
 8002448:	d02c      	beq.n	80024a4 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6818      	ldr	r0, [r3, #0]
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	6919      	ldr	r1, [r3, #16]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	6a3b      	ldr	r3, [r7, #32]
 8002458:	f7ff faff 	bl	8001a5a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6818      	ldr	r0, [r3, #0]
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	6919      	ldr	r1, [r3, #16]
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	7e5b      	ldrb	r3, [r3, #25]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d102      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x186>
 800246c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002470:	e000      	b.n	8002474 <HAL_ADC_ConfigChannel+0x188>
 8002472:	2300      	movs	r3, #0
 8002474:	461a      	mov	r2, r3
 8002476:	f7ff fb29 	bl	8001acc <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6818      	ldr	r0, [r3, #0]
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	6919      	ldr	r1, [r3, #16]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	7e1b      	ldrb	r3, [r3, #24]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d102      	bne.n	8002490 <HAL_ADC_ConfigChannel+0x1a4>
 800248a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800248e:	e000      	b.n	8002492 <HAL_ADC_ConfigChannel+0x1a6>
 8002490:	2300      	movs	r3, #0
 8002492:	461a      	mov	r2, r3
 8002494:	f7ff fb01 	bl	8001a9a <LL_ADC_SetDataRightShift>
 8002498:	e04c      	b.n	8002534 <HAL_ADC_ConfigChannel+0x248>
 800249a:	bf00      	nop
 800249c:	47ff0000 	.word	0x47ff0000
 80024a0:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	069b      	lsls	r3, r3, #26
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d107      	bne.n	80024c8 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80024c6:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024ce:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	069b      	lsls	r3, r3, #26
 80024d8:	429a      	cmp	r2, r3
 80024da:	d107      	bne.n	80024ec <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80024ea:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80024f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	069b      	lsls	r3, r3, #26
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d107      	bne.n	8002510 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800250e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002516:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	069b      	lsls	r3, r3, #26
 8002520:	429a      	cmp	r2, r3
 8002522:	d107      	bne.n	8002534 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002532:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4618      	mov	r0, r3
 800253a:	f7ff fc07 	bl	8001d4c <LL_ADC_IsEnabled>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	f040 81aa 	bne.w	800289a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6818      	ldr	r0, [r3, #0]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	6819      	ldr	r1, [r3, #0]
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	461a      	mov	r2, r3
 8002554:	f7ff fb52 	bl	8001bfc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002558:	683b      	ldr	r3, [r7, #0]
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	4a87      	ldr	r2, [pc, #540]	@ (800277c <HAL_ADC_ConfigChannel+0x490>)
 800255e:	4293      	cmp	r3, r2
 8002560:	f040 809a 	bne.w	8002698 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4984      	ldr	r1, [pc, #528]	@ (8002780 <HAL_ADC_ConfigChannel+0x494>)
 800256e:	428b      	cmp	r3, r1
 8002570:	d147      	bne.n	8002602 <HAL_ADC_ConfigChannel+0x316>
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4983      	ldr	r1, [pc, #524]	@ (8002784 <HAL_ADC_ConfigChannel+0x498>)
 8002578:	428b      	cmp	r3, r1
 800257a:	d040      	beq.n	80025fe <HAL_ADC_ConfigChannel+0x312>
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4981      	ldr	r1, [pc, #516]	@ (8002788 <HAL_ADC_ConfigChannel+0x49c>)
 8002582:	428b      	cmp	r3, r1
 8002584:	d039      	beq.n	80025fa <HAL_ADC_ConfigChannel+0x30e>
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4980      	ldr	r1, [pc, #512]	@ (800278c <HAL_ADC_ConfigChannel+0x4a0>)
 800258c:	428b      	cmp	r3, r1
 800258e:	d032      	beq.n	80025f6 <HAL_ADC_ConfigChannel+0x30a>
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	497e      	ldr	r1, [pc, #504]	@ (8002790 <HAL_ADC_ConfigChannel+0x4a4>)
 8002596:	428b      	cmp	r3, r1
 8002598:	d02b      	beq.n	80025f2 <HAL_ADC_ConfigChannel+0x306>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	497d      	ldr	r1, [pc, #500]	@ (8002794 <HAL_ADC_ConfigChannel+0x4a8>)
 80025a0:	428b      	cmp	r3, r1
 80025a2:	d024      	beq.n	80025ee <HAL_ADC_ConfigChannel+0x302>
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	497b      	ldr	r1, [pc, #492]	@ (8002798 <HAL_ADC_ConfigChannel+0x4ac>)
 80025aa:	428b      	cmp	r3, r1
 80025ac:	d01d      	beq.n	80025ea <HAL_ADC_ConfigChannel+0x2fe>
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	497a      	ldr	r1, [pc, #488]	@ (800279c <HAL_ADC_ConfigChannel+0x4b0>)
 80025b4:	428b      	cmp	r3, r1
 80025b6:	d016      	beq.n	80025e6 <HAL_ADC_ConfigChannel+0x2fa>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4978      	ldr	r1, [pc, #480]	@ (80027a0 <HAL_ADC_ConfigChannel+0x4b4>)
 80025be:	428b      	cmp	r3, r1
 80025c0:	d00f      	beq.n	80025e2 <HAL_ADC_ConfigChannel+0x2f6>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4977      	ldr	r1, [pc, #476]	@ (80027a4 <HAL_ADC_ConfigChannel+0x4b8>)
 80025c8:	428b      	cmp	r3, r1
 80025ca:	d008      	beq.n	80025de <HAL_ADC_ConfigChannel+0x2f2>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4975      	ldr	r1, [pc, #468]	@ (80027a8 <HAL_ADC_ConfigChannel+0x4bc>)
 80025d2:	428b      	cmp	r3, r1
 80025d4:	d101      	bne.n	80025da <HAL_ADC_ConfigChannel+0x2ee>
 80025d6:	4b75      	ldr	r3, [pc, #468]	@ (80027ac <HAL_ADC_ConfigChannel+0x4c0>)
 80025d8:	e05a      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025da:	2300      	movs	r3, #0
 80025dc:	e058      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025de:	4b74      	ldr	r3, [pc, #464]	@ (80027b0 <HAL_ADC_ConfigChannel+0x4c4>)
 80025e0:	e056      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025e2:	4b74      	ldr	r3, [pc, #464]	@ (80027b4 <HAL_ADC_ConfigChannel+0x4c8>)
 80025e4:	e054      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025e6:	4b6e      	ldr	r3, [pc, #440]	@ (80027a0 <HAL_ADC_ConfigChannel+0x4b4>)
 80025e8:	e052      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025ea:	4b6c      	ldr	r3, [pc, #432]	@ (800279c <HAL_ADC_ConfigChannel+0x4b0>)
 80025ec:	e050      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025ee:	4b72      	ldr	r3, [pc, #456]	@ (80027b8 <HAL_ADC_ConfigChannel+0x4cc>)
 80025f0:	e04e      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025f2:	4b72      	ldr	r3, [pc, #456]	@ (80027bc <HAL_ADC_ConfigChannel+0x4d0>)
 80025f4:	e04c      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025f6:	4b72      	ldr	r3, [pc, #456]	@ (80027c0 <HAL_ADC_ConfigChannel+0x4d4>)
 80025f8:	e04a      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025fa:	4b72      	ldr	r3, [pc, #456]	@ (80027c4 <HAL_ADC_ConfigChannel+0x4d8>)
 80025fc:	e048      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 80025fe:	2301      	movs	r3, #1
 8002600:	e046      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	4970      	ldr	r1, [pc, #448]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4dc>)
 8002608:	428b      	cmp	r3, r1
 800260a:	d140      	bne.n	800268e <HAL_ADC_ConfigChannel+0x3a2>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	495c      	ldr	r1, [pc, #368]	@ (8002784 <HAL_ADC_ConfigChannel+0x498>)
 8002612:	428b      	cmp	r3, r1
 8002614:	d039      	beq.n	800268a <HAL_ADC_ConfigChannel+0x39e>
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	495b      	ldr	r1, [pc, #364]	@ (8002788 <HAL_ADC_ConfigChannel+0x49c>)
 800261c:	428b      	cmp	r3, r1
 800261e:	d032      	beq.n	8002686 <HAL_ADC_ConfigChannel+0x39a>
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4959      	ldr	r1, [pc, #356]	@ (800278c <HAL_ADC_ConfigChannel+0x4a0>)
 8002626:	428b      	cmp	r3, r1
 8002628:	d02b      	beq.n	8002682 <HAL_ADC_ConfigChannel+0x396>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4958      	ldr	r1, [pc, #352]	@ (8002790 <HAL_ADC_ConfigChannel+0x4a4>)
 8002630:	428b      	cmp	r3, r1
 8002632:	d024      	beq.n	800267e <HAL_ADC_ConfigChannel+0x392>
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4956      	ldr	r1, [pc, #344]	@ (8002794 <HAL_ADC_ConfigChannel+0x4a8>)
 800263a:	428b      	cmp	r3, r1
 800263c:	d01d      	beq.n	800267a <HAL_ADC_ConfigChannel+0x38e>
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4955      	ldr	r1, [pc, #340]	@ (8002798 <HAL_ADC_ConfigChannel+0x4ac>)
 8002644:	428b      	cmp	r3, r1
 8002646:	d016      	beq.n	8002676 <HAL_ADC_ConfigChannel+0x38a>
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4953      	ldr	r1, [pc, #332]	@ (800279c <HAL_ADC_ConfigChannel+0x4b0>)
 800264e:	428b      	cmp	r3, r1
 8002650:	d00f      	beq.n	8002672 <HAL_ADC_ConfigChannel+0x386>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4952      	ldr	r1, [pc, #328]	@ (80027a0 <HAL_ADC_ConfigChannel+0x4b4>)
 8002658:	428b      	cmp	r3, r1
 800265a:	d008      	beq.n	800266e <HAL_ADC_ConfigChannel+0x382>
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4951      	ldr	r1, [pc, #324]	@ (80027a8 <HAL_ADC_ConfigChannel+0x4bc>)
 8002662:	428b      	cmp	r3, r1
 8002664:	d101      	bne.n	800266a <HAL_ADC_ConfigChannel+0x37e>
 8002666:	4b51      	ldr	r3, [pc, #324]	@ (80027ac <HAL_ADC_ConfigChannel+0x4c0>)
 8002668:	e012      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 800266a:	2300      	movs	r3, #0
 800266c:	e010      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 800266e:	4b51      	ldr	r3, [pc, #324]	@ (80027b4 <HAL_ADC_ConfigChannel+0x4c8>)
 8002670:	e00e      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 8002672:	4b4b      	ldr	r3, [pc, #300]	@ (80027a0 <HAL_ADC_ConfigChannel+0x4b4>)
 8002674:	e00c      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 8002676:	4b49      	ldr	r3, [pc, #292]	@ (800279c <HAL_ADC_ConfigChannel+0x4b0>)
 8002678:	e00a      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 800267a:	4b4f      	ldr	r3, [pc, #316]	@ (80027b8 <HAL_ADC_ConfigChannel+0x4cc>)
 800267c:	e008      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 800267e:	4b4f      	ldr	r3, [pc, #316]	@ (80027bc <HAL_ADC_ConfigChannel+0x4d0>)
 8002680:	e006      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 8002682:	4b4f      	ldr	r3, [pc, #316]	@ (80027c0 <HAL_ADC_ConfigChannel+0x4d4>)
 8002684:	e004      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 8002686:	4b4f      	ldr	r3, [pc, #316]	@ (80027c4 <HAL_ADC_ConfigChannel+0x4d8>)
 8002688:	e002      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 800268a:	2301      	movs	r3, #1
 800268c:	e000      	b.n	8002690 <HAL_ADC_ConfigChannel+0x3a4>
 800268e:	2300      	movs	r3, #0
 8002690:	4619      	mov	r1, r3
 8002692:	4610      	mov	r0, r2
 8002694:	f7ff f9ae 	bl	80019f4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	f280 80fc 	bge.w	800289a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a36      	ldr	r2, [pc, #216]	@ (8002780 <HAL_ADC_ConfigChannel+0x494>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d004      	beq.n	80026b6 <HAL_ADC_ConfigChannel+0x3ca>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a45      	ldr	r2, [pc, #276]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4dc>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d101      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x3ce>
 80026b6:	4b45      	ldr	r3, [pc, #276]	@ (80027cc <HAL_ADC_ConfigChannel+0x4e0>)
 80026b8:	e000      	b.n	80026bc <HAL_ADC_ConfigChannel+0x3d0>
 80026ba:	4b45      	ldr	r3, [pc, #276]	@ (80027d0 <HAL_ADC_ConfigChannel+0x4e4>)
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff f98b 	bl	80019d8 <LL_ADC_GetCommonPathInternalCh>
 80026c2:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a2d      	ldr	r2, [pc, #180]	@ (8002780 <HAL_ADC_ConfigChannel+0x494>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d004      	beq.n	80026d8 <HAL_ADC_ConfigChannel+0x3ec>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a3d      	ldr	r2, [pc, #244]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4dc>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d10e      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x40a>
 80026d8:	4829      	ldr	r0, [pc, #164]	@ (8002780 <HAL_ADC_ConfigChannel+0x494>)
 80026da:	f7ff fb37 	bl	8001d4c <LL_ADC_IsEnabled>
 80026de:	4604      	mov	r4, r0
 80026e0:	4839      	ldr	r0, [pc, #228]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4dc>)
 80026e2:	f7ff fb33 	bl	8001d4c <LL_ADC_IsEnabled>
 80026e6:	4603      	mov	r3, r0
 80026e8:	4323      	orrs	r3, r4
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	bf0c      	ite	eq
 80026ee:	2301      	moveq	r3, #1
 80026f0:	2300      	movne	r3, #0
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	e008      	b.n	8002708 <HAL_ADC_ConfigChannel+0x41c>
 80026f6:	4837      	ldr	r0, [pc, #220]	@ (80027d4 <HAL_ADC_ConfigChannel+0x4e8>)
 80026f8:	f7ff fb28 	bl	8001d4c <LL_ADC_IsEnabled>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	bf0c      	ite	eq
 8002702:	2301      	moveq	r3, #1
 8002704:	2300      	movne	r3, #0
 8002706:	b2db      	uxtb	r3, r3
 8002708:	2b00      	cmp	r3, #0
 800270a:	f000 80b3 	beq.w	8002874 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a31      	ldr	r2, [pc, #196]	@ (80027d8 <HAL_ADC_ConfigChannel+0x4ec>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d165      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x4f8>
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800271e:	2b00      	cmp	r3, #0
 8002720:	d160      	bne.n	80027e4 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a2b      	ldr	r2, [pc, #172]	@ (80027d4 <HAL_ADC_ConfigChannel+0x4e8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	f040 80b6 	bne.w	800289a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a13      	ldr	r2, [pc, #76]	@ (8002780 <HAL_ADC_ConfigChannel+0x494>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d004      	beq.n	8002742 <HAL_ADC_ConfigChannel+0x456>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a22      	ldr	r2, [pc, #136]	@ (80027c8 <HAL_ADC_ConfigChannel+0x4dc>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d101      	bne.n	8002746 <HAL_ADC_ConfigChannel+0x45a>
 8002742:	4a22      	ldr	r2, [pc, #136]	@ (80027cc <HAL_ADC_ConfigChannel+0x4e0>)
 8002744:	e000      	b.n	8002748 <HAL_ADC_ConfigChannel+0x45c>
 8002746:	4a22      	ldr	r2, [pc, #136]	@ (80027d0 <HAL_ADC_ConfigChannel+0x4e4>)
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800274e:	4619      	mov	r1, r3
 8002750:	4610      	mov	r0, r2
 8002752:	f7ff f92e 	bl	80019b2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002756:	4b21      	ldr	r3, [pc, #132]	@ (80027dc <HAL_ADC_ConfigChannel+0x4f0>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	099b      	lsrs	r3, r3, #6
 800275c:	4a20      	ldr	r2, [pc, #128]	@ (80027e0 <HAL_ADC_ConfigChannel+0x4f4>)
 800275e:	fba2 2303 	umull	r2, r3, r2, r3
 8002762:	099b      	lsrs	r3, r3, #6
 8002764:	3301      	adds	r3, #1
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800276a:	e002      	b.n	8002772 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	3b01      	subs	r3, #1
 8002770:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1f9      	bne.n	800276c <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002778:	e08f      	b.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
 800277a:	bf00      	nop
 800277c:	47ff0000 	.word	0x47ff0000
 8002780:	40022000 	.word	0x40022000
 8002784:	04300002 	.word	0x04300002
 8002788:	08600004 	.word	0x08600004
 800278c:	0c900008 	.word	0x0c900008
 8002790:	10c00010 	.word	0x10c00010
 8002794:	14f00020 	.word	0x14f00020
 8002798:	2a000400 	.word	0x2a000400
 800279c:	2e300800 	.word	0x2e300800
 80027a0:	32601000 	.word	0x32601000
 80027a4:	43210000 	.word	0x43210000
 80027a8:	4b840000 	.word	0x4b840000
 80027ac:	4fb80000 	.word	0x4fb80000
 80027b0:	47520000 	.word	0x47520000
 80027b4:	36902000 	.word	0x36902000
 80027b8:	25b00200 	.word	0x25b00200
 80027bc:	21800100 	.word	0x21800100
 80027c0:	1d500080 	.word	0x1d500080
 80027c4:	19200040 	.word	0x19200040
 80027c8:	40022100 	.word	0x40022100
 80027cc:	40022300 	.word	0x40022300
 80027d0:	58026300 	.word	0x58026300
 80027d4:	58026000 	.word	0x58026000
 80027d8:	cb840000 	.word	0xcb840000
 80027dc:	24000000 	.word	0x24000000
 80027e0:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a31      	ldr	r2, [pc, #196]	@ (80028b0 <HAL_ADC_ConfigChannel+0x5c4>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d11e      	bne.n	800282c <HAL_ADC_ConfigChannel+0x540>
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d119      	bne.n	800282c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a2d      	ldr	r2, [pc, #180]	@ (80028b4 <HAL_ADC_ConfigChannel+0x5c8>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d14b      	bne.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a2c      	ldr	r2, [pc, #176]	@ (80028b8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d004      	beq.n	8002816 <HAL_ADC_ConfigChannel+0x52a>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a2a      	ldr	r2, [pc, #168]	@ (80028bc <HAL_ADC_ConfigChannel+0x5d0>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d101      	bne.n	800281a <HAL_ADC_ConfigChannel+0x52e>
 8002816:	4a2a      	ldr	r2, [pc, #168]	@ (80028c0 <HAL_ADC_ConfigChannel+0x5d4>)
 8002818:	e000      	b.n	800281c <HAL_ADC_ConfigChannel+0x530>
 800281a:	4a2a      	ldr	r2, [pc, #168]	@ (80028c4 <HAL_ADC_ConfigChannel+0x5d8>)
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002822:	4619      	mov	r1, r3
 8002824:	4610      	mov	r0, r2
 8002826:	f7ff f8c4 	bl	80019b2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800282a:	e036      	b.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a25      	ldr	r2, [pc, #148]	@ (80028c8 <HAL_ADC_ConfigChannel+0x5dc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d131      	bne.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d12c      	bne.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1b      	ldr	r2, [pc, #108]	@ (80028b4 <HAL_ADC_ConfigChannel+0x5c8>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d127      	bne.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a1a      	ldr	r2, [pc, #104]	@ (80028b8 <HAL_ADC_ConfigChannel+0x5cc>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d004      	beq.n	800285e <HAL_ADC_ConfigChannel+0x572>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a18      	ldr	r2, [pc, #96]	@ (80028bc <HAL_ADC_ConfigChannel+0x5d0>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d101      	bne.n	8002862 <HAL_ADC_ConfigChannel+0x576>
 800285e:	4a18      	ldr	r2, [pc, #96]	@ (80028c0 <HAL_ADC_ConfigChannel+0x5d4>)
 8002860:	e000      	b.n	8002864 <HAL_ADC_ConfigChannel+0x578>
 8002862:	4a18      	ldr	r2, [pc, #96]	@ (80028c4 <HAL_ADC_ConfigChannel+0x5d8>)
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800286a:	4619      	mov	r1, r3
 800286c:	4610      	mov	r0, r2
 800286e:	f7ff f8a0 	bl	80019b2 <LL_ADC_SetCommonPathInternalCh>
 8002872:	e012      	b.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002878:	f043 0220 	orr.w	r2, r3, #32
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8002880:	2301      	movs	r3, #1
 8002882:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002886:	e008      	b.n	800289a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800288c:	f043 0220 	orr.w	r2, r3, #32
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80028a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3734      	adds	r7, #52	@ 0x34
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd90      	pop	{r4, r7, pc}
 80028ae:	bf00      	nop
 80028b0:	c7520000 	.word	0xc7520000
 80028b4:	58026000 	.word	0x58026000
 80028b8:	40022000 	.word	0x40022000
 80028bc:	40022100 	.word	0x40022100
 80028c0:	40022300 	.word	0x40022300
 80028c4:	58026300 	.word	0x58026300
 80028c8:	cfb80000 	.word	0xcfb80000

080028cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fa37 	bl	8001d4c <LL_ADC_IsEnabled>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d16e      	bne.n	80029c2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	689a      	ldr	r2, [r3, #8]
 80028ea:	4b38      	ldr	r3, [pc, #224]	@ (80029cc <ADC_Enable+0x100>)
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d00d      	beq.n	800290e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028f6:	f043 0210 	orr.w	r2, r3, #16
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002902:	f043 0201 	orr.w	r2, r3, #1
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e05a      	b.n	80029c4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4618      	mov	r0, r3
 8002914:	f7ff f9f2 	bl	8001cfc <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002918:	f7ff f80a 	bl	8001930 <HAL_GetTick>
 800291c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a2b      	ldr	r2, [pc, #172]	@ (80029d0 <ADC_Enable+0x104>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d004      	beq.n	8002932 <ADC_Enable+0x66>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a29      	ldr	r2, [pc, #164]	@ (80029d4 <ADC_Enable+0x108>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d101      	bne.n	8002936 <ADC_Enable+0x6a>
 8002932:	4b29      	ldr	r3, [pc, #164]	@ (80029d8 <ADC_Enable+0x10c>)
 8002934:	e000      	b.n	8002938 <ADC_Enable+0x6c>
 8002936:	4b29      	ldr	r3, [pc, #164]	@ (80029dc <ADC_Enable+0x110>)
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff f983 	bl	8001c44 <LL_ADC_GetMultimode>
 800293e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a23      	ldr	r2, [pc, #140]	@ (80029d4 <ADC_Enable+0x108>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d002      	beq.n	8002950 <ADC_Enable+0x84>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	e000      	b.n	8002952 <ADC_Enable+0x86>
 8002950:	4b1f      	ldr	r3, [pc, #124]	@ (80029d0 <ADC_Enable+0x104>)
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	6812      	ldr	r2, [r2, #0]
 8002956:	4293      	cmp	r3, r2
 8002958:	d02c      	beq.n	80029b4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d130      	bne.n	80029c2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002960:	e028      	b.n	80029b4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff f9f0 	bl	8001d4c <LL_ADC_IsEnabled>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d104      	bne.n	800297c <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff f9c0 	bl	8001cfc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800297c:	f7fe ffd8 	bl	8001930 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	2b02      	cmp	r3, #2
 8002988:	d914      	bls.n	80029b4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0301 	and.w	r3, r3, #1
 8002994:	2b01      	cmp	r3, #1
 8002996:	d00d      	beq.n	80029b4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299c:	f043 0210 	orr.w	r2, r3, #16
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029a8:	f043 0201 	orr.w	r2, r3, #1
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e007      	b.n	80029c4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d1cf      	bne.n	8002962 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80029c2:	2300      	movs	r3, #0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3710      	adds	r7, #16
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	8000003f 	.word	0x8000003f
 80029d0:	40022000 	.word	0x40022000
 80029d4:	40022100 	.word	0x40022100
 80029d8:	40022300 	.word	0x40022300
 80029dc:	58026300 	.word	0x58026300

080029e0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b084      	sub	sp, #16
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f7ff f9c0 	bl	8001d72 <LL_ADC_IsDisableOngoing>
 80029f2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f7ff f9a7 	bl	8001d4c <LL_ADC_IsEnabled>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d047      	beq.n	8002a94 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d144      	bne.n	8002a94 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 030d 	and.w	r3, r3, #13
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d10c      	bne.n	8002a32 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff f981 	bl	8001d24 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2203      	movs	r2, #3
 8002a28:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002a2a:	f7fe ff81 	bl	8001930 <HAL_GetTick>
 8002a2e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a30:	e029      	b.n	8002a86 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a36:	f043 0210 	orr.w	r2, r3, #16
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a42:	f043 0201 	orr.w	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e023      	b.n	8002a96 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a4e:	f7fe ff6f 	bl	8001930 <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d914      	bls.n	8002a86 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f003 0301 	and.w	r3, r3, #1
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d00d      	beq.n	8002a86 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a6e:	f043 0210 	orr.w	r2, r3, #16
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a7a:	f043 0201 	orr.w	r2, r3, #1
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	e007      	b.n	8002a96 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f003 0301 	and.w	r3, r3, #1
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d1dc      	bne.n	8002a4e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3710      	adds	r7, #16
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b084      	sub	sp, #16
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aaa:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d14b      	bne.n	8002b50 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002abc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d021      	beq.n	8002b16 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f813 	bl	8001b02 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d032      	beq.n	8002b48 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d12b      	bne.n	8002b48 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002af4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d11f      	bne.n	8002b48 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0c:	f043 0201 	orr.w	r2, r3, #1
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b14:	e018      	b.n	8002b48 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	f003 0303 	and.w	r3, r3, #3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d111      	bne.n	8002b48 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d105      	bne.n	8002b48 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b40:	f043 0201 	orr.w	r2, r3, #1
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f7fd feb7 	bl	80008bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002b4e:	e00e      	b.n	8002b6e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b54:	f003 0310 	and.w	r3, r3, #16
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d003      	beq.n	8002b64 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002b5c:	68f8      	ldr	r0, [r7, #12]
 8002b5e:	f7ff fbbb 	bl	80022d8 <HAL_ADC_ErrorCallback>
}
 8002b62:	e004      	b.n	8002b6e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6a:	6878      	ldr	r0, [r7, #4]
 8002b6c:	4798      	blx	r3
}
 8002b6e:	bf00      	nop
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b76:	b580      	push	{r7, lr}
 8002b78:	b084      	sub	sp, #16
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b82:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f7fd feb5 	bl	80008f4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}

08002b92 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b92:	b580      	push	{r7, lr}
 8002b94:	b084      	sub	sp, #16
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b9e:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bb0:	f043 0204 	orr.w	r2, r3, #4
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f7ff fb8d 	bl	80022d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bbe:	bf00      	nop
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
	...

08002bc8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a7a      	ldr	r2, [pc, #488]	@ (8002dc0 <ADC_ConfigureBoostMode+0x1f8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d004      	beq.n	8002be4 <ADC_ConfigureBoostMode+0x1c>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	4a79      	ldr	r2, [pc, #484]	@ (8002dc4 <ADC_ConfigureBoostMode+0x1fc>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d109      	bne.n	8002bf8 <ADC_ConfigureBoostMode+0x30>
 8002be4:	4b78      	ldr	r3, [pc, #480]	@ (8002dc8 <ADC_ConfigureBoostMode+0x200>)
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf14      	ite	ne
 8002bf0:	2301      	movne	r3, #1
 8002bf2:	2300      	moveq	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	e008      	b.n	8002c0a <ADC_ConfigureBoostMode+0x42>
 8002bf8:	4b74      	ldr	r3, [pc, #464]	@ (8002dcc <ADC_ConfigureBoostMode+0x204>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	bf14      	ite	ne
 8002c04:	2301      	movne	r3, #1
 8002c06:	2300      	moveq	r3, #0
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d01c      	beq.n	8002c48 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002c0e:	f004 faf3 	bl	80071f8 <HAL_RCC_GetHCLKFreq>
 8002c12:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685b      	ldr	r3, [r3, #4]
 8002c18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c1c:	d010      	beq.n	8002c40 <ADC_ConfigureBoostMode+0x78>
 8002c1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002c22:	d873      	bhi.n	8002d0c <ADC_ConfigureBoostMode+0x144>
 8002c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c28:	d002      	beq.n	8002c30 <ADC_ConfigureBoostMode+0x68>
 8002c2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002c2e:	d16d      	bne.n	8002d0c <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	0c1b      	lsrs	r3, r3, #16
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3c:	60fb      	str	r3, [r7, #12]
        break;
 8002c3e:	e068      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	60fb      	str	r3, [r7, #12]
        break;
 8002c46:	e064      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002c48:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002c4c:	f04f 0100 	mov.w	r1, #0
 8002c50:	f005 fd38 	bl	80086c4 <HAL_RCCEx_GetPeriphCLKFreq>
 8002c54:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c5e:	d051      	beq.n	8002d04 <ADC_ConfigureBoostMode+0x13c>
 8002c60:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8002c64:	d854      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002c66:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c6a:	d047      	beq.n	8002cfc <ADC_ConfigureBoostMode+0x134>
 8002c6c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8002c70:	d84e      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002c72:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c76:	d03d      	beq.n	8002cf4 <ADC_ConfigureBoostMode+0x12c>
 8002c78:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8002c7c:	d848      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002c7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c82:	d033      	beq.n	8002cec <ADC_ConfigureBoostMode+0x124>
 8002c84:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c88:	d842      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002c8a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c8e:	d029      	beq.n	8002ce4 <ADC_ConfigureBoostMode+0x11c>
 8002c90:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8002c94:	d83c      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002c96:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002c9a:	d01a      	beq.n	8002cd2 <ADC_ConfigureBoostMode+0x10a>
 8002c9c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8002ca0:	d836      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002ca2:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002ca6:	d014      	beq.n	8002cd2 <ADC_ConfigureBoostMode+0x10a>
 8002ca8:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8002cac:	d830      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002cae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cb2:	d00e      	beq.n	8002cd2 <ADC_ConfigureBoostMode+0x10a>
 8002cb4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002cb8:	d82a      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002cba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002cbe:	d008      	beq.n	8002cd2 <ADC_ConfigureBoostMode+0x10a>
 8002cc0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002cc4:	d824      	bhi.n	8002d10 <ADC_ConfigureBoostMode+0x148>
 8002cc6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002cca:	d002      	beq.n	8002cd2 <ADC_ConfigureBoostMode+0x10a>
 8002ccc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002cd0:	d11e      	bne.n	8002d10 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	685b      	ldr	r3, [r3, #4]
 8002cd6:	0c9b      	lsrs	r3, r3, #18
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	68fa      	ldr	r2, [r7, #12]
 8002cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce0:	60fb      	str	r3, [r7, #12]
        break;
 8002ce2:	e016      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	091b      	lsrs	r3, r3, #4
 8002ce8:	60fb      	str	r3, [r7, #12]
        break;
 8002cea:	e012      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	60fb      	str	r3, [r7, #12]
        break;
 8002cf2:	e00e      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	099b      	lsrs	r3, r3, #6
 8002cf8:	60fb      	str	r3, [r7, #12]
        break;
 8002cfa:	e00a      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	09db      	lsrs	r3, r3, #7
 8002d00:	60fb      	str	r3, [r7, #12]
        break;
 8002d02:	e006      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	0a1b      	lsrs	r3, r3, #8
 8002d08:	60fb      	str	r3, [r7, #12]
        break;
 8002d0a:	e002      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
        break;
 8002d0c:	bf00      	nop
 8002d0e:	e000      	b.n	8002d12 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002d10:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002d12:	f7fe fe19 	bl	8001948 <HAL_GetREVID>
 8002d16:	4603      	mov	r3, r0
 8002d18:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d815      	bhi.n	8002d4c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	4a2b      	ldr	r2, [pc, #172]	@ (8002dd0 <ADC_ConfigureBoostMode+0x208>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d908      	bls.n	8002d3a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d36:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002d38:	e03e      	b.n	8002db8 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689a      	ldr	r2, [r3, #8]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d48:	609a      	str	r2, [r3, #8]
}
 8002d4a:	e035      	b.n	8002db8 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	085b      	lsrs	r3, r3, #1
 8002d50:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	4a1f      	ldr	r2, [pc, #124]	@ (8002dd4 <ADC_ConfigureBoostMode+0x20c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d808      	bhi.n	8002d6c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689a      	ldr	r2, [r3, #8]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002d68:	609a      	str	r2, [r3, #8]
}
 8002d6a:	e025      	b.n	8002db8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4a1a      	ldr	r2, [pc, #104]	@ (8002dd8 <ADC_ConfigureBoostMode+0x210>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d80a      	bhi.n	8002d8a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	689b      	ldr	r3, [r3, #8]
 8002d7a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d86:	609a      	str	r2, [r3, #8]
}
 8002d88:	e016      	b.n	8002db8 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4a13      	ldr	r2, [pc, #76]	@ (8002ddc <ADC_ConfigureBoostMode+0x214>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d80a      	bhi.n	8002da8 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002da4:	609a      	str	r2, [r3, #8]
}
 8002da6:	e007      	b.n	8002db8 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	689a      	ldr	r2, [r3, #8]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002db6:	609a      	str	r2, [r3, #8]
}
 8002db8:	bf00      	nop
 8002dba:	3710      	adds	r7, #16
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	40022000 	.word	0x40022000
 8002dc4:	40022100 	.word	0x40022100
 8002dc8:	40022300 	.word	0x40022300
 8002dcc:	58026300 	.word	0x58026300
 8002dd0:	01312d00 	.word	0x01312d00
 8002dd4:	005f5e10 	.word	0x005f5e10
 8002dd8:	00bebc20 	.word	0x00bebc20
 8002ddc:	017d7840 	.word	0x017d7840

08002de0 <LL_ADC_StartCalibration>:
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	689a      	ldr	r2, [r3, #8]
 8002df0:	4b09      	ldr	r3, [pc, #36]	@ (8002e18 <LL_ADC_StartCalibration+0x38>)
 8002df2:	4013      	ands	r3, r2
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e00:	430a      	orrs	r2, r1
 8002e02:	4313      	orrs	r3, r2
 8002e04:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	609a      	str	r2, [r3, #8]
}
 8002e0c:	bf00      	nop
 8002e0e:	3714      	adds	r7, #20
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	3ffeffc0 	.word	0x3ffeffc0

08002e1c <LL_ADC_IsCalibrationOnGoing>:
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e30:	d101      	bne.n	8002e36 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b086      	sub	sp, #24
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002e50:	2300      	movs	r3, #0
 8002e52:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_ADCEx_Calibration_Start+0x1e>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e04c      	b.n	8002efc <HAL_ADCEx_Calibration_Start+0xb8>
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f7ff fdb8 	bl	80029e0 <ADC_Disable>
 8002e70:	4603      	mov	r3, r0
 8002e72:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002e74:	7dfb      	ldrb	r3, [r7, #23]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d135      	bne.n	8002ee6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e7e:	4b21      	ldr	r3, [pc, #132]	@ (8002f04 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002e80:	4013      	ands	r3, r2
 8002e82:	f043 0202 	orr.w	r2, r3, #2
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	68b9      	ldr	r1, [r7, #8]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7ff ffa4 	bl	8002de0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002e98:	e014      	b.n	8002ec4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	4a19      	ldr	r2, [pc, #100]	@ (8002f08 <HAL_ADCEx_Calibration_Start+0xc4>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d30d      	bcc.n	8002ec4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eac:	f023 0312 	bic.w	r3, r3, #18
 8002eb0:	f043 0210 	orr.w	r2, r3, #16
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e01b      	b.n	8002efc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ffa7 	bl	8002e1c <LL_ADC_IsCalibrationOnGoing>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e2      	bne.n	8002e9a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed8:	f023 0303 	bic.w	r3, r3, #3
 8002edc:	f043 0201 	orr.w	r2, r3, #1
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ee4:	e005      	b.n	8002ef2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002eea:	f043 0210 	orr.w	r2, r3, #16
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002efa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3718      	adds	r7, #24
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	ffffeefd 	.word	0xffffeefd
 8002f08:	25c3f800 	.word	0x25c3f800

08002f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b085      	sub	sp, #20
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f4c <__NVIC_SetPriorityGrouping+0x40>)
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f28:	4013      	ands	r3, r2
 8002f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002f34:	4b06      	ldr	r3, [pc, #24]	@ (8002f50 <__NVIC_SetPriorityGrouping+0x44>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f3a:	4a04      	ldr	r2, [pc, #16]	@ (8002f4c <__NVIC_SetPriorityGrouping+0x40>)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	60d3      	str	r3, [r2, #12]
}
 8002f40:	bf00      	nop
 8002f42:	3714      	adds	r7, #20
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	e000ed00 	.word	0xe000ed00
 8002f50:	05fa0000 	.word	0x05fa0000

08002f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f54:	b480      	push	{r7}
 8002f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f58:	4b04      	ldr	r3, [pc, #16]	@ (8002f6c <__NVIC_GetPriorityGrouping+0x18>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	0a1b      	lsrs	r3, r3, #8
 8002f5e:	f003 0307 	and.w	r3, r3, #7
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	e000ed00 	.word	0xe000ed00

08002f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002f7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	db0b      	blt.n	8002f9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f82:	88fb      	ldrh	r3, [r7, #6]
 8002f84:	f003 021f 	and.w	r2, r3, #31
 8002f88:	4907      	ldr	r1, [pc, #28]	@ (8002fa8 <__NVIC_EnableIRQ+0x38>)
 8002f8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f8e:	095b      	lsrs	r3, r3, #5
 8002f90:	2001      	movs	r0, #1
 8002f92:	fa00 f202 	lsl.w	r2, r0, r2
 8002f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	e000e100 	.word	0xe000e100

08002fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b083      	sub	sp, #12
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	6039      	str	r1, [r7, #0]
 8002fb6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002fb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	db0a      	blt.n	8002fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	490c      	ldr	r1, [pc, #48]	@ (8002ff8 <__NVIC_SetPriority+0x4c>)
 8002fc6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002fca:	0112      	lsls	r2, r2, #4
 8002fcc:	b2d2      	uxtb	r2, r2
 8002fce:	440b      	add	r3, r1
 8002fd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fd4:	e00a      	b.n	8002fec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	4908      	ldr	r1, [pc, #32]	@ (8002ffc <__NVIC_SetPriority+0x50>)
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	f003 030f 	and.w	r3, r3, #15
 8002fe2:	3b04      	subs	r3, #4
 8002fe4:	0112      	lsls	r2, r2, #4
 8002fe6:	b2d2      	uxtb	r2, r2
 8002fe8:	440b      	add	r3, r1
 8002fea:	761a      	strb	r2, [r3, #24]
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	e000e100 	.word	0xe000e100
 8002ffc:	e000ed00 	.word	0xe000ed00

08003000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003000:	b480      	push	{r7}
 8003002:	b089      	sub	sp, #36	@ 0x24
 8003004:	af00      	add	r7, sp, #0
 8003006:	60f8      	str	r0, [r7, #12]
 8003008:	60b9      	str	r1, [r7, #8]
 800300a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	f003 0307 	and.w	r3, r3, #7
 8003012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	f1c3 0307 	rsb	r3, r3, #7
 800301a:	2b04      	cmp	r3, #4
 800301c:	bf28      	it	cs
 800301e:	2304      	movcs	r3, #4
 8003020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003022:	69fb      	ldr	r3, [r7, #28]
 8003024:	3304      	adds	r3, #4
 8003026:	2b06      	cmp	r3, #6
 8003028:	d902      	bls.n	8003030 <NVIC_EncodePriority+0x30>
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	3b03      	subs	r3, #3
 800302e:	e000      	b.n	8003032 <NVIC_EncodePriority+0x32>
 8003030:	2300      	movs	r3, #0
 8003032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003034:	f04f 32ff 	mov.w	r2, #4294967295
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43da      	mvns	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	401a      	ands	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003048:	f04f 31ff 	mov.w	r1, #4294967295
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	fa01 f303 	lsl.w	r3, r1, r3
 8003052:	43d9      	mvns	r1, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003058:	4313      	orrs	r3, r2
         );
}
 800305a:	4618      	mov	r0, r3
 800305c:	3724      	adds	r7, #36	@ 0x24
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
	...

08003068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3b01      	subs	r3, #1
 8003074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003078:	d301      	bcc.n	800307e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800307a:	2301      	movs	r3, #1
 800307c:	e00f      	b.n	800309e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800307e:	4a0a      	ldr	r2, [pc, #40]	@ (80030a8 <SysTick_Config+0x40>)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	3b01      	subs	r3, #1
 8003084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003086:	210f      	movs	r1, #15
 8003088:	f04f 30ff 	mov.w	r0, #4294967295
 800308c:	f7ff ff8e 	bl	8002fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003090:	4b05      	ldr	r3, [pc, #20]	@ (80030a8 <SysTick_Config+0x40>)
 8003092:	2200      	movs	r2, #0
 8003094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003096:	4b04      	ldr	r3, [pc, #16]	@ (80030a8 <SysTick_Config+0x40>)
 8003098:	2207      	movs	r2, #7
 800309a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	e000e010 	.word	0xe000e010

080030ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7ff ff29 	bl	8002f0c <__NVIC_SetPriorityGrouping>
}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b086      	sub	sp, #24
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	4603      	mov	r3, r0
 80030ca:	60b9      	str	r1, [r7, #8]
 80030cc:	607a      	str	r2, [r7, #4]
 80030ce:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030d0:	f7ff ff40 	bl	8002f54 <__NVIC_GetPriorityGrouping>
 80030d4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	6978      	ldr	r0, [r7, #20]
 80030dc:	f7ff ff90 	bl	8003000 <NVIC_EncodePriority>
 80030e0:	4602      	mov	r2, r0
 80030e2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80030e6:	4611      	mov	r1, r2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff5f 	bl	8002fac <__NVIC_SetPriority>
}
 80030ee:	bf00      	nop
 80030f0:	3718      	adds	r7, #24
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	4603      	mov	r3, r0
 80030fe:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003100:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff ff33 	bl	8002f70 <__NVIC_EnableIRQ>
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003112:	b580      	push	{r7, lr}
 8003114:	b082      	sub	sp, #8
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ffa4 	bl	8003068 <SysTick_Config>
 8003120:	4603      	mov	r3, r0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3708      	adds	r7, #8
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
	...

0800312c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800312c:	b480      	push	{r7}
 800312e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8003130:	4b06      	ldr	r3, [pc, #24]	@ (800314c <HAL_GetCurrentCPUID+0x20>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003138:	2b70      	cmp	r3, #112	@ 0x70
 800313a:	d101      	bne.n	8003140 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 800313c:	2303      	movs	r3, #3
 800313e:	e000      	b.n	8003142 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8003140:	2301      	movs	r3, #1
  }
}
 8003142:	4618      	mov	r0, r3
 8003144:	46bd      	mov	sp, r7
 8003146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314a:	4770      	bx	lr
 800314c:	e000ed00 	.word	0xe000ed00

08003150 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003158:	f7fe fbea 	bl	8001930 <HAL_GetTick>
 800315c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e316      	b.n	8003796 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a66      	ldr	r2, [pc, #408]	@ (8003308 <HAL_DMA_Init+0x1b8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d04a      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a65      	ldr	r2, [pc, #404]	@ (800330c <HAL_DMA_Init+0x1bc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d045      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a63      	ldr	r2, [pc, #396]	@ (8003310 <HAL_DMA_Init+0x1c0>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d040      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a62      	ldr	r2, [pc, #392]	@ (8003314 <HAL_DMA_Init+0x1c4>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d03b      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a60      	ldr	r2, [pc, #384]	@ (8003318 <HAL_DMA_Init+0x1c8>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d036      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a5f      	ldr	r2, [pc, #380]	@ (800331c <HAL_DMA_Init+0x1cc>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d031      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a5d      	ldr	r2, [pc, #372]	@ (8003320 <HAL_DMA_Init+0x1d0>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d02c      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a5c      	ldr	r2, [pc, #368]	@ (8003324 <HAL_DMA_Init+0x1d4>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d027      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a5a      	ldr	r2, [pc, #360]	@ (8003328 <HAL_DMA_Init+0x1d8>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d022      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a59      	ldr	r2, [pc, #356]	@ (800332c <HAL_DMA_Init+0x1dc>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d01d      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a57      	ldr	r2, [pc, #348]	@ (8003330 <HAL_DMA_Init+0x1e0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d018      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a56      	ldr	r2, [pc, #344]	@ (8003334 <HAL_DMA_Init+0x1e4>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d013      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a54      	ldr	r2, [pc, #336]	@ (8003338 <HAL_DMA_Init+0x1e8>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d00e      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a53      	ldr	r2, [pc, #332]	@ (800333c <HAL_DMA_Init+0x1ec>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d009      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a51      	ldr	r2, [pc, #324]	@ (8003340 <HAL_DMA_Init+0x1f0>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d004      	beq.n	8003208 <HAL_DMA_Init+0xb8>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4a50      	ldr	r2, [pc, #320]	@ (8003344 <HAL_DMA_Init+0x1f4>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d101      	bne.n	800320c <HAL_DMA_Init+0xbc>
 8003208:	2301      	movs	r3, #1
 800320a:	e000      	b.n	800320e <HAL_DMA_Init+0xbe>
 800320c:	2300      	movs	r3, #0
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 813b 	beq.w	800348a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2202      	movs	r2, #2
 8003218:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2200      	movs	r2, #0
 8003220:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a37      	ldr	r2, [pc, #220]	@ (8003308 <HAL_DMA_Init+0x1b8>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d04a      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a36      	ldr	r2, [pc, #216]	@ (800330c <HAL_DMA_Init+0x1bc>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d045      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a34      	ldr	r2, [pc, #208]	@ (8003310 <HAL_DMA_Init+0x1c0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d040      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4a33      	ldr	r2, [pc, #204]	@ (8003314 <HAL_DMA_Init+0x1c4>)
 8003248:	4293      	cmp	r3, r2
 800324a:	d03b      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a31      	ldr	r2, [pc, #196]	@ (8003318 <HAL_DMA_Init+0x1c8>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d036      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4a30      	ldr	r2, [pc, #192]	@ (800331c <HAL_DMA_Init+0x1cc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d031      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a2e      	ldr	r2, [pc, #184]	@ (8003320 <HAL_DMA_Init+0x1d0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d02c      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a2d      	ldr	r2, [pc, #180]	@ (8003324 <HAL_DMA_Init+0x1d4>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d027      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a2b      	ldr	r2, [pc, #172]	@ (8003328 <HAL_DMA_Init+0x1d8>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d022      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a2a      	ldr	r2, [pc, #168]	@ (800332c <HAL_DMA_Init+0x1dc>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d01d      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	4a28      	ldr	r2, [pc, #160]	@ (8003330 <HAL_DMA_Init+0x1e0>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d018      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a27      	ldr	r2, [pc, #156]	@ (8003334 <HAL_DMA_Init+0x1e4>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d013      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a25      	ldr	r2, [pc, #148]	@ (8003338 <HAL_DMA_Init+0x1e8>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d00e      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a24      	ldr	r2, [pc, #144]	@ (800333c <HAL_DMA_Init+0x1ec>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d009      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	4a22      	ldr	r2, [pc, #136]	@ (8003340 <HAL_DMA_Init+0x1f0>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d004      	beq.n	80032c4 <HAL_DMA_Init+0x174>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a21      	ldr	r2, [pc, #132]	@ (8003344 <HAL_DMA_Init+0x1f4>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d108      	bne.n	80032d6 <HAL_DMA_Init+0x186>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f022 0201 	bic.w	r2, r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	e007      	b.n	80032e6 <HAL_DMA_Init+0x196>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0201 	bic.w	r2, r2, #1
 80032e4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80032e6:	e02f      	b.n	8003348 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032e8:	f7fe fb22 	bl	8001930 <HAL_GetTick>
 80032ec:	4602      	mov	r2, r0
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	1ad3      	subs	r3, r2, r3
 80032f2:	2b05      	cmp	r3, #5
 80032f4:	d928      	bls.n	8003348 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2220      	movs	r2, #32
 80032fa:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2203      	movs	r2, #3
 8003300:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e246      	b.n	8003796 <HAL_DMA_Init+0x646>
 8003308:	40020010 	.word	0x40020010
 800330c:	40020028 	.word	0x40020028
 8003310:	40020040 	.word	0x40020040
 8003314:	40020058 	.word	0x40020058
 8003318:	40020070 	.word	0x40020070
 800331c:	40020088 	.word	0x40020088
 8003320:	400200a0 	.word	0x400200a0
 8003324:	400200b8 	.word	0x400200b8
 8003328:	40020410 	.word	0x40020410
 800332c:	40020428 	.word	0x40020428
 8003330:	40020440 	.word	0x40020440
 8003334:	40020458 	.word	0x40020458
 8003338:	40020470 	.word	0x40020470
 800333c:	40020488 	.word	0x40020488
 8003340:	400204a0 	.word	0x400204a0
 8003344:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0301 	and.w	r3, r3, #1
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1c8      	bne.n	80032e8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800335e:	697a      	ldr	r2, [r7, #20]
 8003360:	4b83      	ldr	r3, [pc, #524]	@ (8003570 <HAL_DMA_Init+0x420>)
 8003362:	4013      	ands	r3, r2
 8003364:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800336e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	691b      	ldr	r3, [r3, #16]
 8003374:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800337a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003386:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	4313      	orrs	r3, r2
 8003392:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	2b04      	cmp	r3, #4
 800339a:	d107      	bne.n	80033ac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a4:	4313      	orrs	r3, r2
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80033ac:	4b71      	ldr	r3, [pc, #452]	@ (8003574 <HAL_DMA_Init+0x424>)
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	4b71      	ldr	r3, [pc, #452]	@ (8003578 <HAL_DMA_Init+0x428>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033b8:	d328      	bcc.n	800340c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b28      	cmp	r3, #40	@ 0x28
 80033c0:	d903      	bls.n	80033ca <HAL_DMA_Init+0x27a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	2b2e      	cmp	r3, #46	@ 0x2e
 80033c8:	d917      	bls.n	80033fa <HAL_DMA_Init+0x2aa>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	2b3e      	cmp	r3, #62	@ 0x3e
 80033d0:	d903      	bls.n	80033da <HAL_DMA_Init+0x28a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b42      	cmp	r3, #66	@ 0x42
 80033d8:	d90f      	bls.n	80033fa <HAL_DMA_Init+0x2aa>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	2b46      	cmp	r3, #70	@ 0x46
 80033e0:	d903      	bls.n	80033ea <HAL_DMA_Init+0x29a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	685b      	ldr	r3, [r3, #4]
 80033e6:	2b48      	cmp	r3, #72	@ 0x48
 80033e8:	d907      	bls.n	80033fa <HAL_DMA_Init+0x2aa>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b4e      	cmp	r3, #78	@ 0x4e
 80033f0:	d905      	bls.n	80033fe <HAL_DMA_Init+0x2ae>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b52      	cmp	r3, #82	@ 0x52
 80033f8:	d801      	bhi.n	80033fe <HAL_DMA_Init+0x2ae>
 80033fa:	2301      	movs	r3, #1
 80033fc:	e000      	b.n	8003400 <HAL_DMA_Init+0x2b0>
 80033fe:	2300      	movs	r3, #0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d003      	beq.n	800340c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800340a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	695b      	ldr	r3, [r3, #20]
 800341a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	f023 0307 	bic.w	r3, r3, #7
 8003422:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003428:	697a      	ldr	r2, [r7, #20]
 800342a:	4313      	orrs	r3, r2
 800342c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003432:	2b04      	cmp	r3, #4
 8003434:	d117      	bne.n	8003466 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	697a      	ldr	r2, [r7, #20]
 800343c:	4313      	orrs	r3, r2
 800343e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003444:	2b00      	cmp	r3, #0
 8003446:	d00e      	beq.n	8003466 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f001 fdcf 	bl	8004fec <DMA_CheckFifoParam>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d008      	beq.n	8003466 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2240      	movs	r2, #64	@ 0x40
 8003458:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2201      	movs	r2, #1
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e197      	b.n	8003796 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	697a      	ldr	r2, [r7, #20]
 800346c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	f001 fd0a 	bl	8004e88 <DMA_CalcBaseAndBitshift>
 8003474:	4603      	mov	r3, r0
 8003476:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800347c:	f003 031f 	and.w	r3, r3, #31
 8003480:	223f      	movs	r2, #63	@ 0x3f
 8003482:	409a      	lsls	r2, r3
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	609a      	str	r2, [r3, #8]
 8003488:	e0cd      	b.n	8003626 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4a3b      	ldr	r2, [pc, #236]	@ (800357c <HAL_DMA_Init+0x42c>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d022      	beq.n	80034da <HAL_DMA_Init+0x38a>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a39      	ldr	r2, [pc, #228]	@ (8003580 <HAL_DMA_Init+0x430>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d01d      	beq.n	80034da <HAL_DMA_Init+0x38a>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a38      	ldr	r2, [pc, #224]	@ (8003584 <HAL_DMA_Init+0x434>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d018      	beq.n	80034da <HAL_DMA_Init+0x38a>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a36      	ldr	r2, [pc, #216]	@ (8003588 <HAL_DMA_Init+0x438>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d013      	beq.n	80034da <HAL_DMA_Init+0x38a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a35      	ldr	r2, [pc, #212]	@ (800358c <HAL_DMA_Init+0x43c>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00e      	beq.n	80034da <HAL_DMA_Init+0x38a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a33      	ldr	r2, [pc, #204]	@ (8003590 <HAL_DMA_Init+0x440>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d009      	beq.n	80034da <HAL_DMA_Init+0x38a>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a32      	ldr	r2, [pc, #200]	@ (8003594 <HAL_DMA_Init+0x444>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d004      	beq.n	80034da <HAL_DMA_Init+0x38a>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a30      	ldr	r2, [pc, #192]	@ (8003598 <HAL_DMA_Init+0x448>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d101      	bne.n	80034de <HAL_DMA_Init+0x38e>
 80034da:	2301      	movs	r3, #1
 80034dc:	e000      	b.n	80034e0 <HAL_DMA_Init+0x390>
 80034de:	2300      	movs	r3, #0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f000 8097 	beq.w	8003614 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a24      	ldr	r2, [pc, #144]	@ (800357c <HAL_DMA_Init+0x42c>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d021      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a22      	ldr	r2, [pc, #136]	@ (8003580 <HAL_DMA_Init+0x430>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d01c      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a21      	ldr	r2, [pc, #132]	@ (8003584 <HAL_DMA_Init+0x434>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d017      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a1f      	ldr	r2, [pc, #124]	@ (8003588 <HAL_DMA_Init+0x438>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d012      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <HAL_DMA_Init+0x43c>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d00d      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1c      	ldr	r2, [pc, #112]	@ (8003590 <HAL_DMA_Init+0x440>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d008      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1b      	ldr	r2, [pc, #108]	@ (8003594 <HAL_DMA_Init+0x444>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d003      	beq.n	8003534 <HAL_DMA_Init+0x3e4>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a19      	ldr	r2, [pc, #100]	@ (8003598 <HAL_DMA_Init+0x448>)
 8003532:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2202      	movs	r2, #2
 8003538:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800354c:	697a      	ldr	r2, [r7, #20]
 800354e:	4b13      	ldr	r3, [pc, #76]	@ (800359c <HAL_DMA_Init+0x44c>)
 8003550:	4013      	ands	r3, r2
 8003552:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	2b40      	cmp	r3, #64	@ 0x40
 800355a:	d021      	beq.n	80035a0 <HAL_DMA_Init+0x450>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2b80      	cmp	r3, #128	@ 0x80
 8003562:	d102      	bne.n	800356a <HAL_DMA_Init+0x41a>
 8003564:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003568:	e01b      	b.n	80035a2 <HAL_DMA_Init+0x452>
 800356a:	2300      	movs	r3, #0
 800356c:	e019      	b.n	80035a2 <HAL_DMA_Init+0x452>
 800356e:	bf00      	nop
 8003570:	fe10803f 	.word	0xfe10803f
 8003574:	5c001000 	.word	0x5c001000
 8003578:	ffff0000 	.word	0xffff0000
 800357c:	58025408 	.word	0x58025408
 8003580:	5802541c 	.word	0x5802541c
 8003584:	58025430 	.word	0x58025430
 8003588:	58025444 	.word	0x58025444
 800358c:	58025458 	.word	0x58025458
 8003590:	5802546c 	.word	0x5802546c
 8003594:	58025480 	.word	0x58025480
 8003598:	58025494 	.word	0x58025494
 800359c:	fffe000f 	.word	0xfffe000f
 80035a0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80035a2:	687a      	ldr	r2, [r7, #4]
 80035a4:	68d2      	ldr	r2, [r2, #12]
 80035a6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035a8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	691b      	ldr	r3, [r3, #16]
 80035ae:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80035b0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80035b8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80035c0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	69db      	ldr	r3, [r3, #28]
 80035c6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80035c8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80035d0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80035d2:	697a      	ldr	r2, [r7, #20]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	697a      	ldr	r2, [r7, #20]
 80035de:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	461a      	mov	r2, r3
 80035e6:	4b6e      	ldr	r3, [pc, #440]	@ (80037a0 <HAL_DMA_Init+0x650>)
 80035e8:	4413      	add	r3, r2
 80035ea:	4a6e      	ldr	r2, [pc, #440]	@ (80037a4 <HAL_DMA_Init+0x654>)
 80035ec:	fba2 2303 	umull	r2, r3, r2, r3
 80035f0:	091b      	lsrs	r3, r3, #4
 80035f2:	009a      	lsls	r2, r3, #2
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	f001 fc45 	bl	8004e88 <DMA_CalcBaseAndBitshift>
 80035fe:	4603      	mov	r3, r0
 8003600:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003606:	f003 031f 	and.w	r3, r3, #31
 800360a:	2201      	movs	r2, #1
 800360c:	409a      	lsls	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	605a      	str	r2, [r3, #4]
 8003612:	e008      	b.n	8003626 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2240      	movs	r2, #64	@ 0x40
 8003618:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2203      	movs	r2, #3
 800361e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e0b7      	b.n	8003796 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a5f      	ldr	r2, [pc, #380]	@ (80037a8 <HAL_DMA_Init+0x658>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d072      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a5d      	ldr	r2, [pc, #372]	@ (80037ac <HAL_DMA_Init+0x65c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d06d      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a5c      	ldr	r2, [pc, #368]	@ (80037b0 <HAL_DMA_Init+0x660>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d068      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a5a      	ldr	r2, [pc, #360]	@ (80037b4 <HAL_DMA_Init+0x664>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d063      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a59      	ldr	r2, [pc, #356]	@ (80037b8 <HAL_DMA_Init+0x668>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d05e      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a57      	ldr	r2, [pc, #348]	@ (80037bc <HAL_DMA_Init+0x66c>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d059      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	4a56      	ldr	r2, [pc, #344]	@ (80037c0 <HAL_DMA_Init+0x670>)
 8003668:	4293      	cmp	r3, r2
 800366a:	d054      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a54      	ldr	r2, [pc, #336]	@ (80037c4 <HAL_DMA_Init+0x674>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d04f      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a53      	ldr	r2, [pc, #332]	@ (80037c8 <HAL_DMA_Init+0x678>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d04a      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a51      	ldr	r2, [pc, #324]	@ (80037cc <HAL_DMA_Init+0x67c>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d045      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a50      	ldr	r2, [pc, #320]	@ (80037d0 <HAL_DMA_Init+0x680>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d040      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a4e      	ldr	r2, [pc, #312]	@ (80037d4 <HAL_DMA_Init+0x684>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d03b      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a4d      	ldr	r2, [pc, #308]	@ (80037d8 <HAL_DMA_Init+0x688>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d036      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a4b      	ldr	r2, [pc, #300]	@ (80037dc <HAL_DMA_Init+0x68c>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d031      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a4a      	ldr	r2, [pc, #296]	@ (80037e0 <HAL_DMA_Init+0x690>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d02c      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a48      	ldr	r2, [pc, #288]	@ (80037e4 <HAL_DMA_Init+0x694>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d027      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a47      	ldr	r2, [pc, #284]	@ (80037e8 <HAL_DMA_Init+0x698>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d022      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a45      	ldr	r2, [pc, #276]	@ (80037ec <HAL_DMA_Init+0x69c>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d01d      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a44      	ldr	r2, [pc, #272]	@ (80037f0 <HAL_DMA_Init+0x6a0>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d018      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a42      	ldr	r2, [pc, #264]	@ (80037f4 <HAL_DMA_Init+0x6a4>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d013      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a41      	ldr	r2, [pc, #260]	@ (80037f8 <HAL_DMA_Init+0x6a8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d00e      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a3f      	ldr	r2, [pc, #252]	@ (80037fc <HAL_DMA_Init+0x6ac>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d009      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a3e      	ldr	r2, [pc, #248]	@ (8003800 <HAL_DMA_Init+0x6b0>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d004      	beq.n	8003716 <HAL_DMA_Init+0x5c6>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a3c      	ldr	r2, [pc, #240]	@ (8003804 <HAL_DMA_Init+0x6b4>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d101      	bne.n	800371a <HAL_DMA_Init+0x5ca>
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <HAL_DMA_Init+0x5cc>
 800371a:	2300      	movs	r3, #0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d032      	beq.n	8003786 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f001 fcdf 	bl	80050e4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2b80      	cmp	r3, #128	@ 0x80
 800372c:	d102      	bne.n	8003734 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685a      	ldr	r2, [r3, #4]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800373c:	b2d2      	uxtb	r2, r2
 800373e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003748:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d010      	beq.n	8003774 <HAL_DMA_Init+0x624>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	2b08      	cmp	r3, #8
 8003758:	d80c      	bhi.n	8003774 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800375a:	6878      	ldr	r0, [r7, #4]
 800375c:	f001 fd5c 	bl	8005218 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003764:	2200      	movs	r2, #0
 8003766:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	e008      	b.n	8003786 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2200      	movs	r2, #0
 800378a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003794:	2300      	movs	r3, #0
}
 8003796:	4618      	mov	r0, r3
 8003798:	3718      	adds	r7, #24
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	a7fdabf8 	.word	0xa7fdabf8
 80037a4:	cccccccd 	.word	0xcccccccd
 80037a8:	40020010 	.word	0x40020010
 80037ac:	40020028 	.word	0x40020028
 80037b0:	40020040 	.word	0x40020040
 80037b4:	40020058 	.word	0x40020058
 80037b8:	40020070 	.word	0x40020070
 80037bc:	40020088 	.word	0x40020088
 80037c0:	400200a0 	.word	0x400200a0
 80037c4:	400200b8 	.word	0x400200b8
 80037c8:	40020410 	.word	0x40020410
 80037cc:	40020428 	.word	0x40020428
 80037d0:	40020440 	.word	0x40020440
 80037d4:	40020458 	.word	0x40020458
 80037d8:	40020470 	.word	0x40020470
 80037dc:	40020488 	.word	0x40020488
 80037e0:	400204a0 	.word	0x400204a0
 80037e4:	400204b8 	.word	0x400204b8
 80037e8:	58025408 	.word	0x58025408
 80037ec:	5802541c 	.word	0x5802541c
 80037f0:	58025430 	.word	0x58025430
 80037f4:	58025444 	.word	0x58025444
 80037f8:	58025458 	.word	0x58025458
 80037fc:	5802546c 	.word	0x5802546c
 8003800:	58025480 	.word	0x58025480
 8003804:	58025494 	.word	0x58025494

08003808 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
 8003814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003816:	2300      	movs	r3, #0
 8003818:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e226      	b.n	8003c72 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_DMA_Start_IT+0x2a>
 800382e:	2302      	movs	r3, #2
 8003830:	e21f      	b.n	8003c72 <HAL_DMA_Start_IT+0x46a>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003840:	b2db      	uxtb	r3, r3
 8003842:	2b01      	cmp	r3, #1
 8003844:	f040 820a 	bne.w	8003c5c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	2202      	movs	r2, #2
 800384c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a68      	ldr	r2, [pc, #416]	@ (80039fc <HAL_DMA_Start_IT+0x1f4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d04a      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4a66      	ldr	r2, [pc, #408]	@ (8003a00 <HAL_DMA_Start_IT+0x1f8>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d045      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a65      	ldr	r2, [pc, #404]	@ (8003a04 <HAL_DMA_Start_IT+0x1fc>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d040      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a63      	ldr	r2, [pc, #396]	@ (8003a08 <HAL_DMA_Start_IT+0x200>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d03b      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a62      	ldr	r2, [pc, #392]	@ (8003a0c <HAL_DMA_Start_IT+0x204>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d036      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4a60      	ldr	r2, [pc, #384]	@ (8003a10 <HAL_DMA_Start_IT+0x208>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d031      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a5f      	ldr	r2, [pc, #380]	@ (8003a14 <HAL_DMA_Start_IT+0x20c>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d02c      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a5d      	ldr	r2, [pc, #372]	@ (8003a18 <HAL_DMA_Start_IT+0x210>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d027      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a5c      	ldr	r2, [pc, #368]	@ (8003a1c <HAL_DMA_Start_IT+0x214>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d022      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a5a      	ldr	r2, [pc, #360]	@ (8003a20 <HAL_DMA_Start_IT+0x218>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d01d      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a59      	ldr	r2, [pc, #356]	@ (8003a24 <HAL_DMA_Start_IT+0x21c>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d018      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a57      	ldr	r2, [pc, #348]	@ (8003a28 <HAL_DMA_Start_IT+0x220>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d013      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a56      	ldr	r2, [pc, #344]	@ (8003a2c <HAL_DMA_Start_IT+0x224>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d00e      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a54      	ldr	r2, [pc, #336]	@ (8003a30 <HAL_DMA_Start_IT+0x228>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d009      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a53      	ldr	r2, [pc, #332]	@ (8003a34 <HAL_DMA_Start_IT+0x22c>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d004      	beq.n	80038f6 <HAL_DMA_Start_IT+0xee>
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a51      	ldr	r2, [pc, #324]	@ (8003a38 <HAL_DMA_Start_IT+0x230>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d108      	bne.n	8003908 <HAL_DMA_Start_IT+0x100>
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f022 0201 	bic.w	r2, r2, #1
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	e007      	b.n	8003918 <HAL_DMA_Start_IT+0x110>
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	681a      	ldr	r2, [r3, #0]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f022 0201 	bic.w	r2, r2, #1
 8003916:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	68b9      	ldr	r1, [r7, #8]
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f001 f906 	bl	8004b30 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a34      	ldr	r2, [pc, #208]	@ (80039fc <HAL_DMA_Start_IT+0x1f4>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d04a      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a33      	ldr	r2, [pc, #204]	@ (8003a00 <HAL_DMA_Start_IT+0x1f8>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d045      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a31      	ldr	r2, [pc, #196]	@ (8003a04 <HAL_DMA_Start_IT+0x1fc>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d040      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a30      	ldr	r2, [pc, #192]	@ (8003a08 <HAL_DMA_Start_IT+0x200>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d03b      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a2e      	ldr	r2, [pc, #184]	@ (8003a0c <HAL_DMA_Start_IT+0x204>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d036      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a2d      	ldr	r2, [pc, #180]	@ (8003a10 <HAL_DMA_Start_IT+0x208>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d031      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a2b      	ldr	r2, [pc, #172]	@ (8003a14 <HAL_DMA_Start_IT+0x20c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d02c      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a2a      	ldr	r2, [pc, #168]	@ (8003a18 <HAL_DMA_Start_IT+0x210>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d027      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a28      	ldr	r2, [pc, #160]	@ (8003a1c <HAL_DMA_Start_IT+0x214>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d022      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	4a27      	ldr	r2, [pc, #156]	@ (8003a20 <HAL_DMA_Start_IT+0x218>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d01d      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a25      	ldr	r2, [pc, #148]	@ (8003a24 <HAL_DMA_Start_IT+0x21c>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d018      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4a24      	ldr	r2, [pc, #144]	@ (8003a28 <HAL_DMA_Start_IT+0x220>)
 8003998:	4293      	cmp	r3, r2
 800399a:	d013      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a22      	ldr	r2, [pc, #136]	@ (8003a2c <HAL_DMA_Start_IT+0x224>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d00e      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a21      	ldr	r2, [pc, #132]	@ (8003a30 <HAL_DMA_Start_IT+0x228>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d009      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003a34 <HAL_DMA_Start_IT+0x22c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d004      	beq.n	80039c4 <HAL_DMA_Start_IT+0x1bc>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a1e      	ldr	r2, [pc, #120]	@ (8003a38 <HAL_DMA_Start_IT+0x230>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d101      	bne.n	80039c8 <HAL_DMA_Start_IT+0x1c0>
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <HAL_DMA_Start_IT+0x1c2>
 80039c8:	2300      	movs	r3, #0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d036      	beq.n	8003a3c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f023 021e 	bic.w	r2, r3, #30
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f042 0216 	orr.w	r2, r2, #22
 80039e0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d03e      	beq.n	8003a68 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f042 0208 	orr.w	r2, r2, #8
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e035      	b.n	8003a68 <HAL_DMA_Start_IT+0x260>
 80039fc:	40020010 	.word	0x40020010
 8003a00:	40020028 	.word	0x40020028
 8003a04:	40020040 	.word	0x40020040
 8003a08:	40020058 	.word	0x40020058
 8003a0c:	40020070 	.word	0x40020070
 8003a10:	40020088 	.word	0x40020088
 8003a14:	400200a0 	.word	0x400200a0
 8003a18:	400200b8 	.word	0x400200b8
 8003a1c:	40020410 	.word	0x40020410
 8003a20:	40020428 	.word	0x40020428
 8003a24:	40020440 	.word	0x40020440
 8003a28:	40020458 	.word	0x40020458
 8003a2c:	40020470 	.word	0x40020470
 8003a30:	40020488 	.word	0x40020488
 8003a34:	400204a0 	.word	0x400204a0
 8003a38:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f023 020e 	bic.w	r2, r3, #14
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f042 020a 	orr.w	r2, r2, #10
 8003a4e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d007      	beq.n	8003a68 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0204 	orr.w	r2, r2, #4
 8003a66:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a83      	ldr	r2, [pc, #524]	@ (8003c7c <HAL_DMA_Start_IT+0x474>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d072      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a82      	ldr	r2, [pc, #520]	@ (8003c80 <HAL_DMA_Start_IT+0x478>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d06d      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a80      	ldr	r2, [pc, #512]	@ (8003c84 <HAL_DMA_Start_IT+0x47c>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d068      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a7f      	ldr	r2, [pc, #508]	@ (8003c88 <HAL_DMA_Start_IT+0x480>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d063      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a7d      	ldr	r2, [pc, #500]	@ (8003c8c <HAL_DMA_Start_IT+0x484>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d05e      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003c90 <HAL_DMA_Start_IT+0x488>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d059      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a7a      	ldr	r2, [pc, #488]	@ (8003c94 <HAL_DMA_Start_IT+0x48c>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d054      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a79      	ldr	r2, [pc, #484]	@ (8003c98 <HAL_DMA_Start_IT+0x490>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d04f      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a77      	ldr	r2, [pc, #476]	@ (8003c9c <HAL_DMA_Start_IT+0x494>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d04a      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a76      	ldr	r2, [pc, #472]	@ (8003ca0 <HAL_DMA_Start_IT+0x498>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d045      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a74      	ldr	r2, [pc, #464]	@ (8003ca4 <HAL_DMA_Start_IT+0x49c>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d040      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a73      	ldr	r2, [pc, #460]	@ (8003ca8 <HAL_DMA_Start_IT+0x4a0>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d03b      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a71      	ldr	r2, [pc, #452]	@ (8003cac <HAL_DMA_Start_IT+0x4a4>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d036      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a70      	ldr	r2, [pc, #448]	@ (8003cb0 <HAL_DMA_Start_IT+0x4a8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d031      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a6e      	ldr	r2, [pc, #440]	@ (8003cb4 <HAL_DMA_Start_IT+0x4ac>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d02c      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a6d      	ldr	r2, [pc, #436]	@ (8003cb8 <HAL_DMA_Start_IT+0x4b0>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d027      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a6b      	ldr	r2, [pc, #428]	@ (8003cbc <HAL_DMA_Start_IT+0x4b4>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d022      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a6a      	ldr	r2, [pc, #424]	@ (8003cc0 <HAL_DMA_Start_IT+0x4b8>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d01d      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a68      	ldr	r2, [pc, #416]	@ (8003cc4 <HAL_DMA_Start_IT+0x4bc>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d018      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a67      	ldr	r2, [pc, #412]	@ (8003cc8 <HAL_DMA_Start_IT+0x4c0>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d013      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a65      	ldr	r2, [pc, #404]	@ (8003ccc <HAL_DMA_Start_IT+0x4c4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d00e      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a64      	ldr	r2, [pc, #400]	@ (8003cd0 <HAL_DMA_Start_IT+0x4c8>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d009      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a62      	ldr	r2, [pc, #392]	@ (8003cd4 <HAL_DMA_Start_IT+0x4cc>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d004      	beq.n	8003b58 <HAL_DMA_Start_IT+0x350>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a61      	ldr	r2, [pc, #388]	@ (8003cd8 <HAL_DMA_Start_IT+0x4d0>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d101      	bne.n	8003b5c <HAL_DMA_Start_IT+0x354>
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e000      	b.n	8003b5e <HAL_DMA_Start_IT+0x356>
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d01a      	beq.n	8003b98 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d007      	beq.n	8003b80 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b7e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d007      	beq.n	8003b98 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b92:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b96:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a37      	ldr	r2, [pc, #220]	@ (8003c7c <HAL_DMA_Start_IT+0x474>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d04a      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a36      	ldr	r2, [pc, #216]	@ (8003c80 <HAL_DMA_Start_IT+0x478>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d045      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a34      	ldr	r2, [pc, #208]	@ (8003c84 <HAL_DMA_Start_IT+0x47c>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d040      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a33      	ldr	r2, [pc, #204]	@ (8003c88 <HAL_DMA_Start_IT+0x480>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d03b      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a31      	ldr	r2, [pc, #196]	@ (8003c8c <HAL_DMA_Start_IT+0x484>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d036      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a30      	ldr	r2, [pc, #192]	@ (8003c90 <HAL_DMA_Start_IT+0x488>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d031      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8003c94 <HAL_DMA_Start_IT+0x48c>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d02c      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a2d      	ldr	r2, [pc, #180]	@ (8003c98 <HAL_DMA_Start_IT+0x490>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d027      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a2b      	ldr	r2, [pc, #172]	@ (8003c9c <HAL_DMA_Start_IT+0x494>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d022      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8003ca0 <HAL_DMA_Start_IT+0x498>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d01d      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	4a28      	ldr	r2, [pc, #160]	@ (8003ca4 <HAL_DMA_Start_IT+0x49c>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d018      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a27      	ldr	r2, [pc, #156]	@ (8003ca8 <HAL_DMA_Start_IT+0x4a0>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d013      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a25      	ldr	r2, [pc, #148]	@ (8003cac <HAL_DMA_Start_IT+0x4a4>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00e      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a24      	ldr	r2, [pc, #144]	@ (8003cb0 <HAL_DMA_Start_IT+0x4a8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d009      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a22      	ldr	r2, [pc, #136]	@ (8003cb4 <HAL_DMA_Start_IT+0x4ac>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d004      	beq.n	8003c38 <HAL_DMA_Start_IT+0x430>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a21      	ldr	r2, [pc, #132]	@ (8003cb8 <HAL_DMA_Start_IT+0x4b0>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d108      	bne.n	8003c4a <HAL_DMA_Start_IT+0x442>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
 8003c48:	e012      	b.n	8003c70 <HAL_DMA_Start_IT+0x468>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
 8003c5a:	e009      	b.n	8003c70 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c62:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	40020010 	.word	0x40020010
 8003c80:	40020028 	.word	0x40020028
 8003c84:	40020040 	.word	0x40020040
 8003c88:	40020058 	.word	0x40020058
 8003c8c:	40020070 	.word	0x40020070
 8003c90:	40020088 	.word	0x40020088
 8003c94:	400200a0 	.word	0x400200a0
 8003c98:	400200b8 	.word	0x400200b8
 8003c9c:	40020410 	.word	0x40020410
 8003ca0:	40020428 	.word	0x40020428
 8003ca4:	40020440 	.word	0x40020440
 8003ca8:	40020458 	.word	0x40020458
 8003cac:	40020470 	.word	0x40020470
 8003cb0:	40020488 	.word	0x40020488
 8003cb4:	400204a0 	.word	0x400204a0
 8003cb8:	400204b8 	.word	0x400204b8
 8003cbc:	58025408 	.word	0x58025408
 8003cc0:	5802541c 	.word	0x5802541c
 8003cc4:	58025430 	.word	0x58025430
 8003cc8:	58025444 	.word	0x58025444
 8003ccc:	58025458 	.word	0x58025458
 8003cd0:	5802546c 	.word	0x5802546c
 8003cd4:	58025480 	.word	0x58025480
 8003cd8:	58025494 	.word	0x58025494

08003cdc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b08a      	sub	sp, #40	@ 0x28
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8003ce4:	2300      	movs	r3, #0
 8003ce6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ce8:	4b67      	ldr	r3, [pc, #412]	@ (8003e88 <HAL_DMA_IRQHandler+0x1ac>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a67      	ldr	r2, [pc, #412]	@ (8003e8c <HAL_DMA_IRQHandler+0x1b0>)
 8003cee:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf2:	0a9b      	lsrs	r3, r3, #10
 8003cf4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfa:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d00:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8003d02:	6a3b      	ldr	r3, [r7, #32]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a5f      	ldr	r2, [pc, #380]	@ (8003e90 <HAL_DMA_IRQHandler+0x1b4>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d04a      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a5d      	ldr	r2, [pc, #372]	@ (8003e94 <HAL_DMA_IRQHandler+0x1b8>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d045      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a5c      	ldr	r2, [pc, #368]	@ (8003e98 <HAL_DMA_IRQHandler+0x1bc>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d040      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a5a      	ldr	r2, [pc, #360]	@ (8003e9c <HAL_DMA_IRQHandler+0x1c0>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d03b      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a59      	ldr	r2, [pc, #356]	@ (8003ea0 <HAL_DMA_IRQHandler+0x1c4>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d036      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a57      	ldr	r2, [pc, #348]	@ (8003ea4 <HAL_DMA_IRQHandler+0x1c8>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d031      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4a56      	ldr	r2, [pc, #344]	@ (8003ea8 <HAL_DMA_IRQHandler+0x1cc>)
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d02c      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a54      	ldr	r2, [pc, #336]	@ (8003eac <HAL_DMA_IRQHandler+0x1d0>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d027      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a53      	ldr	r2, [pc, #332]	@ (8003eb0 <HAL_DMA_IRQHandler+0x1d4>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d022      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a51      	ldr	r2, [pc, #324]	@ (8003eb4 <HAL_DMA_IRQHandler+0x1d8>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d01d      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a50      	ldr	r2, [pc, #320]	@ (8003eb8 <HAL_DMA_IRQHandler+0x1dc>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d018      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a4e      	ldr	r2, [pc, #312]	@ (8003ebc <HAL_DMA_IRQHandler+0x1e0>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d013      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4a4d      	ldr	r2, [pc, #308]	@ (8003ec0 <HAL_DMA_IRQHandler+0x1e4>)
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d00e      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a4b      	ldr	r2, [pc, #300]	@ (8003ec4 <HAL_DMA_IRQHandler+0x1e8>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d009      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a4a      	ldr	r2, [pc, #296]	@ (8003ec8 <HAL_DMA_IRQHandler+0x1ec>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d004      	beq.n	8003dae <HAL_DMA_IRQHandler+0xd2>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a48      	ldr	r2, [pc, #288]	@ (8003ecc <HAL_DMA_IRQHandler+0x1f0>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	d101      	bne.n	8003db2 <HAL_DMA_IRQHandler+0xd6>
 8003dae:	2301      	movs	r3, #1
 8003db0:	e000      	b.n	8003db4 <HAL_DMA_IRQHandler+0xd8>
 8003db2:	2300      	movs	r3, #0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 842b 	beq.w	8004610 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dbe:	f003 031f 	and.w	r3, r3, #31
 8003dc2:	2208      	movs	r2, #8
 8003dc4:	409a      	lsls	r2, r3
 8003dc6:	69bb      	ldr	r3, [r7, #24]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	f000 80a2 	beq.w	8003f14 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8003e90 <HAL_DMA_IRQHandler+0x1b4>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d04a      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a2d      	ldr	r2, [pc, #180]	@ (8003e94 <HAL_DMA_IRQHandler+0x1b8>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d045      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a2b      	ldr	r2, [pc, #172]	@ (8003e98 <HAL_DMA_IRQHandler+0x1bc>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d040      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a2a      	ldr	r2, [pc, #168]	@ (8003e9c <HAL_DMA_IRQHandler+0x1c0>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d03b      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a28      	ldr	r2, [pc, #160]	@ (8003ea0 <HAL_DMA_IRQHandler+0x1c4>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d036      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a27      	ldr	r2, [pc, #156]	@ (8003ea4 <HAL_DMA_IRQHandler+0x1c8>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d031      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a25      	ldr	r2, [pc, #148]	@ (8003ea8 <HAL_DMA_IRQHandler+0x1cc>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d02c      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a24      	ldr	r2, [pc, #144]	@ (8003eac <HAL_DMA_IRQHandler+0x1d0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d027      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a22      	ldr	r2, [pc, #136]	@ (8003eb0 <HAL_DMA_IRQHandler+0x1d4>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d022      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a21      	ldr	r2, [pc, #132]	@ (8003eb4 <HAL_DMA_IRQHandler+0x1d8>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d01d      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a1f      	ldr	r2, [pc, #124]	@ (8003eb8 <HAL_DMA_IRQHandler+0x1dc>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d018      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a1e      	ldr	r2, [pc, #120]	@ (8003ebc <HAL_DMA_IRQHandler+0x1e0>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d013      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1c      	ldr	r2, [pc, #112]	@ (8003ec0 <HAL_DMA_IRQHandler+0x1e4>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00e      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1b      	ldr	r2, [pc, #108]	@ (8003ec4 <HAL_DMA_IRQHandler+0x1e8>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d009      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a19      	ldr	r2, [pc, #100]	@ (8003ec8 <HAL_DMA_IRQHandler+0x1ec>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d004      	beq.n	8003e70 <HAL_DMA_IRQHandler+0x194>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a18      	ldr	r2, [pc, #96]	@ (8003ecc <HAL_DMA_IRQHandler+0x1f0>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d12f      	bne.n	8003ed0 <HAL_DMA_IRQHandler+0x1f4>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0304 	and.w	r3, r3, #4
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	bf14      	ite	ne
 8003e7e:	2301      	movne	r3, #1
 8003e80:	2300      	moveq	r3, #0
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	e02e      	b.n	8003ee4 <HAL_DMA_IRQHandler+0x208>
 8003e86:	bf00      	nop
 8003e88:	24000000 	.word	0x24000000
 8003e8c:	1b4e81b5 	.word	0x1b4e81b5
 8003e90:	40020010 	.word	0x40020010
 8003e94:	40020028 	.word	0x40020028
 8003e98:	40020040 	.word	0x40020040
 8003e9c:	40020058 	.word	0x40020058
 8003ea0:	40020070 	.word	0x40020070
 8003ea4:	40020088 	.word	0x40020088
 8003ea8:	400200a0 	.word	0x400200a0
 8003eac:	400200b8 	.word	0x400200b8
 8003eb0:	40020410 	.word	0x40020410
 8003eb4:	40020428 	.word	0x40020428
 8003eb8:	40020440 	.word	0x40020440
 8003ebc:	40020458 	.word	0x40020458
 8003ec0:	40020470 	.word	0x40020470
 8003ec4:	40020488 	.word	0x40020488
 8003ec8:	400204a0 	.word	0x400204a0
 8003ecc:	400204b8 	.word	0x400204b8
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0308 	and.w	r3, r3, #8
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	bf14      	ite	ne
 8003ede:	2301      	movne	r3, #1
 8003ee0:	2300      	moveq	r3, #0
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d015      	beq.n	8003f14 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f022 0204 	bic.w	r2, r2, #4
 8003ef6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efc:	f003 031f 	and.w	r3, r3, #31
 8003f00:	2208      	movs	r2, #8
 8003f02:	409a      	lsls	r2, r3
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0c:	f043 0201 	orr.w	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f18:	f003 031f 	and.w	r3, r3, #31
 8003f1c:	69ba      	ldr	r2, [r7, #24]
 8003f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d06e      	beq.n	8004008 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a69      	ldr	r2, [pc, #420]	@ (80040d4 <HAL_DMA_IRQHandler+0x3f8>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d04a      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a67      	ldr	r2, [pc, #412]	@ (80040d8 <HAL_DMA_IRQHandler+0x3fc>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d045      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a66      	ldr	r2, [pc, #408]	@ (80040dc <HAL_DMA_IRQHandler+0x400>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d040      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a64      	ldr	r2, [pc, #400]	@ (80040e0 <HAL_DMA_IRQHandler+0x404>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d03b      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a63      	ldr	r2, [pc, #396]	@ (80040e4 <HAL_DMA_IRQHandler+0x408>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d036      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a61      	ldr	r2, [pc, #388]	@ (80040e8 <HAL_DMA_IRQHandler+0x40c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d031      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	4a60      	ldr	r2, [pc, #384]	@ (80040ec <HAL_DMA_IRQHandler+0x410>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d02c      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a5e      	ldr	r2, [pc, #376]	@ (80040f0 <HAL_DMA_IRQHandler+0x414>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d027      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80040f4 <HAL_DMA_IRQHandler+0x418>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d022      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a5b      	ldr	r2, [pc, #364]	@ (80040f8 <HAL_DMA_IRQHandler+0x41c>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d01d      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a5a      	ldr	r2, [pc, #360]	@ (80040fc <HAL_DMA_IRQHandler+0x420>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d018      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a58      	ldr	r2, [pc, #352]	@ (8004100 <HAL_DMA_IRQHandler+0x424>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d013      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a57      	ldr	r2, [pc, #348]	@ (8004104 <HAL_DMA_IRQHandler+0x428>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d00e      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a55      	ldr	r2, [pc, #340]	@ (8004108 <HAL_DMA_IRQHandler+0x42c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d009      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a54      	ldr	r2, [pc, #336]	@ (800410c <HAL_DMA_IRQHandler+0x430>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d004      	beq.n	8003fca <HAL_DMA_IRQHandler+0x2ee>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a52      	ldr	r2, [pc, #328]	@ (8004110 <HAL_DMA_IRQHandler+0x434>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d10a      	bne.n	8003fe0 <HAL_DMA_IRQHandler+0x304>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	bf14      	ite	ne
 8003fd8:	2301      	movne	r3, #1
 8003fda:	2300      	moveq	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	e003      	b.n	8003fe8 <HAL_DMA_IRQHandler+0x30c>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d00d      	beq.n	8004008 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ff0:	f003 031f 	and.w	r3, r3, #31
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	409a      	lsls	r2, r3
 8003ff8:	6a3b      	ldr	r3, [r7, #32]
 8003ffa:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004000:	f043 0202 	orr.w	r2, r3, #2
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800400c:	f003 031f 	and.w	r3, r3, #31
 8004010:	2204      	movs	r2, #4
 8004012:	409a      	lsls	r2, r3
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	4013      	ands	r3, r2
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 808f 	beq.w	800413c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a2c      	ldr	r2, [pc, #176]	@ (80040d4 <HAL_DMA_IRQHandler+0x3f8>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d04a      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a2a      	ldr	r2, [pc, #168]	@ (80040d8 <HAL_DMA_IRQHandler+0x3fc>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d045      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4a29      	ldr	r2, [pc, #164]	@ (80040dc <HAL_DMA_IRQHandler+0x400>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d040      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a27      	ldr	r2, [pc, #156]	@ (80040e0 <HAL_DMA_IRQHandler+0x404>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d03b      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a26      	ldr	r2, [pc, #152]	@ (80040e4 <HAL_DMA_IRQHandler+0x408>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d036      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	4a24      	ldr	r2, [pc, #144]	@ (80040e8 <HAL_DMA_IRQHandler+0x40c>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d031      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a23      	ldr	r2, [pc, #140]	@ (80040ec <HAL_DMA_IRQHandler+0x410>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d02c      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a21      	ldr	r2, [pc, #132]	@ (80040f0 <HAL_DMA_IRQHandler+0x414>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d027      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a20      	ldr	r2, [pc, #128]	@ (80040f4 <HAL_DMA_IRQHandler+0x418>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d022      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a1e      	ldr	r2, [pc, #120]	@ (80040f8 <HAL_DMA_IRQHandler+0x41c>)
 800407e:	4293      	cmp	r3, r2
 8004080:	d01d      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a1d      	ldr	r2, [pc, #116]	@ (80040fc <HAL_DMA_IRQHandler+0x420>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d018      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a1b      	ldr	r2, [pc, #108]	@ (8004100 <HAL_DMA_IRQHandler+0x424>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d013      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a1a      	ldr	r2, [pc, #104]	@ (8004104 <HAL_DMA_IRQHandler+0x428>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d00e      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a18      	ldr	r2, [pc, #96]	@ (8004108 <HAL_DMA_IRQHandler+0x42c>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d009      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a17      	ldr	r2, [pc, #92]	@ (800410c <HAL_DMA_IRQHandler+0x430>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d004      	beq.n	80040be <HAL_DMA_IRQHandler+0x3e2>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a15      	ldr	r2, [pc, #84]	@ (8004110 <HAL_DMA_IRQHandler+0x434>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d12a      	bne.n	8004114 <HAL_DMA_IRQHandler+0x438>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0302 	and.w	r3, r3, #2
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	bf14      	ite	ne
 80040cc:	2301      	movne	r3, #1
 80040ce:	2300      	moveq	r3, #0
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	e023      	b.n	800411c <HAL_DMA_IRQHandler+0x440>
 80040d4:	40020010 	.word	0x40020010
 80040d8:	40020028 	.word	0x40020028
 80040dc:	40020040 	.word	0x40020040
 80040e0:	40020058 	.word	0x40020058
 80040e4:	40020070 	.word	0x40020070
 80040e8:	40020088 	.word	0x40020088
 80040ec:	400200a0 	.word	0x400200a0
 80040f0:	400200b8 	.word	0x400200b8
 80040f4:	40020410 	.word	0x40020410
 80040f8:	40020428 	.word	0x40020428
 80040fc:	40020440 	.word	0x40020440
 8004100:	40020458 	.word	0x40020458
 8004104:	40020470 	.word	0x40020470
 8004108:	40020488 	.word	0x40020488
 800410c:	400204a0 	.word	0x400204a0
 8004110:	400204b8 	.word	0x400204b8
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2300      	movs	r3, #0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00d      	beq.n	800413c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004124:	f003 031f 	and.w	r3, r3, #31
 8004128:	2204      	movs	r2, #4
 800412a:	409a      	lsls	r2, r3
 800412c:	6a3b      	ldr	r3, [r7, #32]
 800412e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004134:	f043 0204 	orr.w	r2, r3, #4
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004140:	f003 031f 	and.w	r3, r3, #31
 8004144:	2210      	movs	r2, #16
 8004146:	409a      	lsls	r2, r3
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	4013      	ands	r3, r2
 800414c:	2b00      	cmp	r3, #0
 800414e:	f000 80a6 	beq.w	800429e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a85      	ldr	r2, [pc, #532]	@ (800436c <HAL_DMA_IRQHandler+0x690>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d04a      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a83      	ldr	r2, [pc, #524]	@ (8004370 <HAL_DMA_IRQHandler+0x694>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d045      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a82      	ldr	r2, [pc, #520]	@ (8004374 <HAL_DMA_IRQHandler+0x698>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d040      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a80      	ldr	r2, [pc, #512]	@ (8004378 <HAL_DMA_IRQHandler+0x69c>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d03b      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a7f      	ldr	r2, [pc, #508]	@ (800437c <HAL_DMA_IRQHandler+0x6a0>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d036      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a7d      	ldr	r2, [pc, #500]	@ (8004380 <HAL_DMA_IRQHandler+0x6a4>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d031      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a7c      	ldr	r2, [pc, #496]	@ (8004384 <HAL_DMA_IRQHandler+0x6a8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d02c      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a7a      	ldr	r2, [pc, #488]	@ (8004388 <HAL_DMA_IRQHandler+0x6ac>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d027      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a79      	ldr	r2, [pc, #484]	@ (800438c <HAL_DMA_IRQHandler+0x6b0>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d022      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a77      	ldr	r2, [pc, #476]	@ (8004390 <HAL_DMA_IRQHandler+0x6b4>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d01d      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a76      	ldr	r2, [pc, #472]	@ (8004394 <HAL_DMA_IRQHandler+0x6b8>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d018      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a74      	ldr	r2, [pc, #464]	@ (8004398 <HAL_DMA_IRQHandler+0x6bc>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d013      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a73      	ldr	r2, [pc, #460]	@ (800439c <HAL_DMA_IRQHandler+0x6c0>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d00e      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a71      	ldr	r2, [pc, #452]	@ (80043a0 <HAL_DMA_IRQHandler+0x6c4>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d009      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a70      	ldr	r2, [pc, #448]	@ (80043a4 <HAL_DMA_IRQHandler+0x6c8>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d004      	beq.n	80041f2 <HAL_DMA_IRQHandler+0x516>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a6e      	ldr	r2, [pc, #440]	@ (80043a8 <HAL_DMA_IRQHandler+0x6cc>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d10a      	bne.n	8004208 <HAL_DMA_IRQHandler+0x52c>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f003 0308 	and.w	r3, r3, #8
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	e009      	b.n	800421c <HAL_DMA_IRQHandler+0x540>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0304 	and.w	r3, r3, #4
 8004212:	2b00      	cmp	r3, #0
 8004214:	bf14      	ite	ne
 8004216:	2301      	movne	r3, #1
 8004218:	2300      	moveq	r3, #0
 800421a:	b2db      	uxtb	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	d03e      	beq.n	800429e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004224:	f003 031f 	and.w	r3, r3, #31
 8004228:	2210      	movs	r2, #16
 800422a:	409a      	lsls	r2, r3
 800422c:	6a3b      	ldr	r3, [r7, #32]
 800422e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d018      	beq.n	8004270 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d108      	bne.n	800425e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004250:	2b00      	cmp	r3, #0
 8004252:	d024      	beq.n	800429e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	4798      	blx	r3
 800425c:	e01f      	b.n	800429e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004262:	2b00      	cmp	r3, #0
 8004264:	d01b      	beq.n	800429e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	4798      	blx	r3
 800426e:	e016      	b.n	800429e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800427a:	2b00      	cmp	r3, #0
 800427c:	d107      	bne.n	800428e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 0208 	bic.w	r2, r2, #8
 800428c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042a2:	f003 031f 	and.w	r3, r3, #31
 80042a6:	2220      	movs	r2, #32
 80042a8:	409a      	lsls	r2, r3
 80042aa:	69bb      	ldr	r3, [r7, #24]
 80042ac:	4013      	ands	r3, r2
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	f000 8110 	beq.w	80044d4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a2c      	ldr	r2, [pc, #176]	@ (800436c <HAL_DMA_IRQHandler+0x690>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d04a      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a2b      	ldr	r2, [pc, #172]	@ (8004370 <HAL_DMA_IRQHandler+0x694>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d045      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a29      	ldr	r2, [pc, #164]	@ (8004374 <HAL_DMA_IRQHandler+0x698>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d040      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a28      	ldr	r2, [pc, #160]	@ (8004378 <HAL_DMA_IRQHandler+0x69c>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d03b      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	4a26      	ldr	r2, [pc, #152]	@ (800437c <HAL_DMA_IRQHandler+0x6a0>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d036      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a25      	ldr	r2, [pc, #148]	@ (8004380 <HAL_DMA_IRQHandler+0x6a4>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d031      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a23      	ldr	r2, [pc, #140]	@ (8004384 <HAL_DMA_IRQHandler+0x6a8>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d02c      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a22      	ldr	r2, [pc, #136]	@ (8004388 <HAL_DMA_IRQHandler+0x6ac>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d027      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a20      	ldr	r2, [pc, #128]	@ (800438c <HAL_DMA_IRQHandler+0x6b0>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d022      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a1f      	ldr	r2, [pc, #124]	@ (8004390 <HAL_DMA_IRQHandler+0x6b4>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d01d      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a1d      	ldr	r2, [pc, #116]	@ (8004394 <HAL_DMA_IRQHandler+0x6b8>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d018      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a1c      	ldr	r2, [pc, #112]	@ (8004398 <HAL_DMA_IRQHandler+0x6bc>)
 8004328:	4293      	cmp	r3, r2
 800432a:	d013      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	4a1a      	ldr	r2, [pc, #104]	@ (800439c <HAL_DMA_IRQHandler+0x6c0>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d00e      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4a19      	ldr	r2, [pc, #100]	@ (80043a0 <HAL_DMA_IRQHandler+0x6c4>)
 800433c:	4293      	cmp	r3, r2
 800433e:	d009      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a17      	ldr	r2, [pc, #92]	@ (80043a4 <HAL_DMA_IRQHandler+0x6c8>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d004      	beq.n	8004354 <HAL_DMA_IRQHandler+0x678>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a16      	ldr	r2, [pc, #88]	@ (80043a8 <HAL_DMA_IRQHandler+0x6cc>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d12b      	bne.n	80043ac <HAL_DMA_IRQHandler+0x6d0>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0310 	and.w	r3, r3, #16
 800435e:	2b00      	cmp	r3, #0
 8004360:	bf14      	ite	ne
 8004362:	2301      	movne	r3, #1
 8004364:	2300      	moveq	r3, #0
 8004366:	b2db      	uxtb	r3, r3
 8004368:	e02a      	b.n	80043c0 <HAL_DMA_IRQHandler+0x6e4>
 800436a:	bf00      	nop
 800436c:	40020010 	.word	0x40020010
 8004370:	40020028 	.word	0x40020028
 8004374:	40020040 	.word	0x40020040
 8004378:	40020058 	.word	0x40020058
 800437c:	40020070 	.word	0x40020070
 8004380:	40020088 	.word	0x40020088
 8004384:	400200a0 	.word	0x400200a0
 8004388:	400200b8 	.word	0x400200b8
 800438c:	40020410 	.word	0x40020410
 8004390:	40020428 	.word	0x40020428
 8004394:	40020440 	.word	0x40020440
 8004398:	40020458 	.word	0x40020458
 800439c:	40020470 	.word	0x40020470
 80043a0:	40020488 	.word	0x40020488
 80043a4:	400204a0 	.word	0x400204a0
 80043a8:	400204b8 	.word	0x400204b8
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0302 	and.w	r3, r3, #2
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	bf14      	ite	ne
 80043ba:	2301      	movne	r3, #1
 80043bc:	2300      	moveq	r3, #0
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 8087 	beq.w	80044d4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ca:	f003 031f 	and.w	r3, r3, #31
 80043ce:	2220      	movs	r2, #32
 80043d0:	409a      	lsls	r2, r3
 80043d2:	6a3b      	ldr	r3, [r7, #32]
 80043d4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	2b04      	cmp	r3, #4
 80043e0:	d139      	bne.n	8004456 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0216 	bic.w	r2, r2, #22
 80043f0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	695a      	ldr	r2, [r3, #20]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004400:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004406:	2b00      	cmp	r3, #0
 8004408:	d103      	bne.n	8004412 <HAL_DMA_IRQHandler+0x736>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800440e:	2b00      	cmp	r3, #0
 8004410:	d007      	beq.n	8004422 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0208 	bic.w	r2, r2, #8
 8004420:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004426:	f003 031f 	and.w	r3, r3, #31
 800442a:	223f      	movs	r2, #63	@ 0x3f
 800442c:	409a      	lsls	r2, r3
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004446:	2b00      	cmp	r3, #0
 8004448:	f000 834a 	beq.w	8004ae0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	4798      	blx	r3
          }
          return;
 8004454:	e344      	b.n	8004ae0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d018      	beq.n	8004496 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d108      	bne.n	8004484 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004476:	2b00      	cmp	r3, #0
 8004478:	d02c      	beq.n	80044d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	4798      	blx	r3
 8004482:	e027      	b.n	80044d4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004488:	2b00      	cmp	r3, #0
 800448a:	d023      	beq.n	80044d4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	4798      	blx	r3
 8004494:	e01e      	b.n	80044d4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d10f      	bne.n	80044c4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0210 	bic.w	r2, r2, #16
 80044b2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d003      	beq.n	80044d4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044d0:	6878      	ldr	r0, [r7, #4]
 80044d2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 8306 	beq.w	8004aea <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f000 8088 	beq.w	80045fc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2204      	movs	r2, #4
 80044f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a7a      	ldr	r2, [pc, #488]	@ (80046e4 <HAL_DMA_IRQHandler+0xa08>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d04a      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4a79      	ldr	r2, [pc, #484]	@ (80046e8 <HAL_DMA_IRQHandler+0xa0c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d045      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a77      	ldr	r2, [pc, #476]	@ (80046ec <HAL_DMA_IRQHandler+0xa10>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d040      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a76      	ldr	r2, [pc, #472]	@ (80046f0 <HAL_DMA_IRQHandler+0xa14>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d03b      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4a74      	ldr	r2, [pc, #464]	@ (80046f4 <HAL_DMA_IRQHandler+0xa18>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d036      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4a73      	ldr	r2, [pc, #460]	@ (80046f8 <HAL_DMA_IRQHandler+0xa1c>)
 800452c:	4293      	cmp	r3, r2
 800452e:	d031      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a71      	ldr	r2, [pc, #452]	@ (80046fc <HAL_DMA_IRQHandler+0xa20>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d02c      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a70      	ldr	r2, [pc, #448]	@ (8004700 <HAL_DMA_IRQHandler+0xa24>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d027      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a6e      	ldr	r2, [pc, #440]	@ (8004704 <HAL_DMA_IRQHandler+0xa28>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d022      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a6d      	ldr	r2, [pc, #436]	@ (8004708 <HAL_DMA_IRQHandler+0xa2c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	d01d      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4a6b      	ldr	r2, [pc, #428]	@ (800470c <HAL_DMA_IRQHandler+0xa30>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d018      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	4a6a      	ldr	r2, [pc, #424]	@ (8004710 <HAL_DMA_IRQHandler+0xa34>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d013      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a68      	ldr	r2, [pc, #416]	@ (8004714 <HAL_DMA_IRQHandler+0xa38>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d00e      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	4a67      	ldr	r2, [pc, #412]	@ (8004718 <HAL_DMA_IRQHandler+0xa3c>)
 800457c:	4293      	cmp	r3, r2
 800457e:	d009      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a65      	ldr	r2, [pc, #404]	@ (800471c <HAL_DMA_IRQHandler+0xa40>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d004      	beq.n	8004594 <HAL_DMA_IRQHandler+0x8b8>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a64      	ldr	r2, [pc, #400]	@ (8004720 <HAL_DMA_IRQHandler+0xa44>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d108      	bne.n	80045a6 <HAL_DMA_IRQHandler+0x8ca>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 0201 	bic.w	r2, r2, #1
 80045a2:	601a      	str	r2, [r3, #0]
 80045a4:	e007      	b.n	80045b6 <HAL_DMA_IRQHandler+0x8da>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f022 0201 	bic.w	r2, r2, #1
 80045b4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	3301      	adds	r3, #1
 80045ba:	60fb      	str	r3, [r7, #12]
 80045bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045be:	429a      	cmp	r2, r3
 80045c0:	d307      	bcc.n	80045d2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1f2      	bne.n	80045b6 <HAL_DMA_IRQHandler+0x8da>
 80045d0:	e000      	b.n	80045d4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80045d2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d004      	beq.n	80045ec <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2203      	movs	r2, #3
 80045e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80045ea:	e003      	b.n	80045f4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2201      	movs	r2, #1
 80045f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004600:	2b00      	cmp	r3, #0
 8004602:	f000 8272 	beq.w	8004aea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	4798      	blx	r3
 800460e:	e26c      	b.n	8004aea <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a43      	ldr	r2, [pc, #268]	@ (8004724 <HAL_DMA_IRQHandler+0xa48>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d022      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a42      	ldr	r2, [pc, #264]	@ (8004728 <HAL_DMA_IRQHandler+0xa4c>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d01d      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a40      	ldr	r2, [pc, #256]	@ (800472c <HAL_DMA_IRQHandler+0xa50>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d018      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a3f      	ldr	r2, [pc, #252]	@ (8004730 <HAL_DMA_IRQHandler+0xa54>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d013      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4a3d      	ldr	r2, [pc, #244]	@ (8004734 <HAL_DMA_IRQHandler+0xa58>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d00e      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4a3c      	ldr	r2, [pc, #240]	@ (8004738 <HAL_DMA_IRQHandler+0xa5c>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d009      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4a3a      	ldr	r2, [pc, #232]	@ (800473c <HAL_DMA_IRQHandler+0xa60>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d004      	beq.n	8004660 <HAL_DMA_IRQHandler+0x984>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	4a39      	ldr	r2, [pc, #228]	@ (8004740 <HAL_DMA_IRQHandler+0xa64>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d101      	bne.n	8004664 <HAL_DMA_IRQHandler+0x988>
 8004660:	2301      	movs	r3, #1
 8004662:	e000      	b.n	8004666 <HAL_DMA_IRQHandler+0x98a>
 8004664:	2300      	movs	r3, #0
 8004666:	2b00      	cmp	r3, #0
 8004668:	f000 823f 	beq.w	8004aea <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004678:	f003 031f 	and.w	r3, r3, #31
 800467c:	2204      	movs	r2, #4
 800467e:	409a      	lsls	r2, r3
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	4013      	ands	r3, r2
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 80cd 	beq.w	8004824 <HAL_DMA_IRQHandler+0xb48>
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	f003 0304 	and.w	r3, r3, #4
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 80c7 	beq.w	8004824 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800469a:	f003 031f 	and.w	r3, r3, #31
 800469e:	2204      	movs	r2, #4
 80046a0:	409a      	lsls	r2, r3
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d049      	beq.n	8004744 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d109      	bne.n	80046ce <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046be:	2b00      	cmp	r3, #0
 80046c0:	f000 8210 	beq.w	8004ae4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046cc:	e20a      	b.n	8004ae4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	f000 8206 	beq.w	8004ae4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046dc:	6878      	ldr	r0, [r7, #4]
 80046de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80046e0:	e200      	b.n	8004ae4 <HAL_DMA_IRQHandler+0xe08>
 80046e2:	bf00      	nop
 80046e4:	40020010 	.word	0x40020010
 80046e8:	40020028 	.word	0x40020028
 80046ec:	40020040 	.word	0x40020040
 80046f0:	40020058 	.word	0x40020058
 80046f4:	40020070 	.word	0x40020070
 80046f8:	40020088 	.word	0x40020088
 80046fc:	400200a0 	.word	0x400200a0
 8004700:	400200b8 	.word	0x400200b8
 8004704:	40020410 	.word	0x40020410
 8004708:	40020428 	.word	0x40020428
 800470c:	40020440 	.word	0x40020440
 8004710:	40020458 	.word	0x40020458
 8004714:	40020470 	.word	0x40020470
 8004718:	40020488 	.word	0x40020488
 800471c:	400204a0 	.word	0x400204a0
 8004720:	400204b8 	.word	0x400204b8
 8004724:	58025408 	.word	0x58025408
 8004728:	5802541c 	.word	0x5802541c
 800472c:	58025430 	.word	0x58025430
 8004730:	58025444 	.word	0x58025444
 8004734:	58025458 	.word	0x58025458
 8004738:	5802546c 	.word	0x5802546c
 800473c:	58025480 	.word	0x58025480
 8004740:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b00      	cmp	r3, #0
 800474c:	d160      	bne.n	8004810 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a7f      	ldr	r2, [pc, #508]	@ (8004950 <HAL_DMA_IRQHandler+0xc74>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d04a      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a7d      	ldr	r2, [pc, #500]	@ (8004954 <HAL_DMA_IRQHandler+0xc78>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d045      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a7c      	ldr	r2, [pc, #496]	@ (8004958 <HAL_DMA_IRQHandler+0xc7c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d040      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a7a      	ldr	r2, [pc, #488]	@ (800495c <HAL_DMA_IRQHandler+0xc80>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d03b      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a79      	ldr	r2, [pc, #484]	@ (8004960 <HAL_DMA_IRQHandler+0xc84>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d036      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a77      	ldr	r2, [pc, #476]	@ (8004964 <HAL_DMA_IRQHandler+0xc88>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d031      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	4a76      	ldr	r2, [pc, #472]	@ (8004968 <HAL_DMA_IRQHandler+0xc8c>)
 8004790:	4293      	cmp	r3, r2
 8004792:	d02c      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4a74      	ldr	r2, [pc, #464]	@ (800496c <HAL_DMA_IRQHandler+0xc90>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d027      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4a73      	ldr	r2, [pc, #460]	@ (8004970 <HAL_DMA_IRQHandler+0xc94>)
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d022      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a71      	ldr	r2, [pc, #452]	@ (8004974 <HAL_DMA_IRQHandler+0xc98>)
 80047ae:	4293      	cmp	r3, r2
 80047b0:	d01d      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	4a70      	ldr	r2, [pc, #448]	@ (8004978 <HAL_DMA_IRQHandler+0xc9c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d018      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a6e      	ldr	r2, [pc, #440]	@ (800497c <HAL_DMA_IRQHandler+0xca0>)
 80047c2:	4293      	cmp	r3, r2
 80047c4:	d013      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	4a6d      	ldr	r2, [pc, #436]	@ (8004980 <HAL_DMA_IRQHandler+0xca4>)
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d00e      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004984 <HAL_DMA_IRQHandler+0xca8>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d009      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4a6a      	ldr	r2, [pc, #424]	@ (8004988 <HAL_DMA_IRQHandler+0xcac>)
 80047e0:	4293      	cmp	r3, r2
 80047e2:	d004      	beq.n	80047ee <HAL_DMA_IRQHandler+0xb12>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4a68      	ldr	r2, [pc, #416]	@ (800498c <HAL_DMA_IRQHandler+0xcb0>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d108      	bne.n	8004800 <HAL_DMA_IRQHandler+0xb24>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f022 0208 	bic.w	r2, r2, #8
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	e007      	b.n	8004810 <HAL_DMA_IRQHandler+0xb34>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f022 0204 	bic.w	r2, r2, #4
 800480e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004814:	2b00      	cmp	r3, #0
 8004816:	f000 8165 	beq.w	8004ae4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004822:	e15f      	b.n	8004ae4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004828:	f003 031f 	and.w	r3, r3, #31
 800482c:	2202      	movs	r2, #2
 800482e:	409a      	lsls	r2, r3
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	4013      	ands	r3, r2
 8004834:	2b00      	cmp	r3, #0
 8004836:	f000 80c5 	beq.w	80049c4 <HAL_DMA_IRQHandler+0xce8>
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f003 0302 	and.w	r3, r3, #2
 8004840:	2b00      	cmp	r3, #0
 8004842:	f000 80bf 	beq.w	80049c4 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800484a:	f003 031f 	and.w	r3, r3, #31
 800484e:	2202      	movs	r2, #2
 8004850:	409a      	lsls	r2, r3
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800485c:	2b00      	cmp	r3, #0
 800485e:	d018      	beq.n	8004892 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d109      	bne.n	800487e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 813a 	beq.w	8004ae8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800487c:	e134      	b.n	8004ae8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004882:	2b00      	cmp	r3, #0
 8004884:	f000 8130 	beq.w	8004ae8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004890:	e12a      	b.n	8004ae8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	f003 0320 	and.w	r3, r3, #32
 8004898:	2b00      	cmp	r3, #0
 800489a:	f040 8089 	bne.w	80049b0 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a2b      	ldr	r2, [pc, #172]	@ (8004950 <HAL_DMA_IRQHandler+0xc74>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d04a      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a29      	ldr	r2, [pc, #164]	@ (8004954 <HAL_DMA_IRQHandler+0xc78>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d045      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a28      	ldr	r2, [pc, #160]	@ (8004958 <HAL_DMA_IRQHandler+0xc7c>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d040      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a26      	ldr	r2, [pc, #152]	@ (800495c <HAL_DMA_IRQHandler+0xc80>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d03b      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a25      	ldr	r2, [pc, #148]	@ (8004960 <HAL_DMA_IRQHandler+0xc84>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d036      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a23      	ldr	r2, [pc, #140]	@ (8004964 <HAL_DMA_IRQHandler+0xc88>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d031      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4a22      	ldr	r2, [pc, #136]	@ (8004968 <HAL_DMA_IRQHandler+0xc8c>)
 80048e0:	4293      	cmp	r3, r2
 80048e2:	d02c      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a20      	ldr	r2, [pc, #128]	@ (800496c <HAL_DMA_IRQHandler+0xc90>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d027      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a1f      	ldr	r2, [pc, #124]	@ (8004970 <HAL_DMA_IRQHandler+0xc94>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d022      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004974 <HAL_DMA_IRQHandler+0xc98>)
 80048fe:	4293      	cmp	r3, r2
 8004900:	d01d      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4a1c      	ldr	r2, [pc, #112]	@ (8004978 <HAL_DMA_IRQHandler+0xc9c>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d018      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4a1a      	ldr	r2, [pc, #104]	@ (800497c <HAL_DMA_IRQHandler+0xca0>)
 8004912:	4293      	cmp	r3, r2
 8004914:	d013      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a19      	ldr	r2, [pc, #100]	@ (8004980 <HAL_DMA_IRQHandler+0xca4>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00e      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a17      	ldr	r2, [pc, #92]	@ (8004984 <HAL_DMA_IRQHandler+0xca8>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d009      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a16      	ldr	r2, [pc, #88]	@ (8004988 <HAL_DMA_IRQHandler+0xcac>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d004      	beq.n	800493e <HAL_DMA_IRQHandler+0xc62>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a14      	ldr	r2, [pc, #80]	@ (800498c <HAL_DMA_IRQHandler+0xcb0>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d128      	bne.n	8004990 <HAL_DMA_IRQHandler+0xcb4>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0214 	bic.w	r2, r2, #20
 800494c:	601a      	str	r2, [r3, #0]
 800494e:	e027      	b.n	80049a0 <HAL_DMA_IRQHandler+0xcc4>
 8004950:	40020010 	.word	0x40020010
 8004954:	40020028 	.word	0x40020028
 8004958:	40020040 	.word	0x40020040
 800495c:	40020058 	.word	0x40020058
 8004960:	40020070 	.word	0x40020070
 8004964:	40020088 	.word	0x40020088
 8004968:	400200a0 	.word	0x400200a0
 800496c:	400200b8 	.word	0x400200b8
 8004970:	40020410 	.word	0x40020410
 8004974:	40020428 	.word	0x40020428
 8004978:	40020440 	.word	0x40020440
 800497c:	40020458 	.word	0x40020458
 8004980:	40020470 	.word	0x40020470
 8004984:	40020488 	.word	0x40020488
 8004988:	400204a0 	.word	0x400204a0
 800498c:	400204b8 	.word	0x400204b8
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681a      	ldr	r2, [r3, #0]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f022 020a 	bic.w	r2, r2, #10
 800499e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	f000 8097 	beq.w	8004ae8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80049c2:	e091      	b.n	8004ae8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049c8:	f003 031f 	and.w	r3, r3, #31
 80049cc:	2208      	movs	r2, #8
 80049ce:	409a      	lsls	r2, r3
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	4013      	ands	r3, r2
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8088 	beq.w	8004aea <HAL_DMA_IRQHandler+0xe0e>
 80049da:	693b      	ldr	r3, [r7, #16]
 80049dc:	f003 0308 	and.w	r3, r3, #8
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	f000 8082 	beq.w	8004aea <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a41      	ldr	r2, [pc, #260]	@ (8004af0 <HAL_DMA_IRQHandler+0xe14>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d04a      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a3f      	ldr	r2, [pc, #252]	@ (8004af4 <HAL_DMA_IRQHandler+0xe18>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d045      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a3e      	ldr	r2, [pc, #248]	@ (8004af8 <HAL_DMA_IRQHandler+0xe1c>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d040      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a3c      	ldr	r2, [pc, #240]	@ (8004afc <HAL_DMA_IRQHandler+0xe20>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d03b      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a3b      	ldr	r2, [pc, #236]	@ (8004b00 <HAL_DMA_IRQHandler+0xe24>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d036      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a39      	ldr	r2, [pc, #228]	@ (8004b04 <HAL_DMA_IRQHandler+0xe28>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d031      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a38      	ldr	r2, [pc, #224]	@ (8004b08 <HAL_DMA_IRQHandler+0xe2c>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d02c      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a36      	ldr	r2, [pc, #216]	@ (8004b0c <HAL_DMA_IRQHandler+0xe30>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d027      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a35      	ldr	r2, [pc, #212]	@ (8004b10 <HAL_DMA_IRQHandler+0xe34>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d022      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a33      	ldr	r2, [pc, #204]	@ (8004b14 <HAL_DMA_IRQHandler+0xe38>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d01d      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a32      	ldr	r2, [pc, #200]	@ (8004b18 <HAL_DMA_IRQHandler+0xe3c>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d018      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a30      	ldr	r2, [pc, #192]	@ (8004b1c <HAL_DMA_IRQHandler+0xe40>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d013      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a2f      	ldr	r2, [pc, #188]	@ (8004b20 <HAL_DMA_IRQHandler+0xe44>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d00e      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a2d      	ldr	r2, [pc, #180]	@ (8004b24 <HAL_DMA_IRQHandler+0xe48>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d009      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a2c      	ldr	r2, [pc, #176]	@ (8004b28 <HAL_DMA_IRQHandler+0xe4c>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d004      	beq.n	8004a86 <HAL_DMA_IRQHandler+0xdaa>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a2a      	ldr	r2, [pc, #168]	@ (8004b2c <HAL_DMA_IRQHandler+0xe50>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d108      	bne.n	8004a98 <HAL_DMA_IRQHandler+0xdbc>
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 021c 	bic.w	r2, r2, #28
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	e007      	b.n	8004aa8 <HAL_DMA_IRQHandler+0xdcc>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 020e 	bic.w	r2, r2, #14
 8004aa6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aac:	f003 031f 	and.w	r3, r3, #31
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	409a      	lsls	r2, r3
 8004ab4:	69fb      	ldr	r3, [r7, #28]
 8004ab6:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d009      	beq.n	8004aea <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	4798      	blx	r3
 8004ade:	e004      	b.n	8004aea <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004ae0:	bf00      	nop
 8004ae2:	e002      	b.n	8004aea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ae4:	bf00      	nop
 8004ae6:	e000      	b.n	8004aea <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004ae8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004aea:	3728      	adds	r7, #40	@ 0x28
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	40020010 	.word	0x40020010
 8004af4:	40020028 	.word	0x40020028
 8004af8:	40020040 	.word	0x40020040
 8004afc:	40020058 	.word	0x40020058
 8004b00:	40020070 	.word	0x40020070
 8004b04:	40020088 	.word	0x40020088
 8004b08:	400200a0 	.word	0x400200a0
 8004b0c:	400200b8 	.word	0x400200b8
 8004b10:	40020410 	.word	0x40020410
 8004b14:	40020428 	.word	0x40020428
 8004b18:	40020440 	.word	0x40020440
 8004b1c:	40020458 	.word	0x40020458
 8004b20:	40020470 	.word	0x40020470
 8004b24:	40020488 	.word	0x40020488
 8004b28:	400204a0 	.word	0x400204a0
 8004b2c:	400204b8 	.word	0x400204b8

08004b30 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b087      	sub	sp, #28
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b42:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b48:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a7f      	ldr	r2, [pc, #508]	@ (8004d4c <DMA_SetConfig+0x21c>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d072      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a7d      	ldr	r2, [pc, #500]	@ (8004d50 <DMA_SetConfig+0x220>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d06d      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	4a7c      	ldr	r2, [pc, #496]	@ (8004d54 <DMA_SetConfig+0x224>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d068      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a7a      	ldr	r2, [pc, #488]	@ (8004d58 <DMA_SetConfig+0x228>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d063      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a79      	ldr	r2, [pc, #484]	@ (8004d5c <DMA_SetConfig+0x22c>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d05e      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a77      	ldr	r2, [pc, #476]	@ (8004d60 <DMA_SetConfig+0x230>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d059      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a76      	ldr	r2, [pc, #472]	@ (8004d64 <DMA_SetConfig+0x234>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d054      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a74      	ldr	r2, [pc, #464]	@ (8004d68 <DMA_SetConfig+0x238>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d04f      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a73      	ldr	r2, [pc, #460]	@ (8004d6c <DMA_SetConfig+0x23c>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d04a      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a71      	ldr	r2, [pc, #452]	@ (8004d70 <DMA_SetConfig+0x240>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d045      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a70      	ldr	r2, [pc, #448]	@ (8004d74 <DMA_SetConfig+0x244>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d040      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a6e      	ldr	r2, [pc, #440]	@ (8004d78 <DMA_SetConfig+0x248>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d03b      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a6d      	ldr	r2, [pc, #436]	@ (8004d7c <DMA_SetConfig+0x24c>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d036      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a6b      	ldr	r2, [pc, #428]	@ (8004d80 <DMA_SetConfig+0x250>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d031      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a6a      	ldr	r2, [pc, #424]	@ (8004d84 <DMA_SetConfig+0x254>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d02c      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a68      	ldr	r2, [pc, #416]	@ (8004d88 <DMA_SetConfig+0x258>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d027      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a67      	ldr	r2, [pc, #412]	@ (8004d8c <DMA_SetConfig+0x25c>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d022      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a65      	ldr	r2, [pc, #404]	@ (8004d90 <DMA_SetConfig+0x260>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d01d      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a64      	ldr	r2, [pc, #400]	@ (8004d94 <DMA_SetConfig+0x264>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d018      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a62      	ldr	r2, [pc, #392]	@ (8004d98 <DMA_SetConfig+0x268>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d013      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a61      	ldr	r2, [pc, #388]	@ (8004d9c <DMA_SetConfig+0x26c>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d00e      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a5f      	ldr	r2, [pc, #380]	@ (8004da0 <DMA_SetConfig+0x270>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d009      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a5e      	ldr	r2, [pc, #376]	@ (8004da4 <DMA_SetConfig+0x274>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d004      	beq.n	8004c3a <DMA_SetConfig+0x10a>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a5c      	ldr	r2, [pc, #368]	@ (8004da8 <DMA_SetConfig+0x278>)
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d101      	bne.n	8004c3e <DMA_SetConfig+0x10e>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e000      	b.n	8004c40 <DMA_SetConfig+0x110>
 8004c3e:	2300      	movs	r3, #0
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d00d      	beq.n	8004c60 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c48:	68fa      	ldr	r2, [r7, #12]
 8004c4a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004c4c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d004      	beq.n	8004c60 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004c5e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a39      	ldr	r2, [pc, #228]	@ (8004d4c <DMA_SetConfig+0x21c>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d04a      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a38      	ldr	r2, [pc, #224]	@ (8004d50 <DMA_SetConfig+0x220>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d045      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a36      	ldr	r2, [pc, #216]	@ (8004d54 <DMA_SetConfig+0x224>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d040      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a35      	ldr	r2, [pc, #212]	@ (8004d58 <DMA_SetConfig+0x228>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d03b      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a33      	ldr	r2, [pc, #204]	@ (8004d5c <DMA_SetConfig+0x22c>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d036      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a32      	ldr	r2, [pc, #200]	@ (8004d60 <DMA_SetConfig+0x230>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d031      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a30      	ldr	r2, [pc, #192]	@ (8004d64 <DMA_SetConfig+0x234>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d02c      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a2f      	ldr	r2, [pc, #188]	@ (8004d68 <DMA_SetConfig+0x238>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d027      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a2d      	ldr	r2, [pc, #180]	@ (8004d6c <DMA_SetConfig+0x23c>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d022      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a2c      	ldr	r2, [pc, #176]	@ (8004d70 <DMA_SetConfig+0x240>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d01d      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a2a      	ldr	r2, [pc, #168]	@ (8004d74 <DMA_SetConfig+0x244>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d018      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a29      	ldr	r2, [pc, #164]	@ (8004d78 <DMA_SetConfig+0x248>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d013      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4a27      	ldr	r2, [pc, #156]	@ (8004d7c <DMA_SetConfig+0x24c>)
 8004cde:	4293      	cmp	r3, r2
 8004ce0:	d00e      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a26      	ldr	r2, [pc, #152]	@ (8004d80 <DMA_SetConfig+0x250>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d009      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	4a24      	ldr	r2, [pc, #144]	@ (8004d84 <DMA_SetConfig+0x254>)
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d004      	beq.n	8004d00 <DMA_SetConfig+0x1d0>
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	4a23      	ldr	r2, [pc, #140]	@ (8004d88 <DMA_SetConfig+0x258>)
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d101      	bne.n	8004d04 <DMA_SetConfig+0x1d4>
 8004d00:	2301      	movs	r3, #1
 8004d02:	e000      	b.n	8004d06 <DMA_SetConfig+0x1d6>
 8004d04:	2300      	movs	r3, #0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d059      	beq.n	8004dbe <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d0e:	f003 031f 	and.w	r3, r3, #31
 8004d12:	223f      	movs	r2, #63	@ 0x3f
 8004d14:	409a      	lsls	r2, r3
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004d28:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	2b40      	cmp	r3, #64	@ 0x40
 8004d38:	d138      	bne.n	8004dac <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	68ba      	ldr	r2, [r7, #8]
 8004d48:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004d4a:	e086      	b.n	8004e5a <DMA_SetConfig+0x32a>
 8004d4c:	40020010 	.word	0x40020010
 8004d50:	40020028 	.word	0x40020028
 8004d54:	40020040 	.word	0x40020040
 8004d58:	40020058 	.word	0x40020058
 8004d5c:	40020070 	.word	0x40020070
 8004d60:	40020088 	.word	0x40020088
 8004d64:	400200a0 	.word	0x400200a0
 8004d68:	400200b8 	.word	0x400200b8
 8004d6c:	40020410 	.word	0x40020410
 8004d70:	40020428 	.word	0x40020428
 8004d74:	40020440 	.word	0x40020440
 8004d78:	40020458 	.word	0x40020458
 8004d7c:	40020470 	.word	0x40020470
 8004d80:	40020488 	.word	0x40020488
 8004d84:	400204a0 	.word	0x400204a0
 8004d88:	400204b8 	.word	0x400204b8
 8004d8c:	58025408 	.word	0x58025408
 8004d90:	5802541c 	.word	0x5802541c
 8004d94:	58025430 	.word	0x58025430
 8004d98:	58025444 	.word	0x58025444
 8004d9c:	58025458 	.word	0x58025458
 8004da0:	5802546c 	.word	0x5802546c
 8004da4:	58025480 	.word	0x58025480
 8004da8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	60da      	str	r2, [r3, #12]
}
 8004dbc:	e04d      	b.n	8004e5a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a29      	ldr	r2, [pc, #164]	@ (8004e68 <DMA_SetConfig+0x338>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d022      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a27      	ldr	r2, [pc, #156]	@ (8004e6c <DMA_SetConfig+0x33c>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d01d      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a26      	ldr	r2, [pc, #152]	@ (8004e70 <DMA_SetConfig+0x340>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d018      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a24      	ldr	r2, [pc, #144]	@ (8004e74 <DMA_SetConfig+0x344>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d013      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a23      	ldr	r2, [pc, #140]	@ (8004e78 <DMA_SetConfig+0x348>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00e      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a21      	ldr	r2, [pc, #132]	@ (8004e7c <DMA_SetConfig+0x34c>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d009      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a20      	ldr	r2, [pc, #128]	@ (8004e80 <DMA_SetConfig+0x350>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d004      	beq.n	8004e0e <DMA_SetConfig+0x2de>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a1e      	ldr	r2, [pc, #120]	@ (8004e84 <DMA_SetConfig+0x354>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d101      	bne.n	8004e12 <DMA_SetConfig+0x2e2>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e000      	b.n	8004e14 <DMA_SetConfig+0x2e4>
 8004e12:	2300      	movs	r3, #0
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d020      	beq.n	8004e5a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e1c:	f003 031f 	and.w	r3, r3, #31
 8004e20:	2201      	movs	r2, #1
 8004e22:	409a      	lsls	r2, r3
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	683a      	ldr	r2, [r7, #0]
 8004e2e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	2b40      	cmp	r3, #64	@ 0x40
 8004e36:	d108      	bne.n	8004e4a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68ba      	ldr	r2, [r7, #8]
 8004e46:	60da      	str	r2, [r3, #12]
}
 8004e48:	e007      	b.n	8004e5a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	60da      	str	r2, [r3, #12]
}
 8004e5a:	bf00      	nop
 8004e5c:	371c      	adds	r7, #28
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	58025408 	.word	0x58025408
 8004e6c:	5802541c 	.word	0x5802541c
 8004e70:	58025430 	.word	0x58025430
 8004e74:	58025444 	.word	0x58025444
 8004e78:	58025458 	.word	0x58025458
 8004e7c:	5802546c 	.word	0x5802546c
 8004e80:	58025480 	.word	0x58025480
 8004e84:	58025494 	.word	0x58025494

08004e88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a42      	ldr	r2, [pc, #264]	@ (8004fa0 <DMA_CalcBaseAndBitshift+0x118>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d04a      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a41      	ldr	r2, [pc, #260]	@ (8004fa4 <DMA_CalcBaseAndBitshift+0x11c>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d045      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a3f      	ldr	r2, [pc, #252]	@ (8004fa8 <DMA_CalcBaseAndBitshift+0x120>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d040      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a3e      	ldr	r2, [pc, #248]	@ (8004fac <DMA_CalcBaseAndBitshift+0x124>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d03b      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a3c      	ldr	r2, [pc, #240]	@ (8004fb0 <DMA_CalcBaseAndBitshift+0x128>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d036      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a3b      	ldr	r2, [pc, #236]	@ (8004fb4 <DMA_CalcBaseAndBitshift+0x12c>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d031      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a39      	ldr	r2, [pc, #228]	@ (8004fb8 <DMA_CalcBaseAndBitshift+0x130>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d02c      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a38      	ldr	r2, [pc, #224]	@ (8004fbc <DMA_CalcBaseAndBitshift+0x134>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d027      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a36      	ldr	r2, [pc, #216]	@ (8004fc0 <DMA_CalcBaseAndBitshift+0x138>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d022      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a35      	ldr	r2, [pc, #212]	@ (8004fc4 <DMA_CalcBaseAndBitshift+0x13c>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d01d      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a33      	ldr	r2, [pc, #204]	@ (8004fc8 <DMA_CalcBaseAndBitshift+0x140>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d018      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a32      	ldr	r2, [pc, #200]	@ (8004fcc <DMA_CalcBaseAndBitshift+0x144>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d013      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a30      	ldr	r2, [pc, #192]	@ (8004fd0 <DMA_CalcBaseAndBitshift+0x148>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d00e      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a2f      	ldr	r2, [pc, #188]	@ (8004fd4 <DMA_CalcBaseAndBitshift+0x14c>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d009      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a2d      	ldr	r2, [pc, #180]	@ (8004fd8 <DMA_CalcBaseAndBitshift+0x150>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d004      	beq.n	8004f30 <DMA_CalcBaseAndBitshift+0xa8>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a2c      	ldr	r2, [pc, #176]	@ (8004fdc <DMA_CalcBaseAndBitshift+0x154>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d101      	bne.n	8004f34 <DMA_CalcBaseAndBitshift+0xac>
 8004f30:	2301      	movs	r3, #1
 8004f32:	e000      	b.n	8004f36 <DMA_CalcBaseAndBitshift+0xae>
 8004f34:	2300      	movs	r3, #0
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d024      	beq.n	8004f84 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	b2db      	uxtb	r3, r3
 8004f40:	3b10      	subs	r3, #16
 8004f42:	4a27      	ldr	r2, [pc, #156]	@ (8004fe0 <DMA_CalcBaseAndBitshift+0x158>)
 8004f44:	fba2 2303 	umull	r2, r3, r2, r3
 8004f48:	091b      	lsrs	r3, r3, #4
 8004f4a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f003 0307 	and.w	r3, r3, #7
 8004f52:	4a24      	ldr	r2, [pc, #144]	@ (8004fe4 <DMA_CalcBaseAndBitshift+0x15c>)
 8004f54:	5cd3      	ldrb	r3, [r2, r3]
 8004f56:	461a      	mov	r2, r3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2b03      	cmp	r3, #3
 8004f60:	d908      	bls.n	8004f74 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	461a      	mov	r2, r3
 8004f68:	4b1f      	ldr	r3, [pc, #124]	@ (8004fe8 <DMA_CalcBaseAndBitshift+0x160>)
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	1d1a      	adds	r2, r3, #4
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	659a      	str	r2, [r3, #88]	@ 0x58
 8004f72:	e00d      	b.n	8004f90 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe8 <DMA_CalcBaseAndBitshift+0x160>)
 8004f7c:	4013      	ands	r3, r2
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	6593      	str	r3, [r2, #88]	@ 0x58
 8004f82:	e005      	b.n	8004f90 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	40020010 	.word	0x40020010
 8004fa4:	40020028 	.word	0x40020028
 8004fa8:	40020040 	.word	0x40020040
 8004fac:	40020058 	.word	0x40020058
 8004fb0:	40020070 	.word	0x40020070
 8004fb4:	40020088 	.word	0x40020088
 8004fb8:	400200a0 	.word	0x400200a0
 8004fbc:	400200b8 	.word	0x400200b8
 8004fc0:	40020410 	.word	0x40020410
 8004fc4:	40020428 	.word	0x40020428
 8004fc8:	40020440 	.word	0x40020440
 8004fcc:	40020458 	.word	0x40020458
 8004fd0:	40020470 	.word	0x40020470
 8004fd4:	40020488 	.word	0x40020488
 8004fd8:	400204a0 	.word	0x400204a0
 8004fdc:	400204b8 	.word	0x400204b8
 8004fe0:	aaaaaaab 	.word	0xaaaaaaab
 8004fe4:	0800bc38 	.word	0x0800bc38
 8004fe8:	fffffc00 	.word	0xfffffc00

08004fec <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	699b      	ldr	r3, [r3, #24]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d120      	bne.n	8005042 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005004:	2b03      	cmp	r3, #3
 8005006:	d858      	bhi.n	80050ba <DMA_CheckFifoParam+0xce>
 8005008:	a201      	add	r2, pc, #4	@ (adr r2, 8005010 <DMA_CheckFifoParam+0x24>)
 800500a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800500e:	bf00      	nop
 8005010:	08005021 	.word	0x08005021
 8005014:	08005033 	.word	0x08005033
 8005018:	08005021 	.word	0x08005021
 800501c:	080050bb 	.word	0x080050bb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005024:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005028:	2b00      	cmp	r3, #0
 800502a:	d048      	beq.n	80050be <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005030:	e045      	b.n	80050be <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005036:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800503a:	d142      	bne.n	80050c2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005040:	e03f      	b.n	80050c2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	699b      	ldr	r3, [r3, #24]
 8005046:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800504a:	d123      	bne.n	8005094 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005050:	2b03      	cmp	r3, #3
 8005052:	d838      	bhi.n	80050c6 <DMA_CheckFifoParam+0xda>
 8005054:	a201      	add	r2, pc, #4	@ (adr r2, 800505c <DMA_CheckFifoParam+0x70>)
 8005056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800505a:	bf00      	nop
 800505c:	0800506d 	.word	0x0800506d
 8005060:	08005073 	.word	0x08005073
 8005064:	0800506d 	.word	0x0800506d
 8005068:	08005085 	.word	0x08005085
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	73fb      	strb	r3, [r7, #15]
        break;
 8005070:	e030      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005076:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d025      	beq.n	80050ca <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005082:	e022      	b.n	80050ca <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005088:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800508c:	d11f      	bne.n	80050ce <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005092:	e01c      	b.n	80050ce <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005098:	2b02      	cmp	r3, #2
 800509a:	d902      	bls.n	80050a2 <DMA_CheckFifoParam+0xb6>
 800509c:	2b03      	cmp	r3, #3
 800509e:	d003      	beq.n	80050a8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80050a0:	e018      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	73fb      	strb	r3, [r7, #15]
        break;
 80050a6:	e015      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d00e      	beq.n	80050d2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	73fb      	strb	r3, [r7, #15]
    break;
 80050b8:	e00b      	b.n	80050d2 <DMA_CheckFifoParam+0xe6>
        break;
 80050ba:	bf00      	nop
 80050bc:	e00a      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        break;
 80050be:	bf00      	nop
 80050c0:	e008      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        break;
 80050c2:	bf00      	nop
 80050c4:	e006      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        break;
 80050c6:	bf00      	nop
 80050c8:	e004      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        break;
 80050ca:	bf00      	nop
 80050cc:	e002      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
        break;
 80050ce:	bf00      	nop
 80050d0:	e000      	b.n	80050d4 <DMA_CheckFifoParam+0xe8>
    break;
 80050d2:	bf00      	nop
    }
  }

  return status;
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	3714      	adds	r7, #20
 80050da:	46bd      	mov	sp, r7
 80050dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e0:	4770      	bx	lr
 80050e2:	bf00      	nop

080050e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b085      	sub	sp, #20
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a38      	ldr	r2, [pc, #224]	@ (80051d8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d022      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a36      	ldr	r2, [pc, #216]	@ (80051dc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d01d      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a35      	ldr	r2, [pc, #212]	@ (80051e0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d018      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a33      	ldr	r2, [pc, #204]	@ (80051e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005116:	4293      	cmp	r3, r2
 8005118:	d013      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a32      	ldr	r2, [pc, #200]	@ (80051e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d00e      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a30      	ldr	r2, [pc, #192]	@ (80051ec <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d009      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a2f      	ldr	r2, [pc, #188]	@ (80051f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d004      	beq.n	8005142 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a2d      	ldr	r2, [pc, #180]	@ (80051f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d101      	bne.n	8005146 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005142:	2301      	movs	r3, #1
 8005144:	e000      	b.n	8005148 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005146:	2300      	movs	r3, #0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01a      	beq.n	8005182 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	b2db      	uxtb	r3, r3
 8005152:	3b08      	subs	r3, #8
 8005154:	4a28      	ldr	r2, [pc, #160]	@ (80051f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005156:	fba2 2303 	umull	r2, r3, r2, r3
 800515a:	091b      	lsrs	r3, r3, #4
 800515c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	4b26      	ldr	r3, [pc, #152]	@ (80051fc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005162:	4413      	add	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	461a      	mov	r2, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	4a24      	ldr	r2, [pc, #144]	@ (8005200 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005170:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f003 031f 	and.w	r3, r3, #31
 8005178:	2201      	movs	r2, #1
 800517a:	409a      	lsls	r2, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005180:	e024      	b.n	80051cc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	b2db      	uxtb	r3, r3
 8005188:	3b10      	subs	r3, #16
 800518a:	4a1e      	ldr	r2, [pc, #120]	@ (8005204 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800518c:	fba2 2303 	umull	r2, r3, r2, r3
 8005190:	091b      	lsrs	r3, r3, #4
 8005192:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	4a1c      	ldr	r2, [pc, #112]	@ (8005208 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d806      	bhi.n	80051aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	4a1b      	ldr	r2, [pc, #108]	@ (800520c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d902      	bls.n	80051aa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	3308      	adds	r3, #8
 80051a8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80051aa:	68fa      	ldr	r2, [r7, #12]
 80051ac:	4b18      	ldr	r3, [pc, #96]	@ (8005210 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80051ae:	4413      	add	r3, r2
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	461a      	mov	r2, r3
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a16      	ldr	r2, [pc, #88]	@ (8005214 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80051bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	f003 031f 	and.w	r3, r3, #31
 80051c4:	2201      	movs	r2, #1
 80051c6:	409a      	lsls	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80051cc:	bf00      	nop
 80051ce:	3714      	adds	r7, #20
 80051d0:	46bd      	mov	sp, r7
 80051d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d6:	4770      	bx	lr
 80051d8:	58025408 	.word	0x58025408
 80051dc:	5802541c 	.word	0x5802541c
 80051e0:	58025430 	.word	0x58025430
 80051e4:	58025444 	.word	0x58025444
 80051e8:	58025458 	.word	0x58025458
 80051ec:	5802546c 	.word	0x5802546c
 80051f0:	58025480 	.word	0x58025480
 80051f4:	58025494 	.word	0x58025494
 80051f8:	cccccccd 	.word	0xcccccccd
 80051fc:	16009600 	.word	0x16009600
 8005200:	58025880 	.word	0x58025880
 8005204:	aaaaaaab 	.word	0xaaaaaaab
 8005208:	400204b8 	.word	0x400204b8
 800520c:	4002040f 	.word	0x4002040f
 8005210:	10008200 	.word	0x10008200
 8005214:	40020880 	.word	0x40020880

08005218 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005218:	b480      	push	{r7}
 800521a:	b085      	sub	sp, #20
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	b2db      	uxtb	r3, r3
 8005226:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d04a      	beq.n	80052c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2b08      	cmp	r3, #8
 8005232:	d847      	bhi.n	80052c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a25      	ldr	r2, [pc, #148]	@ (80052d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d022      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a24      	ldr	r2, [pc, #144]	@ (80052d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d01d      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a22      	ldr	r2, [pc, #136]	@ (80052d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d018      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a21      	ldr	r2, [pc, #132]	@ (80052dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d013      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1f      	ldr	r2, [pc, #124]	@ (80052e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d00e      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1e      	ldr	r2, [pc, #120]	@ (80052e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d009      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a1c      	ldr	r2, [pc, #112]	@ (80052e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d004      	beq.n	8005284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a1b      	ldr	r2, [pc, #108]	@ (80052ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d101      	bne.n	8005288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005284:	2301      	movs	r3, #1
 8005286:	e000      	b.n	800528a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005288:	2300      	movs	r3, #0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00a      	beq.n	80052a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800528e:	68fa      	ldr	r2, [r7, #12]
 8005290:	4b17      	ldr	r3, [pc, #92]	@ (80052f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005292:	4413      	add	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	461a      	mov	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a15      	ldr	r2, [pc, #84]	@ (80052f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80052a0:	671a      	str	r2, [r3, #112]	@ 0x70
 80052a2:	e009      	b.n	80052b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4b14      	ldr	r3, [pc, #80]	@ (80052f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80052a8:	4413      	add	r3, r2
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	461a      	mov	r2, r3
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	4a11      	ldr	r2, [pc, #68]	@ (80052fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80052b6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3b01      	subs	r3, #1
 80052bc:	2201      	movs	r2, #1
 80052be:	409a      	lsls	r2, r3
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80052c4:	bf00      	nop
 80052c6:	3714      	adds	r7, #20
 80052c8:	46bd      	mov	sp, r7
 80052ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ce:	4770      	bx	lr
 80052d0:	58025408 	.word	0x58025408
 80052d4:	5802541c 	.word	0x5802541c
 80052d8:	58025430 	.word	0x58025430
 80052dc:	58025444 	.word	0x58025444
 80052e0:	58025458 	.word	0x58025458
 80052e4:	5802546c 	.word	0x5802546c
 80052e8:	58025480 	.word	0x58025480
 80052ec:	58025494 	.word	0x58025494
 80052f0:	1600963f 	.word	0x1600963f
 80052f4:	58025940 	.word	0x58025940
 80052f8:	1000823f 	.word	0x1000823f
 80052fc:	40020940 	.word	0x40020940

08005300 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8005300:	b480      	push	{r7}
 8005302:	b087      	sub	sp, #28
 8005304:	af00      	add	r7, sp, #0
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	460b      	mov	r3, r1
 800530a:	607a      	str	r2, [r7, #4]
 800530c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800530e:	2300      	movs	r3, #0
 8005310:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d101      	bne.n	800531c <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	e00a      	b.n	8005332 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800531c:	7afb      	ldrb	r3, [r7, #11]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d103      	bne.n	800532a <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	687a      	ldr	r2, [r7, #4]
 8005326:	605a      	str	r2, [r3, #4]
      break;
 8005328:	e002      	b.n	8005330 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	75fb      	strb	r3, [r7, #23]
      break;
 800532e:	bf00      	nop
  }

  return status;
 8005330:	7dfb      	ldrb	r3, [r7, #23]
}
 8005332:	4618      	mov	r0, r3
 8005334:	371c      	adds	r7, #28
 8005336:	46bd      	mov	sp, r7
 8005338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800533c:	4770      	bx	lr

0800533e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
 8005346:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d101      	bne.n	8005352 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e003      	b.n	800535a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005358:	2300      	movs	r3, #0
  }
}
 800535a:	4618      	mov	r0, r3
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b086      	sub	sp, #24
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	0c1b      	lsrs	r3, r3, #16
 8005376:	f003 0303 	and.w	r3, r3, #3
 800537a:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 031f 	and.w	r3, r3, #31
 8005384:	2201      	movs	r2, #1
 8005386:	fa02 f303 	lsl.w	r3, r2, r3
 800538a:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 800538c:	f7fd fece 	bl	800312c <HAL_GetCurrentCPUID>
 8005390:	4603      	mov	r3, r0
 8005392:	2b03      	cmp	r3, #3
 8005394:	d105      	bne.n	80053a2 <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	011a      	lsls	r2, r3, #4
 800539a:	4b0f      	ldr	r3, [pc, #60]	@ (80053d8 <HAL_EXTI_IRQHandler+0x70>)
 800539c:	4413      	add	r3, r2
 800539e:	617b      	str	r3, [r7, #20]
 80053a0:	e004      	b.n	80053ac <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	011a      	lsls	r2, r3, #4
 80053a6:	4b0d      	ldr	r3, [pc, #52]	@ (80053dc <HAL_EXTI_IRQHandler+0x74>)
 80053a8:	4413      	add	r3, r2
 80053aa:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4013      	ands	r3, r2
 80053b4:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d009      	beq.n	80053d0 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d002      	beq.n	80053d0 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	4798      	blx	r3
    }
  }
}
 80053d0:	bf00      	nop
 80053d2:	3718      	adds	r7, #24
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	58000088 	.word	0x58000088
 80053dc:	580000c8 	.word	0x580000c8

080053e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b089      	sub	sp, #36	@ 0x24
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80053ea:	2300      	movs	r3, #0
 80053ec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80053ee:	4b89      	ldr	r3, [pc, #548]	@ (8005614 <HAL_GPIO_Init+0x234>)
 80053f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80053f2:	e194      	b.n	800571e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	2101      	movs	r1, #1
 80053fa:	69fb      	ldr	r3, [r7, #28]
 80053fc:	fa01 f303 	lsl.w	r3, r1, r3
 8005400:	4013      	ands	r3, r2
 8005402:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 8186 	beq.w	8005718 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f003 0303 	and.w	r3, r3, #3
 8005414:	2b01      	cmp	r3, #1
 8005416:	d005      	beq.n	8005424 <HAL_GPIO_Init+0x44>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f003 0303 	and.w	r3, r3, #3
 8005420:	2b02      	cmp	r3, #2
 8005422:	d130      	bne.n	8005486 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	005b      	lsls	r3, r3, #1
 800542e:	2203      	movs	r2, #3
 8005430:	fa02 f303 	lsl.w	r3, r2, r3
 8005434:	43db      	mvns	r3, r3
 8005436:	69ba      	ldr	r2, [r7, #24]
 8005438:	4013      	ands	r3, r2
 800543a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	68da      	ldr	r2, [r3, #12]
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	005b      	lsls	r3, r3, #1
 8005444:	fa02 f303 	lsl.w	r3, r2, r3
 8005448:	69ba      	ldr	r2, [r7, #24]
 800544a:	4313      	orrs	r3, r2
 800544c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800545a:	2201      	movs	r2, #1
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	fa02 f303 	lsl.w	r3, r2, r3
 8005462:	43db      	mvns	r3, r3
 8005464:	69ba      	ldr	r2, [r7, #24]
 8005466:	4013      	ands	r3, r2
 8005468:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	091b      	lsrs	r3, r3, #4
 8005470:	f003 0201 	and.w	r2, r3, #1
 8005474:	69fb      	ldr	r3, [r7, #28]
 8005476:	fa02 f303 	lsl.w	r3, r2, r3
 800547a:	69ba      	ldr	r2, [r7, #24]
 800547c:	4313      	orrs	r3, r2
 800547e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f003 0303 	and.w	r3, r3, #3
 800548e:	2b03      	cmp	r3, #3
 8005490:	d017      	beq.n	80054c2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	005b      	lsls	r3, r3, #1
 800549c:	2203      	movs	r2, #3
 800549e:	fa02 f303 	lsl.w	r3, r2, r3
 80054a2:	43db      	mvns	r3, r3
 80054a4:	69ba      	ldr	r2, [r7, #24]
 80054a6:	4013      	ands	r3, r2
 80054a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	689a      	ldr	r2, [r3, #8]
 80054ae:	69fb      	ldr	r3, [r7, #28]
 80054b0:	005b      	lsls	r3, r3, #1
 80054b2:	fa02 f303 	lsl.w	r3, r2, r3
 80054b6:	69ba      	ldr	r2, [r7, #24]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69ba      	ldr	r2, [r7, #24]
 80054c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	f003 0303 	and.w	r3, r3, #3
 80054ca:	2b02      	cmp	r3, #2
 80054cc:	d123      	bne.n	8005516 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80054ce:	69fb      	ldr	r3, [r7, #28]
 80054d0:	08da      	lsrs	r2, r3, #3
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	3208      	adds	r2, #8
 80054d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	220f      	movs	r2, #15
 80054e6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ea:	43db      	mvns	r3, r3
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	4013      	ands	r3, r2
 80054f0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	691a      	ldr	r2, [r3, #16]
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	4313      	orrs	r3, r2
 8005506:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	08da      	lsrs	r2, r3, #3
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	3208      	adds	r2, #8
 8005510:	69b9      	ldr	r1, [r7, #24]
 8005512:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	2203      	movs	r2, #3
 8005522:	fa02 f303 	lsl.w	r3, r2, r3
 8005526:	43db      	mvns	r3, r3
 8005528:	69ba      	ldr	r2, [r7, #24]
 800552a:	4013      	ands	r3, r2
 800552c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	f003 0203 	and.w	r2, r3, #3
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	fa02 f303 	lsl.w	r3, r2, r3
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	4313      	orrs	r3, r2
 8005542:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	69ba      	ldr	r2, [r7, #24]
 8005548:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005552:	2b00      	cmp	r3, #0
 8005554:	f000 80e0 	beq.w	8005718 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005558:	4b2f      	ldr	r3, [pc, #188]	@ (8005618 <HAL_GPIO_Init+0x238>)
 800555a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800555e:	4a2e      	ldr	r2, [pc, #184]	@ (8005618 <HAL_GPIO_Init+0x238>)
 8005560:	f043 0302 	orr.w	r3, r3, #2
 8005564:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005568:	4b2b      	ldr	r3, [pc, #172]	@ (8005618 <HAL_GPIO_Init+0x238>)
 800556a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800556e:	f003 0302 	and.w	r3, r3, #2
 8005572:	60fb      	str	r3, [r7, #12]
 8005574:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005576:	4a29      	ldr	r2, [pc, #164]	@ (800561c <HAL_GPIO_Init+0x23c>)
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	089b      	lsrs	r3, r3, #2
 800557c:	3302      	adds	r3, #2
 800557e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005582:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005584:	69fb      	ldr	r3, [r7, #28]
 8005586:	f003 0303 	and.w	r3, r3, #3
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	220f      	movs	r2, #15
 800558e:	fa02 f303 	lsl.w	r3, r2, r3
 8005592:	43db      	mvns	r3, r3
 8005594:	69ba      	ldr	r2, [r7, #24]
 8005596:	4013      	ands	r3, r2
 8005598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a20      	ldr	r2, [pc, #128]	@ (8005620 <HAL_GPIO_Init+0x240>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d052      	beq.n	8005648 <HAL_GPIO_Init+0x268>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005624 <HAL_GPIO_Init+0x244>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d031      	beq.n	800560e <HAL_GPIO_Init+0x22e>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a1e      	ldr	r2, [pc, #120]	@ (8005628 <HAL_GPIO_Init+0x248>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d02b      	beq.n	800560a <HAL_GPIO_Init+0x22a>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a1d      	ldr	r2, [pc, #116]	@ (800562c <HAL_GPIO_Init+0x24c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d025      	beq.n	8005606 <HAL_GPIO_Init+0x226>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005630 <HAL_GPIO_Init+0x250>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d01f      	beq.n	8005602 <HAL_GPIO_Init+0x222>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a1b      	ldr	r2, [pc, #108]	@ (8005634 <HAL_GPIO_Init+0x254>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d019      	beq.n	80055fe <HAL_GPIO_Init+0x21e>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a1a      	ldr	r2, [pc, #104]	@ (8005638 <HAL_GPIO_Init+0x258>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d013      	beq.n	80055fa <HAL_GPIO_Init+0x21a>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a19      	ldr	r2, [pc, #100]	@ (800563c <HAL_GPIO_Init+0x25c>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00d      	beq.n	80055f6 <HAL_GPIO_Init+0x216>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a18      	ldr	r2, [pc, #96]	@ (8005640 <HAL_GPIO_Init+0x260>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d007      	beq.n	80055f2 <HAL_GPIO_Init+0x212>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a17      	ldr	r2, [pc, #92]	@ (8005644 <HAL_GPIO_Init+0x264>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d101      	bne.n	80055ee <HAL_GPIO_Init+0x20e>
 80055ea:	2309      	movs	r3, #9
 80055ec:	e02d      	b.n	800564a <HAL_GPIO_Init+0x26a>
 80055ee:	230a      	movs	r3, #10
 80055f0:	e02b      	b.n	800564a <HAL_GPIO_Init+0x26a>
 80055f2:	2308      	movs	r3, #8
 80055f4:	e029      	b.n	800564a <HAL_GPIO_Init+0x26a>
 80055f6:	2307      	movs	r3, #7
 80055f8:	e027      	b.n	800564a <HAL_GPIO_Init+0x26a>
 80055fa:	2306      	movs	r3, #6
 80055fc:	e025      	b.n	800564a <HAL_GPIO_Init+0x26a>
 80055fe:	2305      	movs	r3, #5
 8005600:	e023      	b.n	800564a <HAL_GPIO_Init+0x26a>
 8005602:	2304      	movs	r3, #4
 8005604:	e021      	b.n	800564a <HAL_GPIO_Init+0x26a>
 8005606:	2303      	movs	r3, #3
 8005608:	e01f      	b.n	800564a <HAL_GPIO_Init+0x26a>
 800560a:	2302      	movs	r3, #2
 800560c:	e01d      	b.n	800564a <HAL_GPIO_Init+0x26a>
 800560e:	2301      	movs	r3, #1
 8005610:	e01b      	b.n	800564a <HAL_GPIO_Init+0x26a>
 8005612:	bf00      	nop
 8005614:	58000080 	.word	0x58000080
 8005618:	58024400 	.word	0x58024400
 800561c:	58000400 	.word	0x58000400
 8005620:	58020000 	.word	0x58020000
 8005624:	58020400 	.word	0x58020400
 8005628:	58020800 	.word	0x58020800
 800562c:	58020c00 	.word	0x58020c00
 8005630:	58021000 	.word	0x58021000
 8005634:	58021400 	.word	0x58021400
 8005638:	58021800 	.word	0x58021800
 800563c:	58021c00 	.word	0x58021c00
 8005640:	58022000 	.word	0x58022000
 8005644:	58022400 	.word	0x58022400
 8005648:	2300      	movs	r3, #0
 800564a:	69fa      	ldr	r2, [r7, #28]
 800564c:	f002 0203 	and.w	r2, r2, #3
 8005650:	0092      	lsls	r2, r2, #2
 8005652:	4093      	lsls	r3, r2
 8005654:	69ba      	ldr	r2, [r7, #24]
 8005656:	4313      	orrs	r3, r2
 8005658:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800565a:	4938      	ldr	r1, [pc, #224]	@ (800573c <HAL_GPIO_Init+0x35c>)
 800565c:	69fb      	ldr	r3, [r7, #28]
 800565e:	089b      	lsrs	r3, r3, #2
 8005660:	3302      	adds	r3, #2
 8005662:	69ba      	ldr	r2, [r7, #24]
 8005664:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005668:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	43db      	mvns	r3, r3
 8005674:	69ba      	ldr	r2, [r7, #24]
 8005676:	4013      	ands	r3, r2
 8005678:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d003      	beq.n	800568e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005686:	69ba      	ldr	r2, [r7, #24]
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	4313      	orrs	r3, r2
 800568c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800568e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005696:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	43db      	mvns	r3, r3
 80056a2:	69ba      	ldr	r2, [r7, #24]
 80056a4:	4013      	ands	r3, r2
 80056a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d003      	beq.n	80056bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80056b4:	69ba      	ldr	r2, [r7, #24]
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80056bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	43db      	mvns	r3, r3
 80056ce:	69ba      	ldr	r2, [r7, #24]
 80056d0:	4013      	ands	r3, r2
 80056d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d003      	beq.n	80056e8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80056e0:	69ba      	ldr	r2, [r7, #24]
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80056e8:	697b      	ldr	r3, [r7, #20]
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	43db      	mvns	r3, r3
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	4013      	ands	r3, r2
 80056fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800570a:	69ba      	ldr	r2, [r7, #24]
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	4313      	orrs	r3, r2
 8005710:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	3301      	adds	r3, #1
 800571c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	681a      	ldr	r2, [r3, #0]
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	fa22 f303 	lsr.w	r3, r2, r3
 8005728:	2b00      	cmp	r3, #0
 800572a:	f47f ae63 	bne.w	80053f4 <HAL_GPIO_Init+0x14>
  }
}
 800572e:	bf00      	nop
 8005730:	bf00      	nop
 8005732:	3724      	adds	r7, #36	@ 0x24
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr
 800573c:	58000400 	.word	0x58000400

08005740 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005740:	b480      	push	{r7}
 8005742:	b083      	sub	sp, #12
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]
 8005748:	460b      	mov	r3, r1
 800574a:	807b      	strh	r3, [r7, #2]
 800574c:	4613      	mov	r3, r2
 800574e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005750:	787b      	ldrb	r3, [r7, #1]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d003      	beq.n	800575e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005756:	887a      	ldrh	r2, [r7, #2]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800575c:	e003      	b.n	8005766 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800575e:	887b      	ldrh	r3, [r7, #2]
 8005760:	041a      	lsls	r2, r3, #16
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	619a      	str	r2, [r3, #24]
}
 8005766:	bf00      	nop
 8005768:	370c      	adds	r7, #12
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr

08005772 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800577a:	f7fc f8d9 	bl	8001930 <HAL_GetTick>
 800577e:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e03b      	b.n	8005802 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68da      	ldr	r2, [r3, #12]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f022 0201 	bic.w	r2, r2, #1
 80057a8:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80057aa:	e00f      	b.n	80057cc <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 80057ac:	f7fc f8c0 	bl	8001930 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b05      	cmp	r3, #5
 80057b8:	d908      	bls.n	80057cc <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2240      	movs	r2, #64	@ 0x40
 80057be:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2203      	movs	r2, #3
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e01a      	b.n	8005802 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d1e8      	bne.n	80057ac <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 fc90 	bl	8006100 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2200      	movs	r2, #0
 80057ea:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2200      	movs	r2, #0
 80057f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3710      	adds	r7, #16
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}

0800580a <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 800580a:	b480      	push	{r7}
 800580c:	b087      	sub	sp, #28
 800580e:	af00      	add	r7, sp, #0
 8005810:	60f8      	str	r0, [r7, #12]
 8005812:	60b9      	str	r1, [r7, #8]
 8005814:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e03e      	b.n	80058a2 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800582a:	2b01      	cmp	r3, #1
 800582c:	d101      	bne.n	8005832 <HAL_MDMA_ConfigPostRequestMask+0x28>
 800582e:	2302      	movs	r3, #2
 8005830:	e037      	b.n	80058a2 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2201      	movs	r2, #1
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b01      	cmp	r3, #1
 8005844:	d126      	bne.n	8005894 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005850:	2b00      	cmp	r3, #0
 8005852:	d11c      	bne.n	800588e <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68ba      	ldr	r2, [r7, #8]
 800585a:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d108      	bne.n	800587c <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	691a      	ldr	r2, [r3, #16]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005878:	611a      	str	r2, [r3, #16]
 800587a:	e00d      	b.n	8005898 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800588a:	611a      	str	r2, [r3, #16]
 800588c:	e004      	b.n	8005898 <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	75fb      	strb	r3, [r7, #23]
 8005892:	e001      	b.n	8005898 <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 8005894:	2301      	movs	r3, #1
 8005896:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80058a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80058a2:	4618      	mov	r0, r3
 80058a4:	371c      	adds	r7, #28
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr

080058ae <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 80058ae:	b480      	push	{r7}
 80058b0:	b085      	sub	sp, #20
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	6078      	str	r0, [r7, #4]
 80058b6:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d002      	beq.n	80058c4 <HAL_MDMA_LinkedList_CreateNode+0x16>
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d101      	bne.n	80058c8 <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e0c8      	b.n	8005a5a <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	691a      	ldr	r2, [r3, #16]
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 80058f4:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	69db      	ldr	r3, [r3, #28]
 80058fa:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8005900:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005906:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 800590c:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005912:	3b01      	subs	r3, #1
 8005914:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 8005916:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 800591c:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800592a:	d105      	bne.n	8005938 <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005940:	d003      	beq.n	800594a <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005946:	2b00      	cmp	r3, #0
 8005948:	d005      	beq.n	8005956 <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595a:	3b01      	subs	r3, #1
 800595c:	051a      	lsls	r2, r3, #20
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005966:	2b00      	cmp	r3, #0
 8005968:	da0e      	bge.n	8005988 <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	685b      	ldr	r3, [r3, #4]
 800596e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800597a:	425b      	negs	r3, r3
 800597c:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	b29a      	uxth	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	611a      	str	r2, [r3, #16]
 8005986:	e004      	b.n	8005992 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800598c:	b29a      	uxth	r2, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005996:	2b00      	cmp	r3, #0
 8005998:	da11      	bge.n	80059be <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059aa:	425b      	negs	r3, r3
 80059ac:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	691a      	ldr	r2, [r3, #16]
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	041b      	lsls	r3, r3, #16
 80059b6:	431a      	orrs	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	611a      	str	r2, [r3, #16]
 80059bc:	e007      	b.n	80059ce <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	691a      	ldr	r2, [r3, #16]
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80059c6:	041b      	lsls	r3, r3, #16
 80059c8:	431a      	orrs	r2, r3
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685a      	ldr	r2, [r3, #4]
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059d6:	431a      	orrs	r2, r3
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059f4:	d00c      	beq.n	8005a10 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	b2da      	uxtb	r2, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a14:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005a18:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a20:	d002      	beq.n	8005a28 <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d105      	bne.n	8005a34 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 8005a34:	683b      	ldr	r3, [r7, #0]
 8005a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a38:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8005a3c:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005a44:	d002      	beq.n	8005a4c <HAL_MDMA_LinkedList_CreateNode+0x19e>
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d105      	bne.n	8005a58 <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	699b      	ldr	r3, [r3, #24]
 8005a50:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 8005a58:	2300      	movs	r3, #0
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3714      	adds	r7, #20
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b089      	sub	sp, #36	@ 0x24
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	60f8      	str	r0, [r7, #12]
 8005a6e:	60b9      	str	r1, [r7, #8]
 8005a70:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 8005a72:	2300      	movs	r3, #0
 8005a74:	61bb      	str	r3, [r7, #24]
 8005a76:	2300      	movs	r3, #0
 8005a78:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d002      	beq.n	8005a8a <HAL_MDMA_LinkedList_AddNode+0x24>
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d101      	bne.n	8005a8e <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	e0a9      	b.n	8005be2 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d101      	bne.n	8005a9c <HAL_MDMA_LinkedList_AddNode+0x36>
 8005a98:	2302      	movs	r3, #2
 8005a9a:	e0a2      	b.n	8005be2 <HAL_MDMA_LinkedList_AddNode+0x17c>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	f040 8093 	bne.w	8005bd8 <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d116      	bne.n	8005af0 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d110      	bne.n	8005aea <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	68ba      	ldr	r2, [r7, #8]
 8005ace:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	665a      	str	r2, [r3, #100]	@ 0x64
 8005ae8:	e06c      	b.n	8005bc4 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 8005aea:	2301      	movs	r3, #1
 8005aec:	74fb      	strb	r3, [r7, #19]
 8005aee:	e069      	b.n	8005bc4 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d062      	beq.n	8005bc0 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005afe:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8005b00:	e00c      	b.n	8005b1c <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	695a      	ldr	r2, [r3, #20]
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d101      	bne.n	8005b10 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8005b10:	69fb      	ldr	r3, [r7, #28]
 8005b12:	695b      	ldr	r3, [r3, #20]
 8005b14:	61fb      	str	r3, [r7, #28]
        counter++;
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	3301      	adds	r3, #1
 8005b1a:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b20:	69ba      	ldr	r2, [r7, #24]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d202      	bcs.n	8005b2c <HAL_MDMA_LinkedList_AddNode+0xc6>
 8005b26:	7cfb      	ldrb	r3, [r7, #19]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0ea      	beq.n	8005b02 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 8005b2c:	7cfb      	ldrb	r3, [r7, #19]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d148      	bne.n	8005bc4 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	429a      	cmp	r2, r3
 8005b3a:	d002      	beq.n	8005b42 <HAL_MDMA_LinkedList_AddNode+0xdc>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d111      	bne.n	8005b66 <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b46:	695a      	ldr	r2, [r3, #20]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b50:	68ba      	ldr	r2, [r7, #8]
 8005b52:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b5e:	1c5a      	adds	r2, r3, #1
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	665a      	str	r2, [r3, #100]	@ 0x64
 8005b64:	e02e      	b.n	8005bc4 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b6a:	61fb      	str	r3, [r7, #28]
          counter = 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8005b70:	e018      	b.n	8005ba4 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	3301      	adds	r3, #1
 8005b76:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 8005b78:	69fa      	ldr	r2, [r7, #28]
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d10e      	bne.n	8005b9e <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	695a      	ldr	r2, [r3, #20]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	69fb      	ldr	r3, [r7, #28]
 8005b8c:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b92:	1c5a      	adds	r2, r3, #1
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	e002      	b.n	8005ba4 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8005b9e:	69fb      	ldr	r3, [r7, #28]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	429a      	cmp	r2, r3
 8005bac:	d202      	bcs.n	8005bb4 <HAL_MDMA_LinkedList_AddNode+0x14e>
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d0de      	beq.n	8005b72 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d104      	bne.n	8005bc4 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	74fb      	strb	r3, [r7, #19]
 8005bbe:	e001      	b.n	8005bc4 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8005bd4:	7cfb      	ldrb	r3, [r7, #19]
 8005bd6:	e004      	b.n	8005be2 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8005be0:	2302      	movs	r3, #2
  }
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3724      	adds	r7, #36	@ 0x24
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b085      	sub	sp, #20
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d101      	bne.n	8005c04 <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e031      	b.n	8005c68 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d101      	bne.n	8005c12 <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8005c0e:	2302      	movs	r3, #2
 8005c10:	e02a      	b.n	8005c68 <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2201      	movs	r2, #1
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b01      	cmp	r3, #1
 8005c24:	d117      	bne.n	8005c56 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2202      	movs	r2, #2
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d007      	beq.n	8005c46 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d003      	beq.n	8005c46 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d102      	bne.n	8005c4c <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 8005c46:	2301      	movs	r3, #1
 8005c48:	73fb      	strb	r3, [r7, #15]
 8005c4a:	e004      	b.n	8005c56 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c54:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 8005c66:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b086      	sub	sp, #24
 8005c78:	af02      	add	r7, sp, #8
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
 8005c80:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d101      	bne.n	8005c8c <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e070      	b.n	8005d6e <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_MDMA_Start_IT+0x26>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e069      	b.n	8005d6e <HAL_MDMA_Start_IT+0xfa>
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b01      	cmp	r3, #1
 8005cac:	d158      	bne.n	8005d60 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	2202      	movs	r2, #2
 8005cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	68da      	ldr	r2, [r3, #12]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f022 0201 	bic.w	r2, r2, #1
 8005cca:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	9300      	str	r3, [sp, #0]
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	68f8      	ldr	r0, [r7, #12]
 8005cd8:	f000 f9a2 	bl	8006020 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68da      	ldr	r2, [r3, #12]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0206 	orr.w	r2, r2, #6
 8005cea:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d007      	beq.n	8005d04 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f042 0210 	orr.w	r2, r2, #16
 8005d02:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d007      	beq.n	8005d1c <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	68da      	ldr	r2, [r3, #12]
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0208 	orr.w	r2, r2, #8
 8005d1a:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d007      	beq.n	8005d34 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	68da      	ldr	r2, [r3, #12]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f042 0220 	orr.w	r2, r2, #32
 8005d32:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	68da      	ldr	r2, [r3, #12]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f042 0201 	orr.w	r2, r2, #1
 8005d42:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	685b      	ldr	r3, [r3, #4]
 8005d48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d4c:	d10e      	bne.n	8005d6c <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	68da      	ldr	r2, [r3, #12]
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005d5c:	60da      	str	r2, [r3, #12]
 8005d5e:	e005      	b.n	8005d6c <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8005d68:	2302      	movs	r3, #2
 8005d6a:	e000      	b.n	8005d6e <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
}
 8005d6e:	4618      	mov	r0, r3
 8005d70:	3710      	adds	r7, #16
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bd80      	pop	{r7, pc}
	...

08005d78 <HAL_MDMA_IRQHandler>:
  * @param  hmdma: pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval None
  */
void HAL_MDMA_IRQHandler(MDMA_HandleTypeDef *hmdma)
{
 8005d78:	b580      	push	{r7, lr}
 8005d7a:	b086      	sub	sp, #24
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8005d80:	2300      	movs	r3, #0
 8005d82:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005d84:	4b91      	ldr	r3, [pc, #580]	@ (8005fcc <HAL_MDMA_IRQHandler+0x254>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a91      	ldr	r2, [pc, #580]	@ (8005fd0 <HAL_MDMA_IRQHandler+0x258>)
 8005d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d8e:	0a9b      	lsrs	r3, r3, #10
 8005d90:	617b      	str	r3, [r7, #20]

  uint32_t generalIntFlag, errorFlag;

  /* General Interrupt Flag management ****************************************/
  generalIntFlag =  1UL << ((((uint32_t)hmdma->Instance - (uint32_t)(MDMA_Channel0))/HAL_MDMA_CHANNEL_SIZE) & 0x1FU);
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	461a      	mov	r2, r3
 8005d98:	4b8e      	ldr	r3, [pc, #568]	@ (8005fd4 <HAL_MDMA_IRQHandler+0x25c>)
 8005d9a:	4413      	add	r3, r2
 8005d9c:	099b      	lsrs	r3, r3, #6
 8005d9e:	f003 031f 	and.w	r3, r3, #31
 8005da2:	2201      	movs	r2, #1
 8005da4:	fa02 f303 	lsl.w	r3, r2, r3
 8005da8:	613b      	str	r3, [r7, #16]
  if((MDMA->GISR0 & generalIntFlag) == 0U)
 8005daa:	f04f 43a4 	mov.w	r3, #1375731712	@ 0x52000000
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	4013      	ands	r3, r2
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f000 812d 	beq.w	8006014 <HAL_MDMA_IRQHandler+0x29c>
  {
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
  }

  /* Transfer Error Interrupt management ***************************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_TE) != 0U))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0301 	and.w	r3, r3, #1
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d054      	beq.n	8005e72 <HAL_MDMA_IRQHandler+0xfa>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_TE) != 0U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d04d      	beq.n	8005e72 <HAL_MDMA_IRQHandler+0xfa>
    {
      /* Disable the transfer error interrupt */
      __HAL_MDMA_DISABLE_IT(hmdma, MDMA_IT_TE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68da      	ldr	r2, [r3, #12]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0202 	bic.w	r2, r2, #2
 8005de4:	60da      	str	r2, [r3, #12]

      /* Get the transfer error source flag */
      errorFlag = hmdma->Instance->CESR;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	60fb      	str	r3, [r7, #12]

      if((errorFlag & MDMA_CESR_TED) == 0U)
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d106      	bne.n	8005e06 <HAL_MDMA_IRQHandler+0x8e>
      {
        /* Update error code : Read Transfer error  */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_READ_XFER;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005dfc:	f043 0201 	orr.w	r2, r3, #1
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	669a      	str	r2, [r3, #104]	@ 0x68
 8005e04:	e005      	b.n	8005e12 <HAL_MDMA_IRQHandler+0x9a>
      }
      else
      {
        /* Update error code : Write Transfer error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_WRITE_XFER;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e0a:	f043 0202 	orr.w	r2, r3, #2
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TEMD) != 0U)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d005      	beq.n	8005e28 <HAL_MDMA_IRQHandler+0xb0>
      {
        /* Update error code : Error Mask Data */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_MASK_DATA;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e20:	f043 0204 	orr.w	r2, r3, #4
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_TELD) != 0U)
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d005      	beq.n	8005e3e <HAL_MDMA_IRQHandler+0xc6>
      {
        /* Update error code : Error Linked list */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_LINKED_LIST;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e36:	f043 0208 	orr.w	r2, r3, #8
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_ASE) != 0U)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d005      	beq.n	8005e54 <HAL_MDMA_IRQHandler+0xdc>
      {
        /* Update error code : Address/Size alignment error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_ALIGNMENT;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e4c:	f043 0210 	orr.w	r2, r3, #16
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      if((errorFlag & MDMA_CESR_BSE) != 0U)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d005      	beq.n	8005e6a <HAL_MDMA_IRQHandler+0xf2>
      {
        /* Update error code : Block Size error error */
        hmdma->ErrorCode |= HAL_MDMA_ERROR_BLOCK_SIZE;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005e62:	f043 0220 	orr.w	r2, r3, #32
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	669a      	str	r2, [r3, #104]	@ 0x68
      }

      /* Clear the transfer error flags */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	605a      	str	r2, [r3, #4]
    }
  }

  /* Buffer Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BFTC) != 0U))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0310 	and.w	r3, r3, #16
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d012      	beq.n	8005ea6 <HAL_MDMA_IRQHandler+0x12e>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BFTC) != 0U)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	f003 0320 	and.w	r3, r3, #32
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00b      	beq.n	8005ea6 <HAL_MDMA_IRQHandler+0x12e>
    {
      /* Clear the buffer transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BFTC);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2210      	movs	r2, #16
 8005e94:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBufferCpltCallback != NULL)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d003      	beq.n	8005ea6 <HAL_MDMA_IRQHandler+0x12e>
      {
        /* Buffer transfer callback */
        hmdma->XferBufferCpltCallback(hmdma);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	4798      	blx	r3
      }
    }
  }

  /* Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BT) != 0U))
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d012      	beq.n	8005eda <HAL_MDMA_IRQHandler+0x162>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BT) != 0U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	68db      	ldr	r3, [r3, #12]
 8005eba:	f003 0310 	and.w	r3, r3, #16
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d00b      	beq.n	8005eda <HAL_MDMA_IRQHandler+0x162>
    {
      /* Clear the block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BT);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	2208      	movs	r2, #8
 8005ec8:	605a      	str	r2, [r3, #4]

      if(hmdma->XferBlockCpltCallback != NULL)
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_MDMA_IRQHandler+0x162>
      {
        /* Block transfer callback */
        hmdma->XferBlockCpltCallback(hmdma);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	4798      	blx	r3
      }
    }
  }

  /* Repeated Block Transfer Complete Interrupt management ******************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_BRT) != 0U))
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0304 	and.w	r3, r3, #4
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d012      	beq.n	8005f0e <HAL_MDMA_IRQHandler+0x196>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_BRT) != 0U)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00b      	beq.n	8005f0e <HAL_MDMA_IRQHandler+0x196>
    {
      /* Clear the repeat block transfer complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_BRT);
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2204      	movs	r2, #4
 8005efc:	605a      	str	r2, [r3, #4]

      if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d003      	beq.n	8005f0e <HAL_MDMA_IRQHandler+0x196>
      {
        /* Repeated Block transfer callback */
        hmdma->XferRepeatBlockCpltCallback(hmdma);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f0a:	6878      	ldr	r0, [r7, #4]
 8005f0c:	4798      	blx	r3
      }
    }
  }

  /* Channel Transfer Complete Interrupt management ***********************************/
  if((__HAL_MDMA_GET_FLAG(hmdma, MDMA_FLAG_CTC) != 0U))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0302 	and.w	r3, r3, #2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d039      	beq.n	8005f90 <HAL_MDMA_IRQHandler+0x218>
  {
    if(__HAL_MDMA_GET_IT_SOURCE(hmdma, MDMA_IT_CTC) != 0U)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	f003 0304 	and.w	r3, r3, #4
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d032      	beq.n	8005f90 <HAL_MDMA_IRQHandler+0x218>
    {
      /* Disable all the transfer interrupts */
      __HAL_MDMA_DISABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC | MDMA_IT_BT | MDMA_IT_BRT | MDMA_IT_BFTC));
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	68da      	ldr	r2, [r3, #12]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 023e 	bic.w	r2, r2, #62	@ 0x3e
 8005f38:	60da      	str	r2, [r3, #12]

      if(HAL_MDMA_STATE_ABORT == hmdma->State)
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	2b04      	cmp	r3, #4
 8005f44:	d110      	bne.n	8005f68 <HAL_MDMA_IRQHandler+0x1f0>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hmdma);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Change the DMA state */
        hmdma->State = HAL_MDMA_STATE_READY;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2201      	movs	r2, #1
 8005f52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        if(hmdma->XferAbortCallback != NULL)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d05c      	beq.n	8006018 <HAL_MDMA_IRQHandler+0x2a0>
        {
          hmdma->XferAbortCallback(hmdma);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	4798      	blx	r3
        }
        return;
 8005f66:	e057      	b.n	8006018 <HAL_MDMA_IRQHandler+0x2a0>
      }

      /* Clear the Channel Transfer Complete flag */
      __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_CTC);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hmdma);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      /* Change MDMA peripheral state */
      hmdma->State = HAL_MDMA_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if(hmdma->XferCpltCallback != NULL)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d003      	beq.n	8005f90 <HAL_MDMA_IRQHandler+0x218>
      {
        /* Channel Transfer Complete callback */
        hmdma->XferCpltCallback(hmdma);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	4798      	blx	r3
      }
    }
  }

  /* manage error case */
  if(hmdma->ErrorCode != HAL_MDMA_ERROR_NONE)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d040      	beq.n	800601a <HAL_MDMA_IRQHandler+0x2a2>
  {
    hmdma->State = HAL_MDMA_STATE_ABORT;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2204      	movs	r2, #4
 8005f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the channel */
    __HAL_MDMA_DISABLE(hmdma);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68da      	ldr	r2, [r3, #12]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f022 0201 	bic.w	r2, r2, #1
 8005fae:	60da      	str	r2, [r3, #12]

    do
    {
      if (++count > timeout)
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	60bb      	str	r3, [r7, #8]
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d30d      	bcc.n	8005fd8 <HAL_MDMA_IRQHandler+0x260>
      {
        break;
      }
    }
    while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68db      	ldr	r3, [r3, #12]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d1f2      	bne.n	8005fb0 <HAL_MDMA_IRQHandler+0x238>
 8005fca:	e006      	b.n	8005fda <HAL_MDMA_IRQHandler+0x262>
 8005fcc:	24000000 	.word	0x24000000
 8005fd0:	1b4e81b5 	.word	0x1b4e81b5
 8005fd4:	adffffc0 	.word	0xadffffc0
        break;
 8005fd8:	bf00      	nop

    /* Process Unlocked */
    __HAL_UNLOCK(hmdma);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    if((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d004      	beq.n	8005ffa <HAL_MDMA_IRQHandler+0x282>
    {
      /* Change the MDMA state to error if MDMA disable fails */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2203      	movs	r2, #3
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005ff8:	e003      	b.n	8006002 <HAL_MDMA_IRQHandler+0x28a>
    }
    else
    {
      /* Change the MDMA state to Ready if MDMA disable success */
      hmdma->State = HAL_MDMA_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    }


    if (hmdma->XferErrorCallback != NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006006:	2b00      	cmp	r3, #0
 8006008:	d007      	beq.n	800601a <HAL_MDMA_IRQHandler+0x2a2>
    {
      /* Transfer error callback */
      hmdma->XferErrorCallback(hmdma);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	4798      	blx	r3
 8006012:	e002      	b.n	800601a <HAL_MDMA_IRQHandler+0x2a2>
    return; /* the  General interrupt flag for the current channel is down , nothing to do */
 8006014:	bf00      	nop
 8006016:	e000      	b.n	800601a <HAL_MDMA_IRQHandler+0x2a2>
        return;
 8006018:	bf00      	nop
    }
  }
}
 800601a:	3718      	adds	r7, #24
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 8006020:	b480      	push	{r7}
 8006022:	b087      	sub	sp, #28
 8006024:	af00      	add	r7, sp, #0
 8006026:	60f8      	str	r0, [r7, #12]
 8006028:	60b9      	str	r1, [r7, #8]
 800602a:	607a      	str	r2, [r7, #4]
 800602c:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	695a      	ldr	r2, [r3, #20]
 8006034:	4b31      	ldr	r3, [pc, #196]	@ (80060fc <MDMA_SetConfig+0xdc>)
 8006036:	4013      	ands	r3, r2
 8006038:	683a      	ldr	r2, [r7, #0]
 800603a:	f3c2 0110 	ubfx	r1, r2, #0, #17
 800603e:	68fa      	ldr	r2, [r7, #12]
 8006040:	6812      	ldr	r2, [r2, #0]
 8006042:	430b      	orrs	r3, r1
 8006044:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8006050:	6a3b      	ldr	r3, [r7, #32]
 8006052:	3b01      	subs	r3, #1
 8006054:	051a      	lsls	r2, r3, #20
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	430a      	orrs	r2, r1
 800605c:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	221f      	movs	r2, #31
 8006064:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	68ba      	ldr	r2, [r7, #8]
 8006074:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800607c:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 800607e:	697b      	ldr	r3, [r7, #20]
 8006080:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006084:	d002      	beq.n	800608c <MDMA_SetConfig+0x6c>
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d108      	bne.n	800609e <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800609a:	629a      	str	r2, [r3, #40]	@ 0x28
 800609c:	e007      	b.n	80060ae <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80060ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 80060b4:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060bc:	d002      	beq.n	80060c4 <MDMA_SetConfig+0xa4>
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d108      	bne.n	80060d6 <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80060d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80060d4:	e007      	b.n	80060e6 <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80060e4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80060f0:	bf00      	nop
 80060f2:	371c      	adds	r7, #28
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	fffe0000 	.word	0xfffe0000

08006100 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8006100:	b480      	push	{r7}
 8006102:	b085      	sub	sp, #20
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	68d9      	ldr	r1, [r3, #12]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	691a      	ldr	r2, [r3, #16]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	430a      	orrs	r2, r1
 8006116:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	695a      	ldr	r2, [r3, #20]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	699b      	ldr	r3, [r3, #24]
 8006120:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006126:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6a1b      	ldr	r3, [r3, #32]
 800612c:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 8006132:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006138:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 800613e:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006144:	3b01      	subs	r3, #1
 8006146:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 8006148:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8006154:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 8006156:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006160:	d107      	bne.n	8006172 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	691a      	ldr	r2, [r3, #16]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8006170:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2200      	movs	r2, #0
 8006178:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800617e:	2b00      	cmp	r3, #0
 8006180:	da11      	bge.n	80061a6 <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695a      	ldr	r2, [r3, #20]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8006190:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006196:	425b      	negs	r3, r3
 8006198:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	b292      	uxth	r2, r2
 80061a2:	621a      	str	r2, [r3, #32]
 80061a4:	e006      	b.n	80061b4 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061aa:	461a      	mov	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	b292      	uxth	r2, r2
 80061b2:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	da15      	bge.n	80061e8 <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695a      	ldr	r2, [r3, #20]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 80061ca:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061d0:	425b      	negs	r3, r3
 80061d2:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6a19      	ldr	r1, [r3, #32]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	041a      	lsls	r2, r3, #16
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	621a      	str	r2, [r3, #32]
 80061e6:	e009      	b.n	80061fc <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	6a19      	ldr	r1, [r3, #32]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f2:	041a      	lsls	r2, r3, #16
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	430a      	orrs	r2, r1
 80061fa:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006204:	d006      	beq.n	8006214 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685a      	ldr	r2, [r3, #4]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	b2d2      	uxtb	r2, r2
 8006210:	629a      	str	r2, [r3, #40]	@ 0x28
 8006212:	e003      	b.n	800621c <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2200      	movs	r2, #0
 800621a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2200      	movs	r2, #0
 8006222:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8006224:	bf00      	nop
 8006226:	3714      	adds	r7, #20
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr

08006230 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8006238:	4b29      	ldr	r3, [pc, #164]	@ (80062e0 <HAL_PWREx_ConfigSupply+0xb0>)
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0307 	and.w	r3, r3, #7
 8006240:	2b06      	cmp	r3, #6
 8006242:	d00a      	beq.n	800625a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006244:	4b26      	ldr	r3, [pc, #152]	@ (80062e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800624c:	687a      	ldr	r2, [r7, #4]
 800624e:	429a      	cmp	r2, r3
 8006250:	d001      	beq.n	8006256 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e040      	b.n	80062d8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006256:	2300      	movs	r3, #0
 8006258:	e03e      	b.n	80062d8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800625a:	4b21      	ldr	r3, [pc, #132]	@ (80062e0 <HAL_PWREx_ConfigSupply+0xb0>)
 800625c:	68db      	ldr	r3, [r3, #12]
 800625e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8006262:	491f      	ldr	r1, [pc, #124]	@ (80062e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	4313      	orrs	r3, r2
 8006268:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800626a:	f7fb fb61 	bl	8001930 <HAL_GetTick>
 800626e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006270:	e009      	b.n	8006286 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006272:	f7fb fb5d 	bl	8001930 <HAL_GetTick>
 8006276:	4602      	mov	r2, r0
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	1ad3      	subs	r3, r2, r3
 800627c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006280:	d901      	bls.n	8006286 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e028      	b.n	80062d8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006286:	4b16      	ldr	r3, [pc, #88]	@ (80062e0 <HAL_PWREx_ConfigSupply+0xb0>)
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800628e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006292:	d1ee      	bne.n	8006272 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2b1e      	cmp	r3, #30
 8006298:	d008      	beq.n	80062ac <HAL_PWREx_ConfigSupply+0x7c>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2b2e      	cmp	r3, #46	@ 0x2e
 800629e:	d005      	beq.n	80062ac <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2b1d      	cmp	r3, #29
 80062a4:	d002      	beq.n	80062ac <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b2d      	cmp	r3, #45	@ 0x2d
 80062aa:	d114      	bne.n	80062d6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80062ac:	f7fb fb40 	bl	8001930 <HAL_GetTick>
 80062b0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80062b2:	e009      	b.n	80062c8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80062b4:	f7fb fb3c 	bl	8001930 <HAL_GetTick>
 80062b8:	4602      	mov	r2, r0
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062c2:	d901      	bls.n	80062c8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e007      	b.n	80062d8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80062c8:	4b05      	ldr	r3, [pc, #20]	@ (80062e0 <HAL_PWREx_ConfigSupply+0xb0>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d4:	d1ee      	bne.n	80062b4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80062d6:	2300      	movs	r3, #0
}
 80062d8:	4618      	mov	r0, r3
 80062da:	3710      	adds	r7, #16
 80062dc:	46bd      	mov	sp, r7
 80062de:	bd80      	pop	{r7, pc}
 80062e0:	58024800 	.word	0x58024800

080062e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b08c      	sub	sp, #48	@ 0x30
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d102      	bne.n	80062f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	f000 bc48 	b.w	8006b88 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f003 0301 	and.w	r3, r3, #1
 8006300:	2b00      	cmp	r3, #0
 8006302:	f000 8088 	beq.w	8006416 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006306:	4b99      	ldr	r3, [pc, #612]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006308:	691b      	ldr	r3, [r3, #16]
 800630a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800630e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006310:	4b96      	ldr	r3, [pc, #600]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006314:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006318:	2b10      	cmp	r3, #16
 800631a:	d007      	beq.n	800632c <HAL_RCC_OscConfig+0x48>
 800631c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631e:	2b18      	cmp	r3, #24
 8006320:	d111      	bne.n	8006346 <HAL_RCC_OscConfig+0x62>
 8006322:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006324:	f003 0303 	and.w	r3, r3, #3
 8006328:	2b02      	cmp	r3, #2
 800632a:	d10c      	bne.n	8006346 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800632c:	4b8f      	ldr	r3, [pc, #572]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006334:	2b00      	cmp	r3, #0
 8006336:	d06d      	beq.n	8006414 <HAL_RCC_OscConfig+0x130>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d169      	bne.n	8006414 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	f000 bc21 	b.w	8006b88 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800634e:	d106      	bne.n	800635e <HAL_RCC_OscConfig+0x7a>
 8006350:	4b86      	ldr	r3, [pc, #536]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a85      	ldr	r2, [pc, #532]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	e02e      	b.n	80063bc <HAL_RCC_OscConfig+0xd8>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10c      	bne.n	8006380 <HAL_RCC_OscConfig+0x9c>
 8006366:	4b81      	ldr	r3, [pc, #516]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a80      	ldr	r2, [pc, #512]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 800636c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006370:	6013      	str	r3, [r2, #0]
 8006372:	4b7e      	ldr	r3, [pc, #504]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a7d      	ldr	r2, [pc, #500]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006378:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	e01d      	b.n	80063bc <HAL_RCC_OscConfig+0xd8>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006388:	d10c      	bne.n	80063a4 <HAL_RCC_OscConfig+0xc0>
 800638a:	4b78      	ldr	r3, [pc, #480]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	4a77      	ldr	r2, [pc, #476]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006390:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	4b75      	ldr	r3, [pc, #468]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a74      	ldr	r2, [pc, #464]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 800639c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063a0:	6013      	str	r3, [r2, #0]
 80063a2:	e00b      	b.n	80063bc <HAL_RCC_OscConfig+0xd8>
 80063a4:	4b71      	ldr	r3, [pc, #452]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a70      	ldr	r2, [pc, #448]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80063aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063ae:	6013      	str	r3, [r2, #0]
 80063b0:	4b6e      	ldr	r3, [pc, #440]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4a6d      	ldr	r2, [pc, #436]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80063b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d013      	beq.n	80063ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063c4:	f7fb fab4 	bl	8001930 <HAL_GetTick>
 80063c8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063ca:	e008      	b.n	80063de <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063cc:	f7fb fab0 	bl	8001930 <HAL_GetTick>
 80063d0:	4602      	mov	r2, r0
 80063d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d4:	1ad3      	subs	r3, r2, r3
 80063d6:	2b64      	cmp	r3, #100	@ 0x64
 80063d8:	d901      	bls.n	80063de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063da:	2303      	movs	r3, #3
 80063dc:	e3d4      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80063de:	4b63      	ldr	r3, [pc, #396]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d0f0      	beq.n	80063cc <HAL_RCC_OscConfig+0xe8>
 80063ea:	e014      	b.n	8006416 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ec:	f7fb faa0 	bl	8001930 <HAL_GetTick>
 80063f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80063f2:	e008      	b.n	8006406 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063f4:	f7fb fa9c 	bl	8001930 <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b64      	cmp	r3, #100	@ 0x64
 8006400:	d901      	bls.n	8006406 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e3c0      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006406:	4b59      	ldr	r3, [pc, #356]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1f0      	bne.n	80063f4 <HAL_RCC_OscConfig+0x110>
 8006412:	e000      	b.n	8006416 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0302 	and.w	r3, r3, #2
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 80ca 	beq.w	80065b8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006424:	4b51      	ldr	r3, [pc, #324]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800642c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800642e:	4b4f      	ldr	r3, [pc, #316]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006432:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006434:	6a3b      	ldr	r3, [r7, #32]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d007      	beq.n	800644a <HAL_RCC_OscConfig+0x166>
 800643a:	6a3b      	ldr	r3, [r7, #32]
 800643c:	2b18      	cmp	r3, #24
 800643e:	d156      	bne.n	80064ee <HAL_RCC_OscConfig+0x20a>
 8006440:	69fb      	ldr	r3, [r7, #28]
 8006442:	f003 0303 	and.w	r3, r3, #3
 8006446:	2b00      	cmp	r3, #0
 8006448:	d151      	bne.n	80064ee <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800644a:	4b48      	ldr	r3, [pc, #288]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <HAL_RCC_OscConfig+0x17e>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800645e:	2301      	movs	r3, #1
 8006460:	e392      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006462:	4b42      	ldr	r3, [pc, #264]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f023 0219 	bic.w	r2, r3, #25
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68db      	ldr	r3, [r3, #12]
 800646e:	493f      	ldr	r1, [pc, #252]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006470:	4313      	orrs	r3, r2
 8006472:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006474:	f7fb fa5c 	bl	8001930 <HAL_GetTick>
 8006478:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800647a:	e008      	b.n	800648e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800647c:	f7fb fa58 	bl	8001930 <HAL_GetTick>
 8006480:	4602      	mov	r2, r0
 8006482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	2b02      	cmp	r3, #2
 8006488:	d901      	bls.n	800648e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800648a:	2303      	movs	r3, #3
 800648c:	e37c      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800648e:	4b37      	ldr	r3, [pc, #220]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f003 0304 	and.w	r3, r3, #4
 8006496:	2b00      	cmp	r3, #0
 8006498:	d0f0      	beq.n	800647c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800649a:	f7fb fa55 	bl	8001948 <HAL_GetREVID>
 800649e:	4603      	mov	r3, r0
 80064a0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d817      	bhi.n	80064d8 <HAL_RCC_OscConfig+0x1f4>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b40      	cmp	r3, #64	@ 0x40
 80064ae:	d108      	bne.n	80064c2 <HAL_RCC_OscConfig+0x1de>
 80064b0:	4b2e      	ldr	r3, [pc, #184]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80064b8:	4a2c      	ldr	r2, [pc, #176]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064be:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064c0:	e07a      	b.n	80065b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064c2:	4b2a      	ldr	r3, [pc, #168]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064c4:	685b      	ldr	r3, [r3, #4]
 80064c6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	031b      	lsls	r3, r3, #12
 80064d0:	4926      	ldr	r1, [pc, #152]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064d6:	e06f      	b.n	80065b8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064d8:	4b24      	ldr	r3, [pc, #144]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	691b      	ldr	r3, [r3, #16]
 80064e4:	061b      	lsls	r3, r3, #24
 80064e6:	4921      	ldr	r1, [pc, #132]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064e8:	4313      	orrs	r3, r2
 80064ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064ec:	e064      	b.n	80065b8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	68db      	ldr	r3, [r3, #12]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d047      	beq.n	8006586 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80064f6:	4b1d      	ldr	r3, [pc, #116]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f023 0219 	bic.w	r2, r3, #25
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	491a      	ldr	r1, [pc, #104]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006504:	4313      	orrs	r3, r2
 8006506:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006508:	f7fb fa12 	bl	8001930 <HAL_GetTick>
 800650c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006510:	f7fb fa0e 	bl	8001930 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e332      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006522:	4b12      	ldr	r3, [pc, #72]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0304 	and.w	r3, r3, #4
 800652a:	2b00      	cmp	r3, #0
 800652c:	d0f0      	beq.n	8006510 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800652e:	f7fb fa0b 	bl	8001948 <HAL_GetREVID>
 8006532:	4603      	mov	r3, r0
 8006534:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006538:	4293      	cmp	r3, r2
 800653a:	d819      	bhi.n	8006570 <HAL_RCC_OscConfig+0x28c>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	691b      	ldr	r3, [r3, #16]
 8006540:	2b40      	cmp	r3, #64	@ 0x40
 8006542:	d108      	bne.n	8006556 <HAL_RCC_OscConfig+0x272>
 8006544:	4b09      	ldr	r3, [pc, #36]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800654c:	4a07      	ldr	r2, [pc, #28]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 800654e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006552:	6053      	str	r3, [r2, #4]
 8006554:	e030      	b.n	80065b8 <HAL_RCC_OscConfig+0x2d4>
 8006556:	4b05      	ldr	r3, [pc, #20]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	691b      	ldr	r3, [r3, #16]
 8006562:	031b      	lsls	r3, r3, #12
 8006564:	4901      	ldr	r1, [pc, #4]	@ (800656c <HAL_RCC_OscConfig+0x288>)
 8006566:	4313      	orrs	r3, r2
 8006568:	604b      	str	r3, [r1, #4]
 800656a:	e025      	b.n	80065b8 <HAL_RCC_OscConfig+0x2d4>
 800656c:	58024400 	.word	0x58024400
 8006570:	4b9a      	ldr	r3, [pc, #616]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	061b      	lsls	r3, r3, #24
 800657e:	4997      	ldr	r1, [pc, #604]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006580:	4313      	orrs	r3, r2
 8006582:	604b      	str	r3, [r1, #4]
 8006584:	e018      	b.n	80065b8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006586:	4b95      	ldr	r3, [pc, #596]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a94      	ldr	r2, [pc, #592]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 800658c:	f023 0301 	bic.w	r3, r3, #1
 8006590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006592:	f7fb f9cd 	bl	8001930 <HAL_GetTick>
 8006596:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006598:	e008      	b.n	80065ac <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800659a:	f7fb f9c9 	bl	8001930 <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d901      	bls.n	80065ac <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e2ed      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80065ac:	4b8b      	ldr	r3, [pc, #556]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0304 	and.w	r3, r3, #4
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1f0      	bne.n	800659a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f003 0310 	and.w	r3, r3, #16
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	f000 80a9 	beq.w	8006718 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065c6:	4b85      	ldr	r3, [pc, #532]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80065c8:	691b      	ldr	r3, [r3, #16]
 80065ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80065ce:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80065d0:	4b82      	ldr	r3, [pc, #520]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80065d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065d4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	2b08      	cmp	r3, #8
 80065da:	d007      	beq.n	80065ec <HAL_RCC_OscConfig+0x308>
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	2b18      	cmp	r3, #24
 80065e0:	d13a      	bne.n	8006658 <HAL_RCC_OscConfig+0x374>
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f003 0303 	and.w	r3, r3, #3
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d135      	bne.n	8006658 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80065ec:	4b7b      	ldr	r3, [pc, #492]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d005      	beq.n	8006604 <HAL_RCC_OscConfig+0x320>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	69db      	ldr	r3, [r3, #28]
 80065fc:	2b80      	cmp	r3, #128	@ 0x80
 80065fe:	d001      	beq.n	8006604 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e2c1      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006604:	f7fb f9a0 	bl	8001948 <HAL_GetREVID>
 8006608:	4603      	mov	r3, r0
 800660a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800660e:	4293      	cmp	r3, r2
 8006610:	d817      	bhi.n	8006642 <HAL_RCC_OscConfig+0x35e>
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6a1b      	ldr	r3, [r3, #32]
 8006616:	2b20      	cmp	r3, #32
 8006618:	d108      	bne.n	800662c <HAL_RCC_OscConfig+0x348>
 800661a:	4b70      	ldr	r3, [pc, #448]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006622:	4a6e      	ldr	r2, [pc, #440]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006624:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006628:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800662a:	e075      	b.n	8006718 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800662c:	4b6b      	ldr	r3, [pc, #428]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	069b      	lsls	r3, r3, #26
 800663a:	4968      	ldr	r1, [pc, #416]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 800663c:	4313      	orrs	r3, r2
 800663e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006640:	e06a      	b.n	8006718 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006642:	4b66      	ldr	r3, [pc, #408]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a1b      	ldr	r3, [r3, #32]
 800664e:	061b      	lsls	r3, r3, #24
 8006650:	4962      	ldr	r1, [pc, #392]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006652:	4313      	orrs	r3, r2
 8006654:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006656:	e05f      	b.n	8006718 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	69db      	ldr	r3, [r3, #28]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d042      	beq.n	80066e6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006660:	4b5e      	ldr	r3, [pc, #376]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a5d      	ldr	r2, [pc, #372]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006666:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800666a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800666c:	f7fb f960 	bl	8001930 <HAL_GetTick>
 8006670:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006672:	e008      	b.n	8006686 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006674:	f7fb f95c 	bl	8001930 <HAL_GetTick>
 8006678:	4602      	mov	r2, r0
 800667a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	2b02      	cmp	r3, #2
 8006680:	d901      	bls.n	8006686 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e280      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006686:	4b55      	ldr	r3, [pc, #340]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800668e:	2b00      	cmp	r3, #0
 8006690:	d0f0      	beq.n	8006674 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006692:	f7fb f959 	bl	8001948 <HAL_GetREVID>
 8006696:	4603      	mov	r3, r0
 8006698:	f241 0203 	movw	r2, #4099	@ 0x1003
 800669c:	4293      	cmp	r3, r2
 800669e:	d817      	bhi.n	80066d0 <HAL_RCC_OscConfig+0x3ec>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a1b      	ldr	r3, [r3, #32]
 80066a4:	2b20      	cmp	r3, #32
 80066a6:	d108      	bne.n	80066ba <HAL_RCC_OscConfig+0x3d6>
 80066a8:	4b4c      	ldr	r3, [pc, #304]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80066b0:	4a4a      	ldr	r2, [pc, #296]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066b6:	6053      	str	r3, [r2, #4]
 80066b8:	e02e      	b.n	8006718 <HAL_RCC_OscConfig+0x434>
 80066ba:	4b48      	ldr	r3, [pc, #288]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	069b      	lsls	r3, r3, #26
 80066c8:	4944      	ldr	r1, [pc, #272]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066ca:	4313      	orrs	r3, r2
 80066cc:	604b      	str	r3, [r1, #4]
 80066ce:	e023      	b.n	8006718 <HAL_RCC_OscConfig+0x434>
 80066d0:	4b42      	ldr	r3, [pc, #264]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066d2:	68db      	ldr	r3, [r3, #12]
 80066d4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a1b      	ldr	r3, [r3, #32]
 80066dc:	061b      	lsls	r3, r3, #24
 80066de:	493f      	ldr	r1, [pc, #252]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066e0:	4313      	orrs	r3, r2
 80066e2:	60cb      	str	r3, [r1, #12]
 80066e4:	e018      	b.n	8006718 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80066e6:	4b3d      	ldr	r3, [pc, #244]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	4a3c      	ldr	r2, [pc, #240]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80066ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80066f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066f2:	f7fb f91d 	bl	8001930 <HAL_GetTick>
 80066f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80066f8:	e008      	b.n	800670c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80066fa:	f7fb f919 	bl	8001930 <HAL_GetTick>
 80066fe:	4602      	mov	r2, r0
 8006700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006702:	1ad3      	subs	r3, r2, r3
 8006704:	2b02      	cmp	r3, #2
 8006706:	d901      	bls.n	800670c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006708:	2303      	movs	r3, #3
 800670a:	e23d      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800670c:	4b33      	ldr	r3, [pc, #204]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1f0      	bne.n	80066fa <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0308 	and.w	r3, r3, #8
 8006720:	2b00      	cmp	r3, #0
 8006722:	d036      	beq.n	8006792 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d019      	beq.n	8006760 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800672c:	4b2b      	ldr	r3, [pc, #172]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 800672e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006730:	4a2a      	ldr	r2, [pc, #168]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006732:	f043 0301 	orr.w	r3, r3, #1
 8006736:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006738:	f7fb f8fa 	bl	8001930 <HAL_GetTick>
 800673c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800673e:	e008      	b.n	8006752 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006740:	f7fb f8f6 	bl	8001930 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	2b02      	cmp	r3, #2
 800674c:	d901      	bls.n	8006752 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800674e:	2303      	movs	r3, #3
 8006750:	e21a      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006752:	4b22      	ldr	r3, [pc, #136]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006754:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006756:	f003 0302 	and.w	r3, r3, #2
 800675a:	2b00      	cmp	r3, #0
 800675c:	d0f0      	beq.n	8006740 <HAL_RCC_OscConfig+0x45c>
 800675e:	e018      	b.n	8006792 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006760:	4b1e      	ldr	r3, [pc, #120]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006762:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006764:	4a1d      	ldr	r2, [pc, #116]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006766:	f023 0301 	bic.w	r3, r3, #1
 800676a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800676c:	f7fb f8e0 	bl	8001930 <HAL_GetTick>
 8006770:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006772:	e008      	b.n	8006786 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006774:	f7fb f8dc 	bl	8001930 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	2b02      	cmp	r3, #2
 8006780:	d901      	bls.n	8006786 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8006782:	2303      	movs	r3, #3
 8006784:	e200      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006786:	4b15      	ldr	r3, [pc, #84]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 8006788:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d1f0      	bne.n	8006774 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0320 	and.w	r3, r3, #32
 800679a:	2b00      	cmp	r3, #0
 800679c:	d039      	beq.n	8006812 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01c      	beq.n	80067e0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80067a6:	4b0d      	ldr	r3, [pc, #52]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a0c      	ldr	r2, [pc, #48]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80067ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80067b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80067b2:	f7fb f8bd 	bl	8001930 <HAL_GetTick>
 80067b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80067b8:	e008      	b.n	80067cc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067ba:	f7fb f8b9 	bl	8001930 <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	2b02      	cmp	r3, #2
 80067c6:	d901      	bls.n	80067cc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e1dd      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80067cc:	4b03      	ldr	r3, [pc, #12]	@ (80067dc <HAL_RCC_OscConfig+0x4f8>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d0f0      	beq.n	80067ba <HAL_RCC_OscConfig+0x4d6>
 80067d8:	e01b      	b.n	8006812 <HAL_RCC_OscConfig+0x52e>
 80067da:	bf00      	nop
 80067dc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80067e0:	4b9b      	ldr	r3, [pc, #620]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a9a      	ldr	r2, [pc, #616]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80067e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80067ea:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80067ec:	f7fb f8a0 	bl	8001930 <HAL_GetTick>
 80067f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80067f2:	e008      	b.n	8006806 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067f4:	f7fb f89c 	bl	8001930 <HAL_GetTick>
 80067f8:	4602      	mov	r2, r0
 80067fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067fc:	1ad3      	subs	r3, r2, r3
 80067fe:	2b02      	cmp	r3, #2
 8006800:	d901      	bls.n	8006806 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e1c0      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006806:	4b92      	ldr	r3, [pc, #584]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d1f0      	bne.n	80067f4 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f003 0304 	and.w	r3, r3, #4
 800681a:	2b00      	cmp	r3, #0
 800681c:	f000 8081 	beq.w	8006922 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006820:	4b8c      	ldr	r3, [pc, #560]	@ (8006a54 <HAL_RCC_OscConfig+0x770>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	4a8b      	ldr	r2, [pc, #556]	@ (8006a54 <HAL_RCC_OscConfig+0x770>)
 8006826:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800682a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800682c:	f7fb f880 	bl	8001930 <HAL_GetTick>
 8006830:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006832:	e008      	b.n	8006846 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006834:	f7fb f87c 	bl	8001930 <HAL_GetTick>
 8006838:	4602      	mov	r2, r0
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	1ad3      	subs	r3, r2, r3
 800683e:	2b64      	cmp	r3, #100	@ 0x64
 8006840:	d901      	bls.n	8006846 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006842:	2303      	movs	r3, #3
 8006844:	e1a0      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006846:	4b83      	ldr	r3, [pc, #524]	@ (8006a54 <HAL_RCC_OscConfig+0x770>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800684e:	2b00      	cmp	r3, #0
 8006850:	d0f0      	beq.n	8006834 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	2b01      	cmp	r3, #1
 8006858:	d106      	bne.n	8006868 <HAL_RCC_OscConfig+0x584>
 800685a:	4b7d      	ldr	r3, [pc, #500]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 800685c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800685e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006860:	f043 0301 	orr.w	r3, r3, #1
 8006864:	6713      	str	r3, [r2, #112]	@ 0x70
 8006866:	e02d      	b.n	80068c4 <HAL_RCC_OscConfig+0x5e0>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d10c      	bne.n	800688a <HAL_RCC_OscConfig+0x5a6>
 8006870:	4b77      	ldr	r3, [pc, #476]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006872:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006874:	4a76      	ldr	r2, [pc, #472]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006876:	f023 0301 	bic.w	r3, r3, #1
 800687a:	6713      	str	r3, [r2, #112]	@ 0x70
 800687c:	4b74      	ldr	r3, [pc, #464]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 800687e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006880:	4a73      	ldr	r2, [pc, #460]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006882:	f023 0304 	bic.w	r3, r3, #4
 8006886:	6713      	str	r3, [r2, #112]	@ 0x70
 8006888:	e01c      	b.n	80068c4 <HAL_RCC_OscConfig+0x5e0>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	2b05      	cmp	r3, #5
 8006890:	d10c      	bne.n	80068ac <HAL_RCC_OscConfig+0x5c8>
 8006892:	4b6f      	ldr	r3, [pc, #444]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006896:	4a6e      	ldr	r2, [pc, #440]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006898:	f043 0304 	orr.w	r3, r3, #4
 800689c:	6713      	str	r3, [r2, #112]	@ 0x70
 800689e:	4b6c      	ldr	r3, [pc, #432]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a2:	4a6b      	ldr	r2, [pc, #428]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068a4:	f043 0301 	orr.w	r3, r3, #1
 80068a8:	6713      	str	r3, [r2, #112]	@ 0x70
 80068aa:	e00b      	b.n	80068c4 <HAL_RCC_OscConfig+0x5e0>
 80068ac:	4b68      	ldr	r3, [pc, #416]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068b0:	4a67      	ldr	r2, [pc, #412]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068b2:	f023 0301 	bic.w	r3, r3, #1
 80068b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068b8:	4b65      	ldr	r3, [pc, #404]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068bc:	4a64      	ldr	r2, [pc, #400]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068be:	f023 0304 	bic.w	r3, r3, #4
 80068c2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d015      	beq.n	80068f8 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068cc:	f7fb f830 	bl	8001930 <HAL_GetTick>
 80068d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068d2:	e00a      	b.n	80068ea <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d4:	f7fb f82c 	bl	8001930 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d901      	bls.n	80068ea <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80068e6:	2303      	movs	r3, #3
 80068e8:	e14e      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068ea:	4b59      	ldr	r3, [pc, #356]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80068ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d0ee      	beq.n	80068d4 <HAL_RCC_OscConfig+0x5f0>
 80068f6:	e014      	b.n	8006922 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f8:	f7fb f81a 	bl	8001930 <HAL_GetTick>
 80068fc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80068fe:	e00a      	b.n	8006916 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006900:	f7fb f816 	bl	8001930 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800690e:	4293      	cmp	r3, r2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e138      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006916:	4b4e      	ldr	r3, [pc, #312]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1ee      	bne.n	8006900 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 812d 	beq.w	8006b86 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800692c:	4b48      	ldr	r3, [pc, #288]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006934:	2b18      	cmp	r3, #24
 8006936:	f000 80bd 	beq.w	8006ab4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800693e:	2b02      	cmp	r3, #2
 8006940:	f040 809e 	bne.w	8006a80 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006944:	4b42      	ldr	r3, [pc, #264]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a41      	ldr	r2, [pc, #260]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 800694a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800694e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006950:	f7fa ffee 	bl	8001930 <HAL_GetTick>
 8006954:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006956:	e008      	b.n	800696a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006958:	f7fa ffea 	bl	8001930 <HAL_GetTick>
 800695c:	4602      	mov	r2, r0
 800695e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	2b02      	cmp	r3, #2
 8006964:	d901      	bls.n	800696a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006966:	2303      	movs	r3, #3
 8006968:	e10e      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800696a:	4b39      	ldr	r3, [pc, #228]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d1f0      	bne.n	8006958 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006976:	4b36      	ldr	r3, [pc, #216]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006978:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800697a:	4b37      	ldr	r3, [pc, #220]	@ (8006a58 <HAL_RCC_OscConfig+0x774>)
 800697c:	4013      	ands	r3, r2
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006986:	0112      	lsls	r2, r2, #4
 8006988:	430a      	orrs	r2, r1
 800698a:	4931      	ldr	r1, [pc, #196]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 800698c:	4313      	orrs	r3, r2
 800698e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006994:	3b01      	subs	r3, #1
 8006996:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800699e:	3b01      	subs	r3, #1
 80069a0:	025b      	lsls	r3, r3, #9
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	431a      	orrs	r2, r3
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069aa:	3b01      	subs	r3, #1
 80069ac:	041b      	lsls	r3, r3, #16
 80069ae:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069b8:	3b01      	subs	r3, #1
 80069ba:	061b      	lsls	r3, r3, #24
 80069bc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80069c0:	4923      	ldr	r1, [pc, #140]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069c2:	4313      	orrs	r3, r2
 80069c4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80069c6:	4b22      	ldr	r3, [pc, #136]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ca:	4a21      	ldr	r2, [pc, #132]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069cc:	f023 0301 	bic.w	r3, r3, #1
 80069d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80069d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069d6:	4b21      	ldr	r3, [pc, #132]	@ (8006a5c <HAL_RCC_OscConfig+0x778>)
 80069d8:	4013      	ands	r3, r2
 80069da:	687a      	ldr	r2, [r7, #4]
 80069dc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80069de:	00d2      	lsls	r2, r2, #3
 80069e0:	491b      	ldr	r1, [pc, #108]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80069e6:	4b1a      	ldr	r3, [pc, #104]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ea:	f023 020c 	bic.w	r2, r3, #12
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069f2:	4917      	ldr	r1, [pc, #92]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069f4:	4313      	orrs	r3, r2
 80069f6:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80069f8:	4b15      	ldr	r3, [pc, #84]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 80069fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069fc:	f023 0202 	bic.w	r2, r3, #2
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a04:	4912      	ldr	r1, [pc, #72]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a06:	4313      	orrs	r3, r2
 8006a08:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006a0a:	4b11      	ldr	r3, [pc, #68]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a0e:	4a10      	ldr	r2, [pc, #64]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006a16:	4b0e      	ldr	r3, [pc, #56]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006a20:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006a22:	4b0b      	ldr	r3, [pc, #44]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a26:	4a0a      	ldr	r2, [pc, #40]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006a2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006a2e:	4b08      	ldr	r3, [pc, #32]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a32:	4a07      	ldr	r2, [pc, #28]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a34:	f043 0301 	orr.w	r3, r3, #1
 8006a38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a3a:	4b05      	ldr	r3, [pc, #20]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a04      	ldr	r2, [pc, #16]	@ (8006a50 <HAL_RCC_OscConfig+0x76c>)
 8006a40:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a46:	f7fa ff73 	bl	8001930 <HAL_GetTick>
 8006a4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a4c:	e011      	b.n	8006a72 <HAL_RCC_OscConfig+0x78e>
 8006a4e:	bf00      	nop
 8006a50:	58024400 	.word	0x58024400
 8006a54:	58024800 	.word	0x58024800
 8006a58:	fffffc0c 	.word	0xfffffc0c
 8006a5c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a60:	f7fa ff66 	bl	8001930 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e08a      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006a72:	4b47      	ldr	r3, [pc, #284]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d0f0      	beq.n	8006a60 <HAL_RCC_OscConfig+0x77c>
 8006a7e:	e082      	b.n	8006b86 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a80:	4b43      	ldr	r3, [pc, #268]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a42      	ldr	r2, [pc, #264]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006a86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a8c:	f7fa ff50 	bl	8001930 <HAL_GetTick>
 8006a90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006a92:	e008      	b.n	8006aa6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a94:	f7fa ff4c 	bl	8001930 <HAL_GetTick>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9c:	1ad3      	subs	r3, r2, r3
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d901      	bls.n	8006aa6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	e070      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006aa6:	4b3a      	ldr	r3, [pc, #232]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d1f0      	bne.n	8006a94 <HAL_RCC_OscConfig+0x7b0>
 8006ab2:	e068      	b.n	8006b86 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006ab4:	4b36      	ldr	r3, [pc, #216]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ab8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006aba:	4b35      	ldr	r3, [pc, #212]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006abe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac4:	2b01      	cmp	r3, #1
 8006ac6:	d031      	beq.n	8006b2c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	f003 0203 	and.w	r2, r3, #3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d12a      	bne.n	8006b2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	091b      	lsrs	r3, r3, #4
 8006ada:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ae2:	429a      	cmp	r2, r3
 8006ae4:	d122      	bne.n	8006b2c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006af0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d11a      	bne.n	8006b2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	0a5b      	lsrs	r3, r3, #9
 8006afa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b02:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d111      	bne.n	8006b2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	0c1b      	lsrs	r3, r3, #16
 8006b0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b14:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d108      	bne.n	8006b2c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	0e1b      	lsrs	r3, r3, #24
 8006b1e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b26:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d001      	beq.n	8006b30 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e02b      	b.n	8006b88 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006b30:	4b17      	ldr	r3, [pc, #92]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b34:	08db      	lsrs	r3, r3, #3
 8006b36:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b3a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b40:	693a      	ldr	r2, [r7, #16]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d01f      	beq.n	8006b86 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006b46:	4b12      	ldr	r3, [pc, #72]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b4a:	4a11      	ldr	r2, [pc, #68]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b4c:	f023 0301 	bic.w	r3, r3, #1
 8006b50:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006b52:	f7fa feed 	bl	8001930 <HAL_GetTick>
 8006b56:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006b58:	bf00      	nop
 8006b5a:	f7fa fee9 	bl	8001930 <HAL_GetTick>
 8006b5e:	4602      	mov	r2, r0
 8006b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d0f9      	beq.n	8006b5a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006b66:	4b0a      	ldr	r3, [pc, #40]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b94 <HAL_RCC_OscConfig+0x8b0>)
 8006b6c:	4013      	ands	r3, r2
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006b72:	00d2      	lsls	r2, r2, #3
 8006b74:	4906      	ldr	r1, [pc, #24]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b76:	4313      	orrs	r3, r2
 8006b78:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006b7a:	4b05      	ldr	r3, [pc, #20]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b7e:	4a04      	ldr	r2, [pc, #16]	@ (8006b90 <HAL_RCC_OscConfig+0x8ac>)
 8006b80:	f043 0301 	orr.w	r3, r3, #1
 8006b84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006b86:	2300      	movs	r3, #0
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	3730      	adds	r7, #48	@ 0x30
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	bd80      	pop	{r7, pc}
 8006b90:	58024400 	.word	0x58024400
 8006b94:	ffff0007 	.word	0xffff0007

08006b98 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d101      	bne.n	8006bac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e19c      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006bac:	4b8a      	ldr	r3, [pc, #552]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 030f 	and.w	r3, r3, #15
 8006bb4:	683a      	ldr	r2, [r7, #0]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d910      	bls.n	8006bdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bba:	4b87      	ldr	r3, [pc, #540]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	f023 020f 	bic.w	r2, r3, #15
 8006bc2:	4985      	ldr	r1, [pc, #532]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006bc4:	683b      	ldr	r3, [r7, #0]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bca:	4b83      	ldr	r3, [pc, #524]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 030f 	and.w	r3, r3, #15
 8006bd2:	683a      	ldr	r2, [r7, #0]
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d001      	beq.n	8006bdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e184      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f003 0304 	and.w	r3, r3, #4
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d010      	beq.n	8006c0a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	691a      	ldr	r2, [r3, #16]
 8006bec:	4b7b      	ldr	r3, [pc, #492]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006bee:	699b      	ldr	r3, [r3, #24]
 8006bf0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d908      	bls.n	8006c0a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006bf8:	4b78      	ldr	r3, [pc, #480]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006bfa:	699b      	ldr	r3, [r3, #24]
 8006bfc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	4975      	ldr	r1, [pc, #468]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c06:	4313      	orrs	r3, r2
 8006c08:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0308 	and.w	r3, r3, #8
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d010      	beq.n	8006c38 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	695a      	ldr	r2, [r3, #20]
 8006c1a:	4b70      	ldr	r3, [pc, #448]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c1c:	69db      	ldr	r3, [r3, #28]
 8006c1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d908      	bls.n	8006c38 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c26:	4b6d      	ldr	r3, [pc, #436]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c28:	69db      	ldr	r3, [r3, #28]
 8006c2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	695b      	ldr	r3, [r3, #20]
 8006c32:	496a      	ldr	r1, [pc, #424]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0310 	and.w	r3, r3, #16
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d010      	beq.n	8006c66 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	699a      	ldr	r2, [r3, #24]
 8006c48:	4b64      	ldr	r3, [pc, #400]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c4a:	69db      	ldr	r3, [r3, #28]
 8006c4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006c50:	429a      	cmp	r2, r3
 8006c52:	d908      	bls.n	8006c66 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006c54:	4b61      	ldr	r3, [pc, #388]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c56:	69db      	ldr	r3, [r3, #28]
 8006c58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	495e      	ldr	r1, [pc, #376]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0320 	and.w	r3, r3, #32
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d010      	beq.n	8006c94 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69da      	ldr	r2, [r3, #28]
 8006c76:	4b59      	ldr	r3, [pc, #356]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c78:	6a1b      	ldr	r3, [r3, #32]
 8006c7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d908      	bls.n	8006c94 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006c82:	4b56      	ldr	r3, [pc, #344]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c84:	6a1b      	ldr	r3, [r3, #32]
 8006c86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	4953      	ldr	r1, [pc, #332]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006c90:	4313      	orrs	r3, r2
 8006c92:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 0302 	and.w	r3, r3, #2
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d010      	beq.n	8006cc2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	68da      	ldr	r2, [r3, #12]
 8006ca4:	4b4d      	ldr	r3, [pc, #308]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006ca6:	699b      	ldr	r3, [r3, #24]
 8006ca8:	f003 030f 	and.w	r3, r3, #15
 8006cac:	429a      	cmp	r2, r3
 8006cae:	d908      	bls.n	8006cc2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006cb0:	4b4a      	ldr	r3, [pc, #296]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	f023 020f 	bic.w	r2, r3, #15
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	4947      	ldr	r1, [pc, #284]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 0301 	and.w	r3, r3, #1
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d055      	beq.n	8006d7a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006cce:	4b43      	ldr	r3, [pc, #268]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006cd0:	699b      	ldr	r3, [r3, #24]
 8006cd2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	689b      	ldr	r3, [r3, #8]
 8006cda:	4940      	ldr	r1, [pc, #256]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	685b      	ldr	r3, [r3, #4]
 8006ce4:	2b02      	cmp	r3, #2
 8006ce6:	d107      	bne.n	8006cf8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006ce8:	4b3c      	ldr	r3, [pc, #240]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d121      	bne.n	8006d38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e0f6      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	2b03      	cmp	r3, #3
 8006cfe:	d107      	bne.n	8006d10 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006d00:	4b36      	ldr	r3, [pc, #216]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d115      	bne.n	8006d38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	e0ea      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	2b01      	cmp	r3, #1
 8006d16:	d107      	bne.n	8006d28 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006d18:	4b30      	ldr	r3, [pc, #192]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d109      	bne.n	8006d38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e0de      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d28:	4b2c      	ldr	r3, [pc, #176]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0304 	and.w	r3, r3, #4
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d101      	bne.n	8006d38 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	e0d6      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006d38:	4b28      	ldr	r3, [pc, #160]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	f023 0207 	bic.w	r2, r3, #7
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	4925      	ldr	r1, [pc, #148]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d46:	4313      	orrs	r3, r2
 8006d48:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d4a:	f7fa fdf1 	bl	8001930 <HAL_GetTick>
 8006d4e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d50:	e00a      	b.n	8006d68 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d52:	f7fa fded 	bl	8001930 <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d901      	bls.n	8006d68 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006d64:	2303      	movs	r3, #3
 8006d66:	e0be      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d68:	4b1c      	ldr	r3, [pc, #112]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d6a:	691b      	ldr	r3, [r3, #16]
 8006d6c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	00db      	lsls	r3, r3, #3
 8006d76:	429a      	cmp	r2, r3
 8006d78:	d1eb      	bne.n	8006d52 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0302 	and.w	r3, r3, #2
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d010      	beq.n	8006da8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68da      	ldr	r2, [r3, #12]
 8006d8a:	4b14      	ldr	r3, [pc, #80]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d8c:	699b      	ldr	r3, [r3, #24]
 8006d8e:	f003 030f 	and.w	r3, r3, #15
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d208      	bcs.n	8006da8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d96:	4b11      	ldr	r3, [pc, #68]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	f023 020f 	bic.w	r2, r3, #15
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	68db      	ldr	r3, [r3, #12]
 8006da2:	490e      	ldr	r1, [pc, #56]	@ (8006ddc <HAL_RCC_ClockConfig+0x244>)
 8006da4:	4313      	orrs	r3, r2
 8006da6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006da8:	4b0b      	ldr	r3, [pc, #44]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 030f 	and.w	r3, r3, #15
 8006db0:	683a      	ldr	r2, [r7, #0]
 8006db2:	429a      	cmp	r2, r3
 8006db4:	d214      	bcs.n	8006de0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006db6:	4b08      	ldr	r3, [pc, #32]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f023 020f 	bic.w	r2, r3, #15
 8006dbe:	4906      	ldr	r1, [pc, #24]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dc6:	4b04      	ldr	r3, [pc, #16]	@ (8006dd8 <HAL_RCC_ClockConfig+0x240>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d005      	beq.n	8006de0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e086      	b.n	8006ee6 <HAL_RCC_ClockConfig+0x34e>
 8006dd8:	52002000 	.word	0x52002000
 8006ddc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d010      	beq.n	8006e0e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	691a      	ldr	r2, [r3, #16]
 8006df0:	4b3f      	ldr	r3, [pc, #252]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006df2:	699b      	ldr	r3, [r3, #24]
 8006df4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	d208      	bcs.n	8006e0e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006dfc:	4b3c      	ldr	r3, [pc, #240]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006dfe:	699b      	ldr	r3, [r3, #24]
 8006e00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	4939      	ldr	r1, [pc, #228]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0308 	and.w	r3, r3, #8
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d010      	beq.n	8006e3c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	695a      	ldr	r2, [r3, #20]
 8006e1e:	4b34      	ldr	r3, [pc, #208]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e20:	69db      	ldr	r3, [r3, #28]
 8006e22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d208      	bcs.n	8006e3c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006e2a:	4b31      	ldr	r3, [pc, #196]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	695b      	ldr	r3, [r3, #20]
 8006e36:	492e      	ldr	r1, [pc, #184]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e38:	4313      	orrs	r3, r2
 8006e3a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f003 0310 	and.w	r3, r3, #16
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d010      	beq.n	8006e6a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	699a      	ldr	r2, [r3, #24]
 8006e4c:	4b28      	ldr	r3, [pc, #160]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d208      	bcs.n	8006e6a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006e58:	4b25      	ldr	r3, [pc, #148]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e5a:	69db      	ldr	r3, [r3, #28]
 8006e5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	699b      	ldr	r3, [r3, #24]
 8006e64:	4922      	ldr	r1, [pc, #136]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0320 	and.w	r3, r3, #32
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d010      	beq.n	8006e98 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	69da      	ldr	r2, [r3, #28]
 8006e7a:	4b1d      	ldr	r3, [pc, #116]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e7c:	6a1b      	ldr	r3, [r3, #32]
 8006e7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d208      	bcs.n	8006e98 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006e86:	4b1a      	ldr	r3, [pc, #104]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	69db      	ldr	r3, [r3, #28]
 8006e92:	4917      	ldr	r1, [pc, #92]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006e94:	4313      	orrs	r3, r2
 8006e96:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006e98:	f000 f834 	bl	8006f04 <HAL_RCC_GetSysClockFreq>
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	4b14      	ldr	r3, [pc, #80]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006ea0:	699b      	ldr	r3, [r3, #24]
 8006ea2:	0a1b      	lsrs	r3, r3, #8
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	4912      	ldr	r1, [pc, #72]	@ (8006ef4 <HAL_RCC_ClockConfig+0x35c>)
 8006eaa:	5ccb      	ldrb	r3, [r1, r3]
 8006eac:	f003 031f 	and.w	r3, r3, #31
 8006eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8006ef0 <HAL_RCC_ClockConfig+0x358>)
 8006eb8:	699b      	ldr	r3, [r3, #24]
 8006eba:	f003 030f 	and.w	r3, r3, #15
 8006ebe:	4a0d      	ldr	r2, [pc, #52]	@ (8006ef4 <HAL_RCC_ClockConfig+0x35c>)
 8006ec0:	5cd3      	ldrb	r3, [r2, r3]
 8006ec2:	f003 031f 	and.w	r3, r3, #31
 8006ec6:	693a      	ldr	r2, [r7, #16]
 8006ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8006ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8006ef8 <HAL_RCC_ClockConfig+0x360>)
 8006ece:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8006efc <HAL_RCC_ClockConfig+0x364>)
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006ed6:	4b0a      	ldr	r3, [pc, #40]	@ (8006f00 <HAL_RCC_ClockConfig+0x368>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7fa fcde 	bl	800189c <HAL_InitTick>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3718      	adds	r7, #24
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
 8006eee:	bf00      	nop
 8006ef0:	58024400 	.word	0x58024400
 8006ef4:	0800bc1c 	.word	0x0800bc1c
 8006ef8:	24000004 	.word	0x24000004
 8006efc:	24000000 	.word	0x24000000
 8006f00:	24000024 	.word	0x24000024

08006f04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f04:	b480      	push	{r7}
 8006f06:	b089      	sub	sp, #36	@ 0x24
 8006f08:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f0a:	4bb3      	ldr	r3, [pc, #716]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f0c:	691b      	ldr	r3, [r3, #16]
 8006f0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f12:	2b18      	cmp	r3, #24
 8006f14:	f200 8155 	bhi.w	80071c2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006f18:	a201      	add	r2, pc, #4	@ (adr r2, 8006f20 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f1e:	bf00      	nop
 8006f20:	08006f85 	.word	0x08006f85
 8006f24:	080071c3 	.word	0x080071c3
 8006f28:	080071c3 	.word	0x080071c3
 8006f2c:	080071c3 	.word	0x080071c3
 8006f30:	080071c3 	.word	0x080071c3
 8006f34:	080071c3 	.word	0x080071c3
 8006f38:	080071c3 	.word	0x080071c3
 8006f3c:	080071c3 	.word	0x080071c3
 8006f40:	08006fab 	.word	0x08006fab
 8006f44:	080071c3 	.word	0x080071c3
 8006f48:	080071c3 	.word	0x080071c3
 8006f4c:	080071c3 	.word	0x080071c3
 8006f50:	080071c3 	.word	0x080071c3
 8006f54:	080071c3 	.word	0x080071c3
 8006f58:	080071c3 	.word	0x080071c3
 8006f5c:	080071c3 	.word	0x080071c3
 8006f60:	08006fb1 	.word	0x08006fb1
 8006f64:	080071c3 	.word	0x080071c3
 8006f68:	080071c3 	.word	0x080071c3
 8006f6c:	080071c3 	.word	0x080071c3
 8006f70:	080071c3 	.word	0x080071c3
 8006f74:	080071c3 	.word	0x080071c3
 8006f78:	080071c3 	.word	0x080071c3
 8006f7c:	080071c3 	.word	0x080071c3
 8006f80:	08006fb7 	.word	0x08006fb7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f84:	4b94      	ldr	r3, [pc, #592]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 0320 	and.w	r3, r3, #32
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d009      	beq.n	8006fa4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006f90:	4b91      	ldr	r3, [pc, #580]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	08db      	lsrs	r3, r3, #3
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	4a90      	ldr	r2, [pc, #576]	@ (80071dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006f9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006fa0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006fa2:	e111      	b.n	80071c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006fa4:	4b8d      	ldr	r3, [pc, #564]	@ (80071dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006fa6:	61bb      	str	r3, [r7, #24]
      break;
 8006fa8:	e10e      	b.n	80071c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006faa:	4b8d      	ldr	r3, [pc, #564]	@ (80071e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006fac:	61bb      	str	r3, [r7, #24]
      break;
 8006fae:	e10b      	b.n	80071c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006fb0:	4b8c      	ldr	r3, [pc, #560]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006fb2:	61bb      	str	r3, [r7, #24]
      break;
 8006fb4:	e108      	b.n	80071c8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006fb6:	4b88      	ldr	r3, [pc, #544]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fba:	f003 0303 	and.w	r3, r3, #3
 8006fbe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006fc0:	4b85      	ldr	r3, [pc, #532]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fc4:	091b      	lsrs	r3, r3, #4
 8006fc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006fcc:	4b82      	ldr	r3, [pc, #520]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd0:	f003 0301 	and.w	r3, r3, #1
 8006fd4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006fd6:	4b80      	ldr	r3, [pc, #512]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fda:	08db      	lsrs	r3, r3, #3
 8006fdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	fb02 f303 	mul.w	r3, r2, r3
 8006fe6:	ee07 3a90 	vmov	s15, r3
 8006fea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f000 80e1 	beq.w	80071bc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	f000 8083 	beq.w	8007108 <HAL_RCC_GetSysClockFreq+0x204>
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2b02      	cmp	r3, #2
 8007006:	f200 80a1 	bhi.w	800714c <HAL_RCC_GetSysClockFreq+0x248>
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d003      	beq.n	8007018 <HAL_RCC_GetSysClockFreq+0x114>
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d056      	beq.n	80070c4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007016:	e099      	b.n	800714c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007018:	4b6f      	ldr	r3, [pc, #444]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0320 	and.w	r3, r3, #32
 8007020:	2b00      	cmp	r3, #0
 8007022:	d02d      	beq.n	8007080 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007024:	4b6c      	ldr	r3, [pc, #432]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	08db      	lsrs	r3, r3, #3
 800702a:	f003 0303 	and.w	r3, r3, #3
 800702e:	4a6b      	ldr	r2, [pc, #428]	@ (80071dc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007030:	fa22 f303 	lsr.w	r3, r2, r3
 8007034:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	ee07 3a90 	vmov	s15, r3
 800703c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	ee07 3a90 	vmov	s15, r3
 8007046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800704a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800704e:	4b62      	ldr	r3, [pc, #392]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007052:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007056:	ee07 3a90 	vmov	s15, r3
 800705a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800705e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007062:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80071e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007066:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800706a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800706e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007072:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007076:	ee67 7a27 	vmul.f32	s15, s14, s15
 800707a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800707e:	e087      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	ee07 3a90 	vmov	s15, r3
 8007086:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800708a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80071ec <HAL_RCC_GetSysClockFreq+0x2e8>
 800708e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007092:	4b51      	ldr	r3, [pc, #324]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007096:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800709a:	ee07 3a90 	vmov	s15, r3
 800709e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80070a6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80071e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80070aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070be:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80070c2:	e065      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80070c4:	693b      	ldr	r3, [r7, #16]
 80070c6:	ee07 3a90 	vmov	s15, r3
 80070ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80071f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 80070d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070d6:	4b40      	ldr	r3, [pc, #256]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80070d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070de:	ee07 3a90 	vmov	s15, r3
 80070e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070e6:	ed97 6a02 	vldr	s12, [r7, #8]
 80070ea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80071e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80070ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007102:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007106:	e043      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007108:	693b      	ldr	r3, [r7, #16]
 800710a:	ee07 3a90 	vmov	s15, r3
 800710e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007112:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80071f4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007116:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800711a:	4b2f      	ldr	r3, [pc, #188]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800711c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800711e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007122:	ee07 3a90 	vmov	s15, r3
 8007126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800712a:	ed97 6a02 	vldr	s12, [r7, #8]
 800712e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80071e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007132:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007136:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800713a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800713e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007146:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800714a:	e021      	b.n	8007190 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	ee07 3a90 	vmov	s15, r3
 8007152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007156:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80071f0 <HAL_RCC_GetSysClockFreq+0x2ec>
 800715a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800715e:	4b1e      	ldr	r3, [pc, #120]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007162:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007166:	ee07 3a90 	vmov	s15, r3
 800716a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800716e:	ed97 6a02 	vldr	s12, [r7, #8]
 8007172:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80071e8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007176:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800717a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800717e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007182:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007186:	ee67 7a27 	vmul.f32	s15, s14, s15
 800718a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800718e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007190:	4b11      	ldr	r3, [pc, #68]	@ (80071d8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007192:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007194:	0a5b      	lsrs	r3, r3, #9
 8007196:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800719a:	3301      	adds	r3, #1
 800719c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800719e:	683b      	ldr	r3, [r7, #0]
 80071a0:	ee07 3a90 	vmov	s15, r3
 80071a4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80071a8:	edd7 6a07 	vldr	s13, [r7, #28]
 80071ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80071b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071b4:	ee17 3a90 	vmov	r3, s15
 80071b8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80071ba:	e005      	b.n	80071c8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80071bc:	2300      	movs	r3, #0
 80071be:	61bb      	str	r3, [r7, #24]
      break;
 80071c0:	e002      	b.n	80071c8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80071c2:	4b07      	ldr	r3, [pc, #28]	@ (80071e0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80071c4:	61bb      	str	r3, [r7, #24]
      break;
 80071c6:	bf00      	nop
  }

  return sysclockfreq;
 80071c8:	69bb      	ldr	r3, [r7, #24]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3724      	adds	r7, #36	@ 0x24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop
 80071d8:	58024400 	.word	0x58024400
 80071dc:	03d09000 	.word	0x03d09000
 80071e0:	003d0900 	.word	0x003d0900
 80071e4:	017d7840 	.word	0x017d7840
 80071e8:	46000000 	.word	0x46000000
 80071ec:	4c742400 	.word	0x4c742400
 80071f0:	4a742400 	.word	0x4a742400
 80071f4:	4bbebc20 	.word	0x4bbebc20

080071f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80071fe:	f7ff fe81 	bl	8006f04 <HAL_RCC_GetSysClockFreq>
 8007202:	4602      	mov	r2, r0
 8007204:	4b10      	ldr	r3, [pc, #64]	@ (8007248 <HAL_RCC_GetHCLKFreq+0x50>)
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	0a1b      	lsrs	r3, r3, #8
 800720a:	f003 030f 	and.w	r3, r3, #15
 800720e:	490f      	ldr	r1, [pc, #60]	@ (800724c <HAL_RCC_GetHCLKFreq+0x54>)
 8007210:	5ccb      	ldrb	r3, [r1, r3]
 8007212:	f003 031f 	and.w	r3, r3, #31
 8007216:	fa22 f303 	lsr.w	r3, r2, r3
 800721a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800721c:	4b0a      	ldr	r3, [pc, #40]	@ (8007248 <HAL_RCC_GetHCLKFreq+0x50>)
 800721e:	699b      	ldr	r3, [r3, #24]
 8007220:	f003 030f 	and.w	r3, r3, #15
 8007224:	4a09      	ldr	r2, [pc, #36]	@ (800724c <HAL_RCC_GetHCLKFreq+0x54>)
 8007226:	5cd3      	ldrb	r3, [r2, r3]
 8007228:	f003 031f 	and.w	r3, r3, #31
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	fa22 f303 	lsr.w	r3, r2, r3
 8007232:	4a07      	ldr	r2, [pc, #28]	@ (8007250 <HAL_RCC_GetHCLKFreq+0x58>)
 8007234:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007236:	4a07      	ldr	r2, [pc, #28]	@ (8007254 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800723c:	4b04      	ldr	r3, [pc, #16]	@ (8007250 <HAL_RCC_GetHCLKFreq+0x58>)
 800723e:	681b      	ldr	r3, [r3, #0]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3708      	adds	r7, #8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	58024400 	.word	0x58024400
 800724c:	0800bc1c 	.word	0x0800bc1c
 8007250:	24000004 	.word	0x24000004
 8007254:	24000000 	.word	0x24000000

08007258 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800725c:	f7ff ffcc 	bl	80071f8 <HAL_RCC_GetHCLKFreq>
 8007260:	4602      	mov	r2, r0
 8007262:	4b06      	ldr	r3, [pc, #24]	@ (800727c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007264:	69db      	ldr	r3, [r3, #28]
 8007266:	091b      	lsrs	r3, r3, #4
 8007268:	f003 0307 	and.w	r3, r3, #7
 800726c:	4904      	ldr	r1, [pc, #16]	@ (8007280 <HAL_RCC_GetPCLK1Freq+0x28>)
 800726e:	5ccb      	ldrb	r3, [r1, r3]
 8007270:	f003 031f 	and.w	r3, r3, #31
 8007274:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007278:	4618      	mov	r0, r3
 800727a:	bd80      	pop	{r7, pc}
 800727c:	58024400 	.word	0x58024400
 8007280:	0800bc1c 	.word	0x0800bc1c

08007284 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007288:	f7ff ffb6 	bl	80071f8 <HAL_RCC_GetHCLKFreq>
 800728c:	4602      	mov	r2, r0
 800728e:	4b06      	ldr	r3, [pc, #24]	@ (80072a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007290:	69db      	ldr	r3, [r3, #28]
 8007292:	0a1b      	lsrs	r3, r3, #8
 8007294:	f003 0307 	and.w	r3, r3, #7
 8007298:	4904      	ldr	r1, [pc, #16]	@ (80072ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800729a:	5ccb      	ldrb	r3, [r1, r3]
 800729c:	f003 031f 	and.w	r3, r3, #31
 80072a0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	bd80      	pop	{r7, pc}
 80072a8:	58024400 	.word	0x58024400
 80072ac:	0800bc1c 	.word	0x0800bc1c

080072b0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072b4:	b0ca      	sub	sp, #296	@ 0x128
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072bc:	2300      	movs	r3, #0
 80072be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072c2:	2300      	movs	r3, #0
 80072c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80072c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80072d4:	2500      	movs	r5, #0
 80072d6:	ea54 0305 	orrs.w	r3, r4, r5
 80072da:	d049      	beq.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80072dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80072e2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80072e6:	d02f      	beq.n	8007348 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80072e8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80072ec:	d828      	bhi.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80072ee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072f2:	d01a      	beq.n	800732a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80072f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80072f8:	d822      	bhi.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d003      	beq.n	8007306 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80072fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007302:	d007      	beq.n	8007314 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007304:	e01c      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007306:	4bb8      	ldr	r3, [pc, #736]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800730a:	4ab7      	ldr	r2, [pc, #732]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800730c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007310:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007312:	e01a      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007318:	3308      	adds	r3, #8
 800731a:	2102      	movs	r1, #2
 800731c:	4618      	mov	r0, r3
 800731e:	f002 fb61 	bl	80099e4 <RCCEx_PLL2_Config>
 8007322:	4603      	mov	r3, r0
 8007324:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007328:	e00f      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800732a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800732e:	3328      	adds	r3, #40	@ 0x28
 8007330:	2102      	movs	r1, #2
 8007332:	4618      	mov	r0, r3
 8007334:	f002 fc08 	bl	8009b48 <RCCEx_PLL3_Config>
 8007338:	4603      	mov	r3, r0
 800733a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800733e:	e004      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007340:	2301      	movs	r3, #1
 8007342:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007346:	e000      	b.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007348:	bf00      	nop
    }

    if (ret == HAL_OK)
 800734a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800734e:	2b00      	cmp	r3, #0
 8007350:	d10a      	bne.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007352:	4ba5      	ldr	r3, [pc, #660]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007354:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007356:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800735a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800735e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007360:	4aa1      	ldr	r2, [pc, #644]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007362:	430b      	orrs	r3, r1
 8007364:	6513      	str	r3, [r2, #80]	@ 0x50
 8007366:	e003      	b.n	8007370 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800736c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007378:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800737c:	f04f 0900 	mov.w	r9, #0
 8007380:	ea58 0309 	orrs.w	r3, r8, r9
 8007384:	d047      	beq.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800738a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800738c:	2b04      	cmp	r3, #4
 800738e:	d82a      	bhi.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007390:	a201      	add	r2, pc, #4	@ (adr r2, 8007398 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007396:	bf00      	nop
 8007398:	080073ad 	.word	0x080073ad
 800739c:	080073bb 	.word	0x080073bb
 80073a0:	080073d1 	.word	0x080073d1
 80073a4:	080073ef 	.word	0x080073ef
 80073a8:	080073ef 	.word	0x080073ef
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80073ac:	4b8e      	ldr	r3, [pc, #568]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b0:	4a8d      	ldr	r2, [pc, #564]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80073b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073b8:	e01a      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80073ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073be:	3308      	adds	r3, #8
 80073c0:	2100      	movs	r1, #0
 80073c2:	4618      	mov	r0, r3
 80073c4:	f002 fb0e 	bl	80099e4 <RCCEx_PLL2_Config>
 80073c8:	4603      	mov	r3, r0
 80073ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073ce:	e00f      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073d4:	3328      	adds	r3, #40	@ 0x28
 80073d6:	2100      	movs	r1, #0
 80073d8:	4618      	mov	r0, r3
 80073da:	f002 fbb5 	bl	8009b48 <RCCEx_PLL3_Config>
 80073de:	4603      	mov	r3, r0
 80073e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073e4:	e004      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073e6:	2301      	movs	r3, #1
 80073e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073ec:	e000      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80073ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d10a      	bne.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80073f8:	4b7b      	ldr	r3, [pc, #492]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073fc:	f023 0107 	bic.w	r1, r3, #7
 8007400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007404:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007406:	4a78      	ldr	r2, [pc, #480]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007408:	430b      	orrs	r3, r1
 800740a:	6513      	str	r3, [r2, #80]	@ 0x50
 800740c:	e003      	b.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800740e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007412:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800741a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007422:	f04f 0b00 	mov.w	fp, #0
 8007426:	ea5a 030b 	orrs.w	r3, sl, fp
 800742a:	d04c      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800742c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007432:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007436:	d030      	beq.n	800749a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007438:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800743c:	d829      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800743e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007440:	d02d      	beq.n	800749e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8007442:	2bc0      	cmp	r3, #192	@ 0xc0
 8007444:	d825      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8007446:	2b80      	cmp	r3, #128	@ 0x80
 8007448:	d018      	beq.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800744a:	2b80      	cmp	r3, #128	@ 0x80
 800744c:	d821      	bhi.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800744e:	2b00      	cmp	r3, #0
 8007450:	d002      	beq.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8007452:	2b40      	cmp	r3, #64	@ 0x40
 8007454:	d007      	beq.n	8007466 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8007456:	e01c      	b.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007458:	4b63      	ldr	r3, [pc, #396]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800745a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800745c:	4a62      	ldr	r2, [pc, #392]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800745e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007462:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007464:	e01c      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007466:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800746a:	3308      	adds	r3, #8
 800746c:	2100      	movs	r1, #0
 800746e:	4618      	mov	r0, r3
 8007470:	f002 fab8 	bl	80099e4 <RCCEx_PLL2_Config>
 8007474:	4603      	mov	r3, r0
 8007476:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800747a:	e011      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800747c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007480:	3328      	adds	r3, #40	@ 0x28
 8007482:	2100      	movs	r1, #0
 8007484:	4618      	mov	r0, r3
 8007486:	f002 fb5f 	bl	8009b48 <RCCEx_PLL3_Config>
 800748a:	4603      	mov	r3, r0
 800748c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8007490:	e006      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007492:	2301      	movs	r3, #1
 8007494:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007498:	e002      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800749a:	bf00      	nop
 800749c:	e000      	b.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800749e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80074a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10a      	bne.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80074a8:	4b4f      	ldr	r3, [pc, #316]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074ac:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80074b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80074b6:	4a4c      	ldr	r2, [pc, #304]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80074b8:	430b      	orrs	r3, r1
 80074ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80074bc:	e003      	b.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80074c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80074d2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80074d6:	2300      	movs	r3, #0
 80074d8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80074dc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80074e0:	460b      	mov	r3, r1
 80074e2:	4313      	orrs	r3, r2
 80074e4:	d053      	beq.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80074e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074ea:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80074ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80074f2:	d035      	beq.n	8007560 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80074f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80074f8:	d82e      	bhi.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80074fa:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80074fe:	d031      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007500:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007504:	d828      	bhi.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007506:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800750a:	d01a      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800750c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007510:	d822      	bhi.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007512:	2b00      	cmp	r3, #0
 8007514:	d003      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007516:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800751a:	d007      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800751c:	e01c      	b.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800751e:	4b32      	ldr	r3, [pc, #200]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007520:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007522:	4a31      	ldr	r2, [pc, #196]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007524:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007528:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800752a:	e01c      	b.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800752c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007530:	3308      	adds	r3, #8
 8007532:	2100      	movs	r1, #0
 8007534:	4618      	mov	r0, r3
 8007536:	f002 fa55 	bl	80099e4 <RCCEx_PLL2_Config>
 800753a:	4603      	mov	r3, r0
 800753c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007540:	e011      	b.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007546:	3328      	adds	r3, #40	@ 0x28
 8007548:	2100      	movs	r1, #0
 800754a:	4618      	mov	r0, r3
 800754c:	f002 fafc 	bl	8009b48 <RCCEx_PLL3_Config>
 8007550:	4603      	mov	r3, r0
 8007552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007556:	e006      	b.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800755e:	e002      	b.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007560:	bf00      	nop
 8007562:	e000      	b.n	8007566 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8007564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800756a:	2b00      	cmp	r3, #0
 800756c:	d10b      	bne.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800756e:	4b1e      	ldr	r3, [pc, #120]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007572:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800757a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800757e:	4a1a      	ldr	r2, [pc, #104]	@ (80075e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007580:	430b      	orrs	r3, r1
 8007582:	6593      	str	r3, [r2, #88]	@ 0x58
 8007584:	e003      	b.n	800758e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800758a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800758e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007596:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800759a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800759e:	2300      	movs	r3, #0
 80075a0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80075a4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80075a8:	460b      	mov	r3, r1
 80075aa:	4313      	orrs	r3, r2
 80075ac:	d056      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80075ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075b2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80075b6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075ba:	d038      	beq.n	800762e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80075bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80075c0:	d831      	bhi.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80075c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075c6:	d034      	beq.n	8007632 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80075c8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80075cc:	d82b      	bhi.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80075ce:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075d2:	d01d      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80075d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075d8:	d825      	bhi.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d006      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80075de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075e2:	d00a      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80075e4:	e01f      	b.n	8007626 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80075e6:	bf00      	nop
 80075e8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075ec:	4ba2      	ldr	r3, [pc, #648]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f0:	4aa1      	ldr	r2, [pc, #644]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80075f8:	e01c      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075fe:	3308      	adds	r3, #8
 8007600:	2100      	movs	r1, #0
 8007602:	4618      	mov	r0, r3
 8007604:	f002 f9ee 	bl	80099e4 <RCCEx_PLL2_Config>
 8007608:	4603      	mov	r3, r0
 800760a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800760e:	e011      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007614:	3328      	adds	r3, #40	@ 0x28
 8007616:	2100      	movs	r1, #0
 8007618:	4618      	mov	r0, r3
 800761a:	f002 fa95 	bl	8009b48 <RCCEx_PLL3_Config>
 800761e:	4603      	mov	r3, r0
 8007620:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007624:	e006      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800762c:	e002      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800762e:	bf00      	nop
 8007630:	e000      	b.n	8007634 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007632:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007634:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007638:	2b00      	cmp	r3, #0
 800763a:	d10b      	bne.n	8007654 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800763c:	4b8e      	ldr	r3, [pc, #568]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800763e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007640:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007648:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800764c:	4a8a      	ldr	r2, [pc, #552]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800764e:	430b      	orrs	r3, r1
 8007650:	6593      	str	r3, [r2, #88]	@ 0x58
 8007652:	e003      	b.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007658:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800765c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007664:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007668:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800766c:	2300      	movs	r3, #0
 800766e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007672:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007676:	460b      	mov	r3, r1
 8007678:	4313      	orrs	r3, r2
 800767a:	d03a      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800767c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007682:	2b30      	cmp	r3, #48	@ 0x30
 8007684:	d01f      	beq.n	80076c6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8007686:	2b30      	cmp	r3, #48	@ 0x30
 8007688:	d819      	bhi.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800768a:	2b20      	cmp	r3, #32
 800768c:	d00c      	beq.n	80076a8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800768e:	2b20      	cmp	r3, #32
 8007690:	d815      	bhi.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8007692:	2b00      	cmp	r3, #0
 8007694:	d019      	beq.n	80076ca <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8007696:	2b10      	cmp	r3, #16
 8007698:	d111      	bne.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800769a:	4b77      	ldr	r3, [pc, #476]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800769c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800769e:	4a76      	ldr	r2, [pc, #472]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80076a6:	e011      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80076a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ac:	3308      	adds	r3, #8
 80076ae:	2102      	movs	r1, #2
 80076b0:	4618      	mov	r0, r3
 80076b2:	f002 f997 	bl	80099e4 <RCCEx_PLL2_Config>
 80076b6:	4603      	mov	r3, r0
 80076b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80076bc:	e006      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80076be:	2301      	movs	r3, #1
 80076c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076c4:	e002      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80076c6:	bf00      	nop
 80076c8:	e000      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80076ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d10a      	bne.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80076d4:	4b68      	ldr	r3, [pc, #416]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076d8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80076dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80076e2:	4a65      	ldr	r2, [pc, #404]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076e4:	430b      	orrs	r3, r1
 80076e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80076e8:	e003      	b.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80076f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076fa:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80076fe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007702:	2300      	movs	r3, #0
 8007704:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007708:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800770c:	460b      	mov	r3, r1
 800770e:	4313      	orrs	r3, r2
 8007710:	d051      	beq.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007712:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007716:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007718:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800771c:	d035      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800771e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007722:	d82e      	bhi.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007724:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007728:	d031      	beq.n	800778e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800772a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800772e:	d828      	bhi.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007730:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007734:	d01a      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007736:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800773a:	d822      	bhi.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d003      	beq.n	8007748 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007744:	d007      	beq.n	8007756 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007746:	e01c      	b.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007748:	4b4b      	ldr	r3, [pc, #300]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800774a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774c:	4a4a      	ldr	r2, [pc, #296]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800774e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007752:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007754:	e01c      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800775a:	3308      	adds	r3, #8
 800775c:	2100      	movs	r1, #0
 800775e:	4618      	mov	r0, r3
 8007760:	f002 f940 	bl	80099e4 <RCCEx_PLL2_Config>
 8007764:	4603      	mov	r3, r0
 8007766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800776a:	e011      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800776c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007770:	3328      	adds	r3, #40	@ 0x28
 8007772:	2100      	movs	r1, #0
 8007774:	4618      	mov	r0, r3
 8007776:	f002 f9e7 	bl	8009b48 <RCCEx_PLL3_Config>
 800777a:	4603      	mov	r3, r0
 800777c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007780:	e006      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007788:	e002      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800778a:	bf00      	nop
 800778c:	e000      	b.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800778e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007790:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007794:	2b00      	cmp	r3, #0
 8007796:	d10a      	bne.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007798:	4b37      	ldr	r3, [pc, #220]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800779a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800779c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80077a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077a6:	4a34      	ldr	r2, [pc, #208]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80077a8:	430b      	orrs	r3, r1
 80077aa:	6513      	str	r3, [r2, #80]	@ 0x50
 80077ac:	e003      	b.n	80077b6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80077b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077be:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80077c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80077c6:	2300      	movs	r3, #0
 80077c8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80077cc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80077d0:	460b      	mov	r3, r1
 80077d2:	4313      	orrs	r3, r2
 80077d4:	d056      	beq.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80077d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80077dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077e0:	d033      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80077e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80077e6:	d82c      	bhi.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80077e8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80077ec:	d02f      	beq.n	800784e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80077ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80077f2:	d826      	bhi.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80077f4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077f8:	d02b      	beq.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80077fa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077fe:	d820      	bhi.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007800:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007804:	d012      	beq.n	800782c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007806:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800780a:	d81a      	bhi.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800780c:	2b00      	cmp	r3, #0
 800780e:	d022      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007810:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007814:	d115      	bne.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007816:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800781a:	3308      	adds	r3, #8
 800781c:	2101      	movs	r1, #1
 800781e:	4618      	mov	r0, r3
 8007820:	f002 f8e0 	bl	80099e4 <RCCEx_PLL2_Config>
 8007824:	4603      	mov	r3, r0
 8007826:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800782a:	e015      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800782c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007830:	3328      	adds	r3, #40	@ 0x28
 8007832:	2101      	movs	r1, #1
 8007834:	4618      	mov	r0, r3
 8007836:	f002 f987 	bl	8009b48 <RCCEx_PLL3_Config>
 800783a:	4603      	mov	r3, r0
 800783c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007840:	e00a      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007848:	e006      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800784a:	bf00      	nop
 800784c:	e004      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800784e:	bf00      	nop
 8007850:	e002      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007852:	bf00      	nop
 8007854:	e000      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007856:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007858:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800785c:	2b00      	cmp	r3, #0
 800785e:	d10d      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007860:	4b05      	ldr	r3, [pc, #20]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007862:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007864:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800786c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800786e:	4a02      	ldr	r2, [pc, #8]	@ (8007878 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007870:	430b      	orrs	r3, r1
 8007872:	6513      	str	r3, [r2, #80]	@ 0x50
 8007874:	e006      	b.n	8007884 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007876:	bf00      	nop
 8007878:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800787c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007880:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007884:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800788c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007890:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007894:	2300      	movs	r3, #0
 8007896:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800789a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800789e:	460b      	mov	r3, r1
 80078a0:	4313      	orrs	r3, r2
 80078a2:	d055      	beq.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80078a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80078ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078b0:	d033      	beq.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80078b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078b6:	d82c      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80078b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078bc:	d02f      	beq.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80078be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c2:	d826      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80078c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078c8:	d02b      	beq.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80078ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078ce:	d820      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80078d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078d4:	d012      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80078d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80078da:	d81a      	bhi.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d022      	beq.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80078e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078e4:	d115      	bne.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80078e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078ea:	3308      	adds	r3, #8
 80078ec:	2101      	movs	r1, #1
 80078ee:	4618      	mov	r0, r3
 80078f0:	f002 f878 	bl	80099e4 <RCCEx_PLL2_Config>
 80078f4:	4603      	mov	r3, r0
 80078f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80078fa:	e015      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80078fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007900:	3328      	adds	r3, #40	@ 0x28
 8007902:	2101      	movs	r1, #1
 8007904:	4618      	mov	r0, r3
 8007906:	f002 f91f 	bl	8009b48 <RCCEx_PLL3_Config>
 800790a:	4603      	mov	r3, r0
 800790c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007910:	e00a      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007918:	e006      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800791a:	bf00      	nop
 800791c:	e004      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800791e:	bf00      	nop
 8007920:	e002      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007922:	bf00      	nop
 8007924:	e000      	b.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007926:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007928:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800792c:	2b00      	cmp	r3, #0
 800792e:	d10b      	bne.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007930:	4ba3      	ldr	r3, [pc, #652]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007934:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007938:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800793c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007940:	4a9f      	ldr	r2, [pc, #636]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007942:	430b      	orrs	r3, r1
 8007944:	6593      	str	r3, [r2, #88]	@ 0x58
 8007946:	e003      	b.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800794c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007950:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007958:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800795c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007960:	2300      	movs	r3, #0
 8007962:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007966:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800796a:	460b      	mov	r3, r1
 800796c:	4313      	orrs	r3, r2
 800796e:	d037      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007976:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800797a:	d00e      	beq.n	800799a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800797c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007980:	d816      	bhi.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8007982:	2b00      	cmp	r3, #0
 8007984:	d018      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8007986:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800798a:	d111      	bne.n	80079b0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800798c:	4b8c      	ldr	r3, [pc, #560]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800798e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007990:	4a8b      	ldr	r2, [pc, #556]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007992:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007996:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007998:	e00f      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800799a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800799e:	3308      	adds	r3, #8
 80079a0:	2101      	movs	r1, #1
 80079a2:	4618      	mov	r0, r3
 80079a4:	f002 f81e 	bl	80099e4 <RCCEx_PLL2_Config>
 80079a8:	4603      	mov	r3, r0
 80079aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80079ae:	e004      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079b6:	e000      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80079b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10a      	bne.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80079c2:	4b7f      	ldr	r3, [pc, #508]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079c6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80079ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079d0:	4a7b      	ldr	r2, [pc, #492]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079d2:	430b      	orrs	r3, r1
 80079d4:	6513      	str	r3, [r2, #80]	@ 0x50
 80079d6:	e003      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80079e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80079ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80079f0:	2300      	movs	r3, #0
 80079f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80079f6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80079fa:	460b      	mov	r3, r1
 80079fc:	4313      	orrs	r3, r2
 80079fe:	d039      	beq.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a06:	2b03      	cmp	r3, #3
 8007a08:	d81c      	bhi.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8007a0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007a10 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8007a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a10:	08007a4d 	.word	0x08007a4d
 8007a14:	08007a21 	.word	0x08007a21
 8007a18:	08007a2f 	.word	0x08007a2f
 8007a1c:	08007a4d 	.word	0x08007a4d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007a20:	4b67      	ldr	r3, [pc, #412]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a24:	4a66      	ldr	r2, [pc, #408]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a26:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007a2c:	e00f      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a32:	3308      	adds	r3, #8
 8007a34:	2102      	movs	r1, #2
 8007a36:	4618      	mov	r0, r3
 8007a38:	f001 ffd4 	bl	80099e4 <RCCEx_PLL2_Config>
 8007a3c:	4603      	mov	r3, r0
 8007a3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007a42:	e004      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007a44:	2301      	movs	r3, #1
 8007a46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007a4a:	e000      	b.n	8007a4e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8007a4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d10a      	bne.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007a56:	4b5a      	ldr	r3, [pc, #360]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a5a:	f023 0103 	bic.w	r1, r3, #3
 8007a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a64:	4a56      	ldr	r2, [pc, #344]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a66:	430b      	orrs	r3, r1
 8007a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a6a:	e003      	b.n	8007a74 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a7c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007a80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a84:	2300      	movs	r3, #0
 8007a86:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007a8a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007a8e:	460b      	mov	r3, r1
 8007a90:	4313      	orrs	r3, r2
 8007a92:	f000 809f 	beq.w	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a96:	4b4b      	ldr	r3, [pc, #300]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	4a4a      	ldr	r2, [pc, #296]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aa0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007aa2:	f7f9 ff45 	bl	8001930 <HAL_GetTick>
 8007aa6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007aaa:	e00b      	b.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007aac:	f7f9 ff40 	bl	8001930 <HAL_GetTick>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	2b64      	cmp	r3, #100	@ 0x64
 8007aba:	d903      	bls.n	8007ac4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8007abc:	2303      	movs	r3, #3
 8007abe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ac2:	e005      	b.n	8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ac4:	4b3f      	ldr	r3, [pc, #252]	@ (8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d0ed      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007ad0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d179      	bne.n	8007bcc <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007ad8:	4b39      	ldr	r3, [pc, #228]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ada:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007ae4:	4053      	eors	r3, r2
 8007ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d015      	beq.n	8007b1a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007aee:	4b34      	ldr	r3, [pc, #208]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007af2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007af6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007afa:	4b31      	ldr	r3, [pc, #196]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007afe:	4a30      	ldr	r2, [pc, #192]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b04:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007b06:	4b2e      	ldr	r3, [pc, #184]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b10:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007b12:	4a2b      	ldr	r2, [pc, #172]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b14:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007b18:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007b1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b1e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007b22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b26:	d118      	bne.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007b28:	f7f9 ff02 	bl	8001930 <HAL_GetTick>
 8007b2c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b30:	e00d      	b.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b32:	f7f9 fefd 	bl	8001930 <HAL_GetTick>
 8007b36:	4602      	mov	r2, r0
 8007b38:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007b3c:	1ad2      	subs	r2, r2, r3
 8007b3e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007b42:	429a      	cmp	r2, r3
 8007b44:	d903      	bls.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007b46:	2303      	movs	r3, #3
 8007b48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8007b4c:	e005      	b.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b52:	f003 0302 	and.w	r3, r3, #2
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d0eb      	beq.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8007b5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d129      	bne.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b66:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b72:	d10e      	bne.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007b74:	4b12      	ldr	r3, [pc, #72]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b80:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007b84:	091a      	lsrs	r2, r3, #4
 8007b86:	4b10      	ldr	r3, [pc, #64]	@ (8007bc8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	4a0d      	ldr	r2, [pc, #52]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b8c:	430b      	orrs	r3, r1
 8007b8e:	6113      	str	r3, [r2, #16]
 8007b90:	e005      	b.n	8007b9e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8007b92:	4b0b      	ldr	r3, [pc, #44]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	4a0a      	ldr	r2, [pc, #40]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007b98:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007b9c:	6113      	str	r3, [r2, #16]
 8007b9e:	4b08      	ldr	r3, [pc, #32]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007ba0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007ba2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ba6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007baa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007bae:	4a04      	ldr	r2, [pc, #16]	@ (8007bc0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007bb0:	430b      	orrs	r3, r1
 8007bb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bb4:	e00e      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007bb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007bbe:	e009      	b.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007bc0:	58024400 	.word	0x58024400
 8007bc4:	58024800 	.word	0x58024800
 8007bc8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bd0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007bd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bdc:	f002 0301 	and.w	r3, r2, #1
 8007be0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007be4:	2300      	movs	r3, #0
 8007be6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007bee:	460b      	mov	r3, r1
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	f000 8089 	beq.w	8007d08 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bfa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007bfc:	2b28      	cmp	r3, #40	@ 0x28
 8007bfe:	d86b      	bhi.n	8007cd8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007c00:	a201      	add	r2, pc, #4	@ (adr r2, 8007c08 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c06:	bf00      	nop
 8007c08:	08007ce1 	.word	0x08007ce1
 8007c0c:	08007cd9 	.word	0x08007cd9
 8007c10:	08007cd9 	.word	0x08007cd9
 8007c14:	08007cd9 	.word	0x08007cd9
 8007c18:	08007cd9 	.word	0x08007cd9
 8007c1c:	08007cd9 	.word	0x08007cd9
 8007c20:	08007cd9 	.word	0x08007cd9
 8007c24:	08007cd9 	.word	0x08007cd9
 8007c28:	08007cad 	.word	0x08007cad
 8007c2c:	08007cd9 	.word	0x08007cd9
 8007c30:	08007cd9 	.word	0x08007cd9
 8007c34:	08007cd9 	.word	0x08007cd9
 8007c38:	08007cd9 	.word	0x08007cd9
 8007c3c:	08007cd9 	.word	0x08007cd9
 8007c40:	08007cd9 	.word	0x08007cd9
 8007c44:	08007cd9 	.word	0x08007cd9
 8007c48:	08007cc3 	.word	0x08007cc3
 8007c4c:	08007cd9 	.word	0x08007cd9
 8007c50:	08007cd9 	.word	0x08007cd9
 8007c54:	08007cd9 	.word	0x08007cd9
 8007c58:	08007cd9 	.word	0x08007cd9
 8007c5c:	08007cd9 	.word	0x08007cd9
 8007c60:	08007cd9 	.word	0x08007cd9
 8007c64:	08007cd9 	.word	0x08007cd9
 8007c68:	08007ce1 	.word	0x08007ce1
 8007c6c:	08007cd9 	.word	0x08007cd9
 8007c70:	08007cd9 	.word	0x08007cd9
 8007c74:	08007cd9 	.word	0x08007cd9
 8007c78:	08007cd9 	.word	0x08007cd9
 8007c7c:	08007cd9 	.word	0x08007cd9
 8007c80:	08007cd9 	.word	0x08007cd9
 8007c84:	08007cd9 	.word	0x08007cd9
 8007c88:	08007ce1 	.word	0x08007ce1
 8007c8c:	08007cd9 	.word	0x08007cd9
 8007c90:	08007cd9 	.word	0x08007cd9
 8007c94:	08007cd9 	.word	0x08007cd9
 8007c98:	08007cd9 	.word	0x08007cd9
 8007c9c:	08007cd9 	.word	0x08007cd9
 8007ca0:	08007cd9 	.word	0x08007cd9
 8007ca4:	08007cd9 	.word	0x08007cd9
 8007ca8:	08007ce1 	.word	0x08007ce1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cb0:	3308      	adds	r3, #8
 8007cb2:	2101      	movs	r1, #1
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f001 fe95 	bl	80099e4 <RCCEx_PLL2_Config>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007cc0:	e00f      	b.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cc6:	3328      	adds	r3, #40	@ 0x28
 8007cc8:	2101      	movs	r1, #1
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f001 ff3c 	bl	8009b48 <RCCEx_PLL3_Config>
 8007cd0:	4603      	mov	r3, r0
 8007cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007cd6:	e004      	b.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007cde:	e000      	b.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007ce0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d10a      	bne.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007cea:	4bbf      	ldr	r3, [pc, #764]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cee:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007cf8:	4abb      	ldr	r2, [pc, #748]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007cfa:	430b      	orrs	r3, r1
 8007cfc:	6553      	str	r3, [r2, #84]	@ 0x54
 8007cfe:	e003      	b.n	8007d08 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007d08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d10:	f002 0302 	and.w	r3, r2, #2
 8007d14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d18:	2300      	movs	r3, #0
 8007d1a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007d1e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007d22:	460b      	mov	r3, r1
 8007d24:	4313      	orrs	r3, r2
 8007d26:	d041      	beq.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d2e:	2b05      	cmp	r3, #5
 8007d30:	d824      	bhi.n	8007d7c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007d32:	a201      	add	r2, pc, #4	@ (adr r2, 8007d38 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d38:	08007d85 	.word	0x08007d85
 8007d3c:	08007d51 	.word	0x08007d51
 8007d40:	08007d67 	.word	0x08007d67
 8007d44:	08007d85 	.word	0x08007d85
 8007d48:	08007d85 	.word	0x08007d85
 8007d4c:	08007d85 	.word	0x08007d85
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d54:	3308      	adds	r3, #8
 8007d56:	2101      	movs	r1, #1
 8007d58:	4618      	mov	r0, r3
 8007d5a:	f001 fe43 	bl	80099e4 <RCCEx_PLL2_Config>
 8007d5e:	4603      	mov	r3, r0
 8007d60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007d64:	e00f      	b.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d6a:	3328      	adds	r3, #40	@ 0x28
 8007d6c:	2101      	movs	r1, #1
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f001 feea 	bl	8009b48 <RCCEx_PLL3_Config>
 8007d74:	4603      	mov	r3, r0
 8007d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007d7a:	e004      	b.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d82:	e000      	b.n	8007d86 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d10a      	bne.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007d8e:	4b96      	ldr	r3, [pc, #600]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d92:	f023 0107 	bic.w	r1, r3, #7
 8007d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d9a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007d9c:	4a92      	ldr	r2, [pc, #584]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d9e:	430b      	orrs	r3, r1
 8007da0:	6553      	str	r3, [r2, #84]	@ 0x54
 8007da2:	e003      	b.n	8007dac <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007da4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007da8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db4:	f002 0304 	and.w	r3, r2, #4
 8007db8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007dc2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	d044      	beq.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007dcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007dd4:	2b05      	cmp	r3, #5
 8007dd6:	d825      	bhi.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8007de0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dde:	bf00      	nop
 8007de0:	08007e2d 	.word	0x08007e2d
 8007de4:	08007df9 	.word	0x08007df9
 8007de8:	08007e0f 	.word	0x08007e0f
 8007dec:	08007e2d 	.word	0x08007e2d
 8007df0:	08007e2d 	.word	0x08007e2d
 8007df4:	08007e2d 	.word	0x08007e2d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dfc:	3308      	adds	r3, #8
 8007dfe:	2101      	movs	r1, #1
 8007e00:	4618      	mov	r0, r3
 8007e02:	f001 fdef 	bl	80099e4 <RCCEx_PLL2_Config>
 8007e06:	4603      	mov	r3, r0
 8007e08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007e0c:	e00f      	b.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e12:	3328      	adds	r3, #40	@ 0x28
 8007e14:	2101      	movs	r1, #1
 8007e16:	4618      	mov	r0, r3
 8007e18:	f001 fe96 	bl	8009b48 <RCCEx_PLL3_Config>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007e22:	e004      	b.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e24:	2301      	movs	r3, #1
 8007e26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e2a:	e000      	b.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007e2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10b      	bne.n	8007e4e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007e36:	4b6c      	ldr	r3, [pc, #432]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e3a:	f023 0107 	bic.w	r1, r3, #7
 8007e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007e46:	4a68      	ldr	r2, [pc, #416]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e48:	430b      	orrs	r3, r1
 8007e4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e4c:	e003      	b.n	8007e56 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5e:	f002 0320 	and.w	r3, r2, #32
 8007e62:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e66:	2300      	movs	r3, #0
 8007e68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007e6c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e70:	460b      	mov	r3, r1
 8007e72:	4313      	orrs	r3, r2
 8007e74:	d055      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e82:	d033      	beq.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007e84:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007e88:	d82c      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e8e:	d02f      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e94:	d826      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007e96:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007e9a:	d02b      	beq.n	8007ef4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007e9c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007ea0:	d820      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007ea2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ea6:	d012      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007ea8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007eac:	d81a      	bhi.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d022      	beq.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007eb2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007eb6:	d115      	bne.n	8007ee4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ebc:	3308      	adds	r3, #8
 8007ebe:	2100      	movs	r1, #0
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	f001 fd8f 	bl	80099e4 <RCCEx_PLL2_Config>
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007ecc:	e015      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed2:	3328      	adds	r3, #40	@ 0x28
 8007ed4:	2102      	movs	r1, #2
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f001 fe36 	bl	8009b48 <RCCEx_PLL3_Config>
 8007edc:	4603      	mov	r3, r0
 8007ede:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007ee2:	e00a      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007eea:	e006      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007eec:	bf00      	nop
 8007eee:	e004      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007ef0:	bf00      	nop
 8007ef2:	e002      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007ef4:	bf00      	nop
 8007ef6:	e000      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007ef8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d10b      	bne.n	8007f1a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007f02:	4b39      	ldr	r3, [pc, #228]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f06:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007f0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f12:	4a35      	ldr	r2, [pc, #212]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007f14:	430b      	orrs	r3, r1
 8007f16:	6553      	str	r3, [r2, #84]	@ 0x54
 8007f18:	e003      	b.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007f32:	2300      	movs	r3, #0
 8007f34:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007f38:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007f3c:	460b      	mov	r3, r1
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	d058      	beq.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007f4a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007f4e:	d033      	beq.n	8007fb8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007f50:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007f54:	d82c      	bhi.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f5a:	d02f      	beq.n	8007fbc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007f5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f60:	d826      	bhi.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f66:	d02b      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007f68:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f6c:	d820      	bhi.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f72:	d012      	beq.n	8007f9a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f78:	d81a      	bhi.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d022      	beq.n	8007fc4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007f7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f82:	d115      	bne.n	8007fb0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f88:	3308      	adds	r3, #8
 8007f8a:	2100      	movs	r1, #0
 8007f8c:	4618      	mov	r0, r3
 8007f8e:	f001 fd29 	bl	80099e4 <RCCEx_PLL2_Config>
 8007f92:	4603      	mov	r3, r0
 8007f94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007f98:	e015      	b.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007f9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f9e:	3328      	adds	r3, #40	@ 0x28
 8007fa0:	2102      	movs	r1, #2
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f001 fdd0 	bl	8009b48 <RCCEx_PLL3_Config>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007fae:	e00a      	b.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007fb6:	e006      	b.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007fb8:	bf00      	nop
 8007fba:	e004      	b.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007fbc:	bf00      	nop
 8007fbe:	e002      	b.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007fc0:	bf00      	nop
 8007fc2:	e000      	b.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007fc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d10e      	bne.n	8007fec <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007fce:	4b06      	ldr	r3, [pc, #24]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fd2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007fde:	4a02      	ldr	r2, [pc, #8]	@ (8007fe8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007fe0:	430b      	orrs	r3, r1
 8007fe2:	6593      	str	r3, [r2, #88]	@ 0x58
 8007fe4:	e006      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007fe6:	bf00      	nop
 8007fe8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ff0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007ff4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ffc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008000:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008004:	2300      	movs	r3, #0
 8008006:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800800a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800800e:	460b      	mov	r3, r1
 8008010:	4313      	orrs	r3, r2
 8008012:	d055      	beq.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008014:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008018:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800801c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008020:	d033      	beq.n	800808a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8008022:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008026:	d82c      	bhi.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800802c:	d02f      	beq.n	800808e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800802e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008032:	d826      	bhi.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008034:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008038:	d02b      	beq.n	8008092 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800803a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800803e:	d820      	bhi.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8008040:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008044:	d012      	beq.n	800806c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8008046:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800804a:	d81a      	bhi.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800804c:	2b00      	cmp	r3, #0
 800804e:	d022      	beq.n	8008096 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8008050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008054:	d115      	bne.n	8008082 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008056:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800805a:	3308      	adds	r3, #8
 800805c:	2100      	movs	r1, #0
 800805e:	4618      	mov	r0, r3
 8008060:	f001 fcc0 	bl	80099e4 <RCCEx_PLL2_Config>
 8008064:	4603      	mov	r3, r0
 8008066:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800806a:	e015      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800806c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008070:	3328      	adds	r3, #40	@ 0x28
 8008072:	2102      	movs	r1, #2
 8008074:	4618      	mov	r0, r3
 8008076:	f001 fd67 	bl	8009b48 <RCCEx_PLL3_Config>
 800807a:	4603      	mov	r3, r0
 800807c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008080:	e00a      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008082:	2301      	movs	r3, #1
 8008084:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008088:	e006      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800808a:	bf00      	nop
 800808c:	e004      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800808e:	bf00      	nop
 8008090:	e002      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008092:	bf00      	nop
 8008094:	e000      	b.n	8008098 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8008096:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008098:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10b      	bne.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80080a0:	4ba1      	ldr	r3, [pc, #644]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080a4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80080a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80080b0:	4a9d      	ldr	r2, [pc, #628]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080b2:	430b      	orrs	r3, r1
 80080b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80080b6:	e003      	b.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80080c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c8:	f002 0308 	and.w	r3, r2, #8
 80080cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80080d0:	2300      	movs	r3, #0
 80080d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80080d6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80080da:	460b      	mov	r3, r1
 80080dc:	4313      	orrs	r3, r2
 80080de:	d01e      	beq.n	800811e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80080e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80080e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ec:	d10c      	bne.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80080ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080f2:	3328      	adds	r3, #40	@ 0x28
 80080f4:	2102      	movs	r1, #2
 80080f6:	4618      	mov	r0, r3
 80080f8:	f001 fd26 	bl	8009b48 <RCCEx_PLL3_Config>
 80080fc:	4603      	mov	r3, r0
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d002      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8008108:	4b87      	ldr	r3, [pc, #540]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800810a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800810c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008110:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008114:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008118:	4a83      	ldr	r2, [pc, #524]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800811a:	430b      	orrs	r3, r1
 800811c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800811e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008126:	f002 0310 	and.w	r3, r2, #16
 800812a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800812e:	2300      	movs	r3, #0
 8008130:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008134:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8008138:	460b      	mov	r3, r1
 800813a:	4313      	orrs	r3, r2
 800813c:	d01e      	beq.n	800817c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800813e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008142:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800814a:	d10c      	bne.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800814c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008150:	3328      	adds	r3, #40	@ 0x28
 8008152:	2102      	movs	r1, #2
 8008154:	4618      	mov	r0, r3
 8008156:	f001 fcf7 	bl	8009b48 <RCCEx_PLL3_Config>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d002      	beq.n	8008166 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008166:	4b70      	ldr	r3, [pc, #448]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800816a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800816e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008172:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008176:	4a6c      	ldr	r2, [pc, #432]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008178:	430b      	orrs	r3, r1
 800817a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800817c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008184:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008188:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800818c:	2300      	movs	r3, #0
 800818e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008192:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008196:	460b      	mov	r3, r1
 8008198:	4313      	orrs	r3, r2
 800819a:	d03e      	beq.n	800821a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800819c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081a0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80081a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081a8:	d022      	beq.n	80081f0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80081aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081ae:	d81b      	bhi.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d003      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80081b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081b8:	d00b      	beq.n	80081d2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80081ba:	e015      	b.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80081bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081c0:	3308      	adds	r3, #8
 80081c2:	2100      	movs	r1, #0
 80081c4:	4618      	mov	r0, r3
 80081c6:	f001 fc0d 	bl	80099e4 <RCCEx_PLL2_Config>
 80081ca:	4603      	mov	r3, r0
 80081cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80081d0:	e00f      	b.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80081d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081d6:	3328      	adds	r3, #40	@ 0x28
 80081d8:	2102      	movs	r1, #2
 80081da:	4618      	mov	r0, r3
 80081dc:	f001 fcb4 	bl	8009b48 <RCCEx_PLL3_Config>
 80081e0:	4603      	mov	r3, r0
 80081e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80081e6:	e004      	b.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80081ee:	e000      	b.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80081f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d10b      	bne.n	8008212 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80081fa:	4b4b      	ldr	r3, [pc, #300]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80081fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80081fe:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008206:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800820a:	4a47      	ldr	r2, [pc, #284]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800820c:	430b      	orrs	r3, r1
 800820e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008210:	e003      	b.n	800821a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008216:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800821a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800821e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008222:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008226:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008228:	2300      	movs	r3, #0
 800822a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800822c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008230:	460b      	mov	r3, r1
 8008232:	4313      	orrs	r3, r2
 8008234:	d03b      	beq.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008236:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800823a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008242:	d01f      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008244:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008248:	d818      	bhi.n	800827c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800824a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800824e:	d003      	beq.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8008250:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008254:	d007      	beq.n	8008266 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8008256:	e011      	b.n	800827c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008258:	4b33      	ldr	r3, [pc, #204]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800825a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800825c:	4a32      	ldr	r2, [pc, #200]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800825e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008262:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008264:	e00f      	b.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800826a:	3328      	adds	r3, #40	@ 0x28
 800826c:	2101      	movs	r1, #1
 800826e:	4618      	mov	r0, r3
 8008270:	f001 fc6a 	bl	8009b48 <RCCEx_PLL3_Config>
 8008274:	4603      	mov	r3, r0
 8008276:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800827a:	e004      	b.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800827c:	2301      	movs	r3, #1
 800827e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008282:	e000      	b.n	8008286 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8008284:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008286:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800828a:	2b00      	cmp	r3, #0
 800828c:	d10b      	bne.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800828e:	4b26      	ldr	r3, [pc, #152]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008292:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800829a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800829e:	4a22      	ldr	r2, [pc, #136]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80082a0:	430b      	orrs	r3, r1
 80082a2:	6553      	str	r3, [r2, #84]	@ 0x54
 80082a4:	e003      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80082aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80082ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082b6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80082ba:	673b      	str	r3, [r7, #112]	@ 0x70
 80082bc:	2300      	movs	r3, #0
 80082be:	677b      	str	r3, [r7, #116]	@ 0x74
 80082c0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80082c4:	460b      	mov	r3, r1
 80082c6:	4313      	orrs	r3, r2
 80082c8:	d034      	beq.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80082ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d003      	beq.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80082d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80082d8:	d007      	beq.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80082da:	e011      	b.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082dc:	4b12      	ldr	r3, [pc, #72]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80082de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082e0:	4a11      	ldr	r2, [pc, #68]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80082e2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082e6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80082e8:	e00e      	b.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80082ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ee:	3308      	adds	r3, #8
 80082f0:	2102      	movs	r1, #2
 80082f2:	4618      	mov	r0, r3
 80082f4:	f001 fb76 	bl	80099e4 <RCCEx_PLL2_Config>
 80082f8:	4603      	mov	r3, r0
 80082fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80082fe:	e003      	b.n	8008308 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008300:	2301      	movs	r3, #1
 8008302:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008306:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008308:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10d      	bne.n	800832c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008310:	4b05      	ldr	r3, [pc, #20]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008314:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008318:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800831c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800831e:	4a02      	ldr	r2, [pc, #8]	@ (8008328 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008320:	430b      	orrs	r3, r1
 8008322:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008324:	e006      	b.n	8008334 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008326:	bf00      	nop
 8008328:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800832c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008330:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800833c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008340:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008342:	2300      	movs	r3, #0
 8008344:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008346:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800834a:	460b      	mov	r3, r1
 800834c:	4313      	orrs	r3, r2
 800834e:	d00c      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008354:	3328      	adds	r3, #40	@ 0x28
 8008356:	2102      	movs	r1, #2
 8008358:	4618      	mov	r0, r3
 800835a:	f001 fbf5 	bl	8009b48 <RCCEx_PLL3_Config>
 800835e:	4603      	mov	r3, r0
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800836a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800836e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008372:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008376:	663b      	str	r3, [r7, #96]	@ 0x60
 8008378:	2300      	movs	r3, #0
 800837a:	667b      	str	r3, [r7, #100]	@ 0x64
 800837c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008380:	460b      	mov	r3, r1
 8008382:	4313      	orrs	r3, r2
 8008384:	d038      	beq.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800838a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800838e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008392:	d018      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8008394:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008398:	d811      	bhi.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800839a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800839e:	d014      	beq.n	80083ca <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80083a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083a4:	d80b      	bhi.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d011      	beq.n	80083ce <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80083aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083ae:	d106      	bne.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80083b0:	4bc3      	ldr	r3, [pc, #780]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b4:	4ac2      	ldr	r2, [pc, #776]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80083ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80083bc:	e008      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80083c4:	e004      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80083c6:	bf00      	nop
 80083c8:	e002      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80083ca:	bf00      	nop
 80083cc:	e000      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80083ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10b      	bne.n	80083f0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80083d8:	4bb9      	ldr	r3, [pc, #740]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083dc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80083e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083e8:	4ab5      	ldr	r2, [pc, #724]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80083ea:	430b      	orrs	r3, r1
 80083ec:	6553      	str	r3, [r2, #84]	@ 0x54
 80083ee:	e003      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80083f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008400:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008404:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008406:	2300      	movs	r3, #0
 8008408:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800840a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800840e:	460b      	mov	r3, r1
 8008410:	4313      	orrs	r3, r2
 8008412:	d009      	beq.n	8008428 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008414:	4baa      	ldr	r3, [pc, #680]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008418:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800841c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008422:	4aa7      	ldr	r2, [pc, #668]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008424:	430b      	orrs	r3, r1
 8008426:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008428:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800842c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008430:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008434:	653b      	str	r3, [r7, #80]	@ 0x50
 8008436:	2300      	movs	r3, #0
 8008438:	657b      	str	r3, [r7, #84]	@ 0x54
 800843a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800843e:	460b      	mov	r3, r1
 8008440:	4313      	orrs	r3, r2
 8008442:	d00a      	beq.n	800845a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8008444:	4b9e      	ldr	r3, [pc, #632]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008446:	691b      	ldr	r3, [r3, #16]
 8008448:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800844c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008450:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008454:	4a9a      	ldr	r2, [pc, #616]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008456:	430b      	orrs	r3, r1
 8008458:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800845a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800845e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008462:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008466:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008468:	2300      	movs	r3, #0
 800846a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800846c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008470:	460b      	mov	r3, r1
 8008472:	4313      	orrs	r3, r2
 8008474:	d009      	beq.n	800848a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008476:	4b92      	ldr	r3, [pc, #584]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008478:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800847a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800847e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008482:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008484:	4a8e      	ldr	r2, [pc, #568]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008486:	430b      	orrs	r3, r1
 8008488:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800848a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800848e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008492:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008496:	643b      	str	r3, [r7, #64]	@ 0x40
 8008498:	2300      	movs	r3, #0
 800849a:	647b      	str	r3, [r7, #68]	@ 0x44
 800849c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80084a0:	460b      	mov	r3, r1
 80084a2:	4313      	orrs	r3, r2
 80084a4:	d00e      	beq.n	80084c4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80084a6:	4b86      	ldr	r3, [pc, #536]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084a8:	691b      	ldr	r3, [r3, #16]
 80084aa:	4a85      	ldr	r2, [pc, #532]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084ac:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80084b0:	6113      	str	r3, [r2, #16]
 80084b2:	4b83      	ldr	r3, [pc, #524]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084b4:	6919      	ldr	r1, [r3, #16]
 80084b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ba:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80084be:	4a80      	ldr	r2, [pc, #512]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084c0:	430b      	orrs	r3, r1
 80084c2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80084c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084cc:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80084d0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80084d2:	2300      	movs	r3, #0
 80084d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084d6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80084da:	460b      	mov	r3, r1
 80084dc:	4313      	orrs	r3, r2
 80084de:	d009      	beq.n	80084f4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80084e0:	4b77      	ldr	r3, [pc, #476]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084e4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80084e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084ee:	4a74      	ldr	r2, [pc, #464]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80084f0:	430b      	orrs	r3, r1
 80084f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80084f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008500:	633b      	str	r3, [r7, #48]	@ 0x30
 8008502:	2300      	movs	r3, #0
 8008504:	637b      	str	r3, [r7, #52]	@ 0x34
 8008506:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800850a:	460b      	mov	r3, r1
 800850c:	4313      	orrs	r3, r2
 800850e:	d00a      	beq.n	8008526 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008510:	4b6b      	ldr	r3, [pc, #428]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008514:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800851c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008520:	4a67      	ldr	r2, [pc, #412]	@ (80086c0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008522:	430b      	orrs	r3, r1
 8008524:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008526:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800852a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800852e:	2100      	movs	r1, #0
 8008530:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008532:	f003 0301 	and.w	r3, r3, #1
 8008536:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008538:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800853c:	460b      	mov	r3, r1
 800853e:	4313      	orrs	r3, r2
 8008540:	d011      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008546:	3308      	adds	r3, #8
 8008548:	2100      	movs	r1, #0
 800854a:	4618      	mov	r0, r3
 800854c:	f001 fa4a 	bl	80099e4 <RCCEx_PLL2_Config>
 8008550:	4603      	mov	r3, r0
 8008552:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008556:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800855a:	2b00      	cmp	r3, #0
 800855c:	d003      	beq.n	8008566 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800855e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008562:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008566:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800856a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800856e:	2100      	movs	r1, #0
 8008570:	6239      	str	r1, [r7, #32]
 8008572:	f003 0302 	and.w	r3, r3, #2
 8008576:	627b      	str	r3, [r7, #36]	@ 0x24
 8008578:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800857c:	460b      	mov	r3, r1
 800857e:	4313      	orrs	r3, r2
 8008580:	d011      	beq.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008586:	3308      	adds	r3, #8
 8008588:	2101      	movs	r1, #1
 800858a:	4618      	mov	r0, r3
 800858c:	f001 fa2a 	bl	80099e4 <RCCEx_PLL2_Config>
 8008590:	4603      	mov	r3, r0
 8008592:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800859a:	2b00      	cmp	r3, #0
 800859c:	d003      	beq.n	80085a6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800859e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80085a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ae:	2100      	movs	r1, #0
 80085b0:	61b9      	str	r1, [r7, #24]
 80085b2:	f003 0304 	and.w	r3, r3, #4
 80085b6:	61fb      	str	r3, [r7, #28]
 80085b8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80085bc:	460b      	mov	r3, r1
 80085be:	4313      	orrs	r3, r2
 80085c0:	d011      	beq.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80085c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085c6:	3308      	adds	r3, #8
 80085c8:	2102      	movs	r1, #2
 80085ca:	4618      	mov	r0, r3
 80085cc:	f001 fa0a 	bl	80099e4 <RCCEx_PLL2_Config>
 80085d0:	4603      	mov	r3, r0
 80085d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80085d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d003      	beq.n	80085e6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80085e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80085e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80085ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ee:	2100      	movs	r1, #0
 80085f0:	6139      	str	r1, [r7, #16]
 80085f2:	f003 0308 	and.w	r3, r3, #8
 80085f6:	617b      	str	r3, [r7, #20]
 80085f8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80085fc:	460b      	mov	r3, r1
 80085fe:	4313      	orrs	r3, r2
 8008600:	d011      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008606:	3328      	adds	r3, #40	@ 0x28
 8008608:	2100      	movs	r1, #0
 800860a:	4618      	mov	r0, r3
 800860c:	f001 fa9c 	bl	8009b48 <RCCEx_PLL3_Config>
 8008610:	4603      	mov	r3, r0
 8008612:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008616:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800861a:	2b00      	cmp	r3, #0
 800861c:	d003      	beq.n	8008626 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800861e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008622:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800862a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862e:	2100      	movs	r1, #0
 8008630:	60b9      	str	r1, [r7, #8]
 8008632:	f003 0310 	and.w	r3, r3, #16
 8008636:	60fb      	str	r3, [r7, #12]
 8008638:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800863c:	460b      	mov	r3, r1
 800863e:	4313      	orrs	r3, r2
 8008640:	d011      	beq.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008642:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008646:	3328      	adds	r3, #40	@ 0x28
 8008648:	2101      	movs	r1, #1
 800864a:	4618      	mov	r0, r3
 800864c:	f001 fa7c 	bl	8009b48 <RCCEx_PLL3_Config>
 8008650:	4603      	mov	r3, r0
 8008652:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800865a:	2b00      	cmp	r3, #0
 800865c:	d003      	beq.n	8008666 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800865e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008662:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800866a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800866e:	2100      	movs	r1, #0
 8008670:	6039      	str	r1, [r7, #0]
 8008672:	f003 0320 	and.w	r3, r3, #32
 8008676:	607b      	str	r3, [r7, #4]
 8008678:	e9d7 1200 	ldrd	r1, r2, [r7]
 800867c:	460b      	mov	r3, r1
 800867e:	4313      	orrs	r3, r2
 8008680:	d011      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008686:	3328      	adds	r3, #40	@ 0x28
 8008688:	2102      	movs	r1, #2
 800868a:	4618      	mov	r0, r3
 800868c:	f001 fa5c 	bl	8009b48 <RCCEx_PLL3_Config>
 8008690:	4603      	mov	r3, r0
 8008692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008696:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800869a:	2b00      	cmp	r3, #0
 800869c:	d003      	beq.n	80086a6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800869e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80086a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80086a6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80086ae:	2300      	movs	r3, #0
 80086b0:	e000      	b.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80086b2:	2301      	movs	r3, #1
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80086ba:	46bd      	mov	sp, r7
 80086bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80086c0:	58024400 	.word	0x58024400

080086c4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80086c4:	b580      	push	{r7, lr}
 80086c6:	b090      	sub	sp, #64	@ 0x40
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80086ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086d2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80086d6:	430b      	orrs	r3, r1
 80086d8:	f040 8094 	bne.w	8008804 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80086dc:	4b9e      	ldr	r3, [pc, #632]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80086e0:	f003 0307 	and.w	r3, r3, #7
 80086e4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80086e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e8:	2b04      	cmp	r3, #4
 80086ea:	f200 8087 	bhi.w	80087fc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80086ee:	a201      	add	r2, pc, #4	@ (adr r2, 80086f4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80086f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086f4:	08008709 	.word	0x08008709
 80086f8:	08008731 	.word	0x08008731
 80086fc:	08008759 	.word	0x08008759
 8008700:	080087f5 	.word	0x080087f5
 8008704:	08008781 	.word	0x08008781
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008708:	4b93      	ldr	r3, [pc, #588]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008710:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008714:	d108      	bne.n	8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800871a:	4618      	mov	r0, r3
 800871c:	f001 f810 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008720:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008724:	f000 bd45 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008728:	2300      	movs	r3, #0
 800872a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800872c:	f000 bd41 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008730:	4b89      	ldr	r3, [pc, #548]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008738:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800873c:	d108      	bne.n	8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800873e:	f107 0318 	add.w	r3, r7, #24
 8008742:	4618      	mov	r0, r3
 8008744:	f000 fd54 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800874c:	f000 bd31 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008750:	2300      	movs	r3, #0
 8008752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008754:	f000 bd2d 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008758:	4b7f      	ldr	r3, [pc, #508]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008760:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008764:	d108      	bne.n	8008778 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008766:	f107 030c 	add.w	r3, r7, #12
 800876a:	4618      	mov	r0, r3
 800876c:	f000 fe94 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008774:	f000 bd1d 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008778:	2300      	movs	r3, #0
 800877a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800877c:	f000 bd19 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008780:	4b75      	ldr	r3, [pc, #468]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008784:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008788:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800878a:	4b73      	ldr	r3, [pc, #460]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	f003 0304 	and.w	r3, r3, #4
 8008792:	2b04      	cmp	r3, #4
 8008794:	d10c      	bne.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008798:	2b00      	cmp	r3, #0
 800879a:	d109      	bne.n	80087b0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800879c:	4b6e      	ldr	r3, [pc, #440]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	08db      	lsrs	r3, r3, #3
 80087a2:	f003 0303 	and.w	r3, r3, #3
 80087a6:	4a6d      	ldr	r2, [pc, #436]	@ (800895c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80087a8:	fa22 f303 	lsr.w	r3, r2, r3
 80087ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ae:	e01f      	b.n	80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80087b0:	4b69      	ldr	r3, [pc, #420]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80087bc:	d106      	bne.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80087be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087c4:	d102      	bne.n	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80087c6:	4b66      	ldr	r3, [pc, #408]	@ (8008960 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80087c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ca:	e011      	b.n	80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80087cc:	4b62      	ldr	r3, [pc, #392]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087d4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087d8:	d106      	bne.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80087da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80087e0:	d102      	bne.n	80087e8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80087e2:	4b60      	ldr	r3, [pc, #384]	@ (8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80087e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087e6:	e003      	b.n	80087f0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80087e8:	2300      	movs	r3, #0
 80087ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80087ec:	f000 bce1 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80087f0:	f000 bcdf 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80087f4:	4b5c      	ldr	r3, [pc, #368]	@ (8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80087f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087f8:	f000 bcdb 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80087fc:	2300      	movs	r3, #0
 80087fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008800:	f000 bcd7 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008804:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008808:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800880c:	430b      	orrs	r3, r1
 800880e:	f040 80ad 	bne.w	800896c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008812:	4b51      	ldr	r3, [pc, #324]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008816:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800881a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800881c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008822:	d056      	beq.n	80088d2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008826:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800882a:	f200 8090 	bhi.w	800894e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800882e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008830:	2bc0      	cmp	r3, #192	@ 0xc0
 8008832:	f000 8088 	beq.w	8008946 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008838:	2bc0      	cmp	r3, #192	@ 0xc0
 800883a:	f200 8088 	bhi.w	800894e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800883e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008840:	2b80      	cmp	r3, #128	@ 0x80
 8008842:	d032      	beq.n	80088aa <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008846:	2b80      	cmp	r3, #128	@ 0x80
 8008848:	f200 8081 	bhi.w	800894e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800884c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884e:	2b00      	cmp	r3, #0
 8008850:	d003      	beq.n	800885a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008854:	2b40      	cmp	r3, #64	@ 0x40
 8008856:	d014      	beq.n	8008882 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008858:	e079      	b.n	800894e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800885a:	4b3f      	ldr	r3, [pc, #252]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008862:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008866:	d108      	bne.n	800887a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008868:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800886c:	4618      	mov	r0, r3
 800886e:	f000 ff67 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008874:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008876:	f000 bc9c 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800887a:	2300      	movs	r3, #0
 800887c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800887e:	f000 bc98 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008882:	4b35      	ldr	r3, [pc, #212]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800888a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800888e:	d108      	bne.n	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008890:	f107 0318 	add.w	r3, r7, #24
 8008894:	4618      	mov	r0, r3
 8008896:	f000 fcab 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800889e:	f000 bc88 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088a6:	f000 bc84 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80088aa:	4b2b      	ldr	r3, [pc, #172]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80088b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088b6:	d108      	bne.n	80088ca <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80088b8:	f107 030c 	add.w	r3, r7, #12
 80088bc:	4618      	mov	r0, r3
 80088be:	f000 fdeb 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088c6:	f000 bc74 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088ca:	2300      	movs	r3, #0
 80088cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088ce:	f000 bc70 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80088d2:	4b21      	ldr	r3, [pc, #132]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80088d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80088da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088dc:	4b1e      	ldr	r3, [pc, #120]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f003 0304 	and.w	r3, r3, #4
 80088e4:	2b04      	cmp	r3, #4
 80088e6:	d10c      	bne.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80088e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d109      	bne.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80088ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	08db      	lsrs	r3, r3, #3
 80088f4:	f003 0303 	and.w	r3, r3, #3
 80088f8:	4a18      	ldr	r2, [pc, #96]	@ (800895c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80088fa:	fa22 f303 	lsr.w	r3, r2, r3
 80088fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008900:	e01f      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008902:	4b15      	ldr	r3, [pc, #84]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800890a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800890e:	d106      	bne.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008912:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008916:	d102      	bne.n	800891e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008918:	4b11      	ldr	r3, [pc, #68]	@ (8008960 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800891a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800891c:	e011      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800891e:	4b0e      	ldr	r3, [pc, #56]	@ (8008958 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008926:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800892a:	d106      	bne.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800892c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800892e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008932:	d102      	bne.n	800893a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008934:	4b0b      	ldr	r3, [pc, #44]	@ (8008964 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008936:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008938:	e003      	b.n	8008942 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800893a:	2300      	movs	r3, #0
 800893c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800893e:	f000 bc38 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008942:	f000 bc36 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008946:	4b08      	ldr	r3, [pc, #32]	@ (8008968 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008948:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800894a:	f000 bc32 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800894e:	2300      	movs	r3, #0
 8008950:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008952:	f000 bc2e 	b.w	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008956:	bf00      	nop
 8008958:	58024400 	.word	0x58024400
 800895c:	03d09000 	.word	0x03d09000
 8008960:	003d0900 	.word	0x003d0900
 8008964:	017d7840 	.word	0x017d7840
 8008968:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800896c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008970:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008974:	430b      	orrs	r3, r1
 8008976:	f040 809c 	bne.w	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800897a:	4b9e      	ldr	r3, [pc, #632]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800897c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800897e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008982:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008986:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800898a:	d054      	beq.n	8008a36 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800898c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800898e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008992:	f200 808b 	bhi.w	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8008996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008998:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800899c:	f000 8083 	beq.w	8008aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80089a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80089a6:	f200 8081 	bhi.w	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80089aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089b0:	d02f      	beq.n	8008a12 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80089b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80089b8:	d878      	bhi.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80089ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d004      	beq.n	80089ca <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80089c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089c6:	d012      	beq.n	80089ee <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80089c8:	e070      	b.n	8008aac <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80089ca:	4b8a      	ldr	r3, [pc, #552]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80089d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80089d6:	d107      	bne.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80089d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80089dc:	4618      	mov	r0, r3
 80089de:	f000 feaf 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80089e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089e6:	e3e4      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089e8:	2300      	movs	r3, #0
 80089ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089ec:	e3e1      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80089ee:	4b81      	ldr	r3, [pc, #516]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80089f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089fa:	d107      	bne.n	8008a0c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089fc:	f107 0318 	add.w	r3, r7, #24
 8008a00:	4618      	mov	r0, r3
 8008a02:	f000 fbf5 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a0a:	e3d2      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a10:	e3cf      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a12:	4b78      	ldr	r3, [pc, #480]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a1a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a1e:	d107      	bne.n	8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a20:	f107 030c 	add.w	r3, r7, #12
 8008a24:	4618      	mov	r0, r3
 8008a26:	f000 fd37 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a2e:	e3c0      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a30:	2300      	movs	r3, #0
 8008a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a34:	e3bd      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008a36:	4b6f      	ldr	r3, [pc, #444]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a3a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a3e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008a40:	4b6c      	ldr	r3, [pc, #432]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f003 0304 	and.w	r3, r3, #4
 8008a48:	2b04      	cmp	r3, #4
 8008a4a:	d10c      	bne.n	8008a66 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8008a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d109      	bne.n	8008a66 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008a52:	4b68      	ldr	r3, [pc, #416]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	08db      	lsrs	r3, r3, #3
 8008a58:	f003 0303 	and.w	r3, r3, #3
 8008a5c:	4a66      	ldr	r2, [pc, #408]	@ (8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8008a62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a64:	e01e      	b.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a66:	4b63      	ldr	r3, [pc, #396]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a72:	d106      	bne.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008a74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a76:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a7a:	d102      	bne.n	8008a82 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008a7c:	4b5f      	ldr	r3, [pc, #380]	@ (8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a80:	e010      	b.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a82:	4b5c      	ldr	r3, [pc, #368]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a8a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a8e:	d106      	bne.n	8008a9e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8008a90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a96:	d102      	bne.n	8008a9e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008a98:	4b59      	ldr	r3, [pc, #356]	@ (8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a9c:	e002      	b.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008aa2:	e386      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008aa4:	e385      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008aa6:	4b57      	ldr	r3, [pc, #348]	@ (8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aaa:	e382      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008aac:	2300      	movs	r3, #0
 8008aae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ab0:	e37f      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008ab2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ab6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008aba:	430b      	orrs	r3, r1
 8008abc:	f040 80a7 	bne.w	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008ac0:	4b4c      	ldr	r3, [pc, #304]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008ac2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ac4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008ac8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008aca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008acc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008ad0:	d055      	beq.n	8008b7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008ad8:	f200 8096 	bhi.w	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008adc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ade:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008ae2:	f000 8084 	beq.w	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008aec:	f200 808c 	bhi.w	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008af2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008af6:	d030      	beq.n	8008b5a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008afa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008afe:	f200 8083 	bhi.w	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d004      	beq.n	8008b12 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b0e:	d012      	beq.n	8008b36 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008b10:	e07a      	b.n	8008c08 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b12:	4b38      	ldr	r3, [pc, #224]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b1e:	d107      	bne.n	8008b30 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b24:	4618      	mov	r0, r3
 8008b26:	f000 fe0b 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008b2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b2e:	e340      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b30:	2300      	movs	r3, #0
 8008b32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b34:	e33d      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008b36:	4b2f      	ldr	r3, [pc, #188]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008b3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b42:	d107      	bne.n	8008b54 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008b44:	f107 0318 	add.w	r3, r7, #24
 8008b48:	4618      	mov	r0, r3
 8008b4a:	f000 fb51 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b52:	e32e      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b54:	2300      	movs	r3, #0
 8008b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b58:	e32b      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b5a:	4b26      	ldr	r3, [pc, #152]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b66:	d107      	bne.n	8008b78 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b68:	f107 030c 	add.w	r3, r7, #12
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f000 fc93 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b76:	e31c      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b78:	2300      	movs	r3, #0
 8008b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b7c:	e319      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b7e:	4b1d      	ldr	r3, [pc, #116]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b82:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b86:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b88:	4b1a      	ldr	r3, [pc, #104]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f003 0304 	and.w	r3, r3, #4
 8008b90:	2b04      	cmp	r3, #4
 8008b92:	d10c      	bne.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8008b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d109      	bne.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b9a:	4b16      	ldr	r3, [pc, #88]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	08db      	lsrs	r3, r3, #3
 8008ba0:	f003 0303 	and.w	r3, r3, #3
 8008ba4:	4a14      	ldr	r2, [pc, #80]	@ (8008bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bac:	e01e      	b.n	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008bae:	4b11      	ldr	r3, [pc, #68]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bba:	d106      	bne.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008bbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bbe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bc2:	d102      	bne.n	8008bca <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8008bfc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008bc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bc8:	e010      	b.n	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008bca:	4b0a      	ldr	r3, [pc, #40]	@ (8008bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008bd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008bd6:	d106      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008bd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bde:	d102      	bne.n	8008be6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008be0:	4b07      	ldr	r3, [pc, #28]	@ (8008c00 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008be4:	e002      	b.n	8008bec <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008be6:	2300      	movs	r3, #0
 8008be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008bea:	e2e2      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008bec:	e2e1      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008bee:	4b05      	ldr	r3, [pc, #20]	@ (8008c04 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bf2:	e2de      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008bf4:	58024400 	.word	0x58024400
 8008bf8:	03d09000 	.word	0x03d09000
 8008bfc:	003d0900 	.word	0x003d0900
 8008c00:	017d7840 	.word	0x017d7840
 8008c04:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c0c:	e2d1      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008c0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c12:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008c16:	430b      	orrs	r3, r1
 8008c18:	f040 809c 	bne.w	8008d54 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008c1c:	4b93      	ldr	r3, [pc, #588]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c20:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008c24:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008c26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c2c:	d054      	beq.n	8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008c34:	f200 808b 	bhi.w	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c3a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008c3e:	f000 8083 	beq.w	8008d48 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008c48:	f200 8081 	bhi.w	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c52:	d02f      	beq.n	8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c5a:	d878      	bhi.n	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d004      	beq.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c64:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c68:	d012      	beq.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008c6a:	e070      	b.n	8008d4e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008c6c:	4b7f      	ldr	r3, [pc, #508]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008c78:	d107      	bne.n	8008c8a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008c7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 fd5e 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c88:	e293      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c8e:	e290      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c90:	4b76      	ldr	r3, [pc, #472]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c9c:	d107      	bne.n	8008cae <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c9e:	f107 0318 	add.w	r3, r7, #24
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f000 faa4 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008ca8:	69bb      	ldr	r3, [r7, #24]
 8008caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cac:	e281      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cae:	2300      	movs	r3, #0
 8008cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cb2:	e27e      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008cb4:	4b6d      	ldr	r3, [pc, #436]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008cbc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008cc0:	d107      	bne.n	8008cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008cc2:	f107 030c 	add.w	r3, r7, #12
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f000 fbe6 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cd0:	e26f      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cd6:	e26c      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008cd8:	4b64      	ldr	r3, [pc, #400]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008cda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cdc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ce0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ce2:	4b62      	ldr	r3, [pc, #392]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 0304 	and.w	r3, r3, #4
 8008cea:	2b04      	cmp	r3, #4
 8008cec:	d10c      	bne.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008cee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d109      	bne.n	8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008cf4:	4b5d      	ldr	r3, [pc, #372]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	08db      	lsrs	r3, r3, #3
 8008cfa:	f003 0303 	and.w	r3, r3, #3
 8008cfe:	4a5c      	ldr	r2, [pc, #368]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008d00:	fa22 f303 	lsr.w	r3, r2, r3
 8008d04:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d06:	e01e      	b.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d08:	4b58      	ldr	r3, [pc, #352]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d14:	d106      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d1c:	d102      	bne.n	8008d24 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008d1e:	4b55      	ldr	r3, [pc, #340]	@ (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d22:	e010      	b.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d24:	4b51      	ldr	r3, [pc, #324]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008d2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d30:	d106      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d34:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d38:	d102      	bne.n	8008d40 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008d3a:	4b4f      	ldr	r3, [pc, #316]	@ (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008d3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d3e:	e002      	b.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008d40:	2300      	movs	r3, #0
 8008d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008d44:	e235      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008d46:	e234      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008d48:	4b4c      	ldr	r3, [pc, #304]	@ (8008e7c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008d4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d4c:	e231      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008d4e:	2300      	movs	r3, #0
 8008d50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d52:	e22e      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d58:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008d5c:	430b      	orrs	r3, r1
 8008d5e:	f040 808f 	bne.w	8008e80 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008d62:	4b42      	ldr	r3, [pc, #264]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008d64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d66:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008d6a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008d6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d6e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d72:	d06b      	beq.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008d74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d76:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008d7a:	d874      	bhi.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008d82:	d056      	beq.n	8008e32 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008d8a:	d86c      	bhi.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008d92:	d03b      	beq.n	8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008d94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d96:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008d9a:	d864      	bhi.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008d9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008da2:	d021      	beq.n	8008de8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008da6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008daa:	d85c      	bhi.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d004      	beq.n	8008dbc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008db4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008db8:	d004      	beq.n	8008dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8008dba:	e054      	b.n	8008e66 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008dbc:	f7fe fa4c 	bl	8007258 <HAL_RCC_GetPCLK1Freq>
 8008dc0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008dc2:	e1f6      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008dc4:	4b29      	ldr	r3, [pc, #164]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008dcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008dd0:	d107      	bne.n	8008de2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008dd2:	f107 0318 	add.w	r3, r7, #24
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	f000 fa0a 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ddc:	69fb      	ldr	r3, [r7, #28]
 8008dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008de0:	e1e7      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008de2:	2300      	movs	r3, #0
 8008de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008de6:	e1e4      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008de8:	4b20      	ldr	r3, [pc, #128]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008df0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008df4:	d107      	bne.n	8008e06 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008df6:	f107 030c 	add.w	r3, r7, #12
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f000 fb4c 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008e00:	693b      	ldr	r3, [r7, #16]
 8008e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e04:	e1d5      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e06:	2300      	movs	r3, #0
 8008e08:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e0a:	e1d2      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008e0c:	4b17      	ldr	r3, [pc, #92]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f003 0304 	and.w	r3, r3, #4
 8008e14:	2b04      	cmp	r3, #4
 8008e16:	d109      	bne.n	8008e2c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e18:	4b14      	ldr	r3, [pc, #80]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	08db      	lsrs	r3, r3, #3
 8008e1e:	f003 0303 	and.w	r3, r3, #3
 8008e22:	4a13      	ldr	r2, [pc, #76]	@ (8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008e24:	fa22 f303 	lsr.w	r3, r2, r3
 8008e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e2a:	e1c2      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e30:	e1bf      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008e32:	4b0e      	ldr	r3, [pc, #56]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e3e:	d102      	bne.n	8008e46 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008e40:	4b0c      	ldr	r3, [pc, #48]	@ (8008e74 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e44:	e1b5      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e46:	2300      	movs	r3, #0
 8008e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e4a:	e1b2      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008e4c:	4b07      	ldr	r3, [pc, #28]	@ (8008e6c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008e54:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e58:	d102      	bne.n	8008e60 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008e5a:	4b07      	ldr	r3, [pc, #28]	@ (8008e78 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008e5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e5e:	e1a8      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e60:	2300      	movs	r3, #0
 8008e62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e64:	e1a5      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008e66:	2300      	movs	r3, #0
 8008e68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e6a:	e1a2      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008e6c:	58024400 	.word	0x58024400
 8008e70:	03d09000 	.word	0x03d09000
 8008e74:	003d0900 	.word	0x003d0900
 8008e78:	017d7840 	.word	0x017d7840
 8008e7c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008e80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e84:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008e88:	430b      	orrs	r3, r1
 8008e8a:	d173      	bne.n	8008f74 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008e8c:	4b9c      	ldr	r3, [pc, #624]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e90:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008e94:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008e9c:	d02f      	beq.n	8008efe <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008e9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ea4:	d863      	bhi.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d004      	beq.n	8008eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008eb2:	d012      	beq.n	8008eda <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008eb4:	e05b      	b.n	8008f6e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008eb6:	4b92      	ldr	r3, [pc, #584]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ebe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ec2:	d107      	bne.n	8008ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ec4:	f107 0318 	add.w	r3, r7, #24
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f000 f991 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ed2:	e16e      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ed8:	e16b      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008eda:	4b89      	ldr	r3, [pc, #548]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ee6:	d107      	bne.n	8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ee8:	f107 030c 	add.w	r3, r7, #12
 8008eec:	4618      	mov	r0, r3
 8008eee:	f000 fad3 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008ef2:	697b      	ldr	r3, [r7, #20]
 8008ef4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ef6:	e15c      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008efc:	e159      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008efe:	4b80      	ldr	r3, [pc, #512]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f02:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008f06:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f08:	4b7d      	ldr	r3, [pc, #500]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f003 0304 	and.w	r3, r3, #4
 8008f10:	2b04      	cmp	r3, #4
 8008f12:	d10c      	bne.n	8008f2e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008f14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d109      	bne.n	8008f2e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f1a:	4b79      	ldr	r3, [pc, #484]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	08db      	lsrs	r3, r3, #3
 8008f20:	f003 0303 	and.w	r3, r3, #3
 8008f24:	4a77      	ldr	r2, [pc, #476]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008f26:	fa22 f303 	lsr.w	r3, r2, r3
 8008f2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f2c:	e01e      	b.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f2e:	4b74      	ldr	r3, [pc, #464]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f3a:	d106      	bne.n	8008f4a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f42:	d102      	bne.n	8008f4a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008f44:	4b70      	ldr	r3, [pc, #448]	@ (8009108 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f48:	e010      	b.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f4a:	4b6d      	ldr	r3, [pc, #436]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f56:	d106      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f5e:	d102      	bne.n	8008f66 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008f60:	4b6a      	ldr	r3, [pc, #424]	@ (800910c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008f62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f64:	e002      	b.n	8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008f66:	2300      	movs	r3, #0
 8008f68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008f6a:	e122      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008f6c:	e121      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f72:	e11e      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008f74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f78:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008f7c:	430b      	orrs	r3, r1
 8008f7e:	d133      	bne.n	8008fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008f80:	4b5f      	ldr	r3, [pc, #380]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008f88:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d004      	beq.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f96:	d012      	beq.n	8008fbe <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008f98:	e023      	b.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008f9a:	4b59      	ldr	r3, [pc, #356]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fa2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fa6:	d107      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008fa8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008fac:	4618      	mov	r0, r3
 8008fae:	f000 fbc7 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fb6:	e0fc      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fbc:	e0f9      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008fbe:	4b50      	ldr	r3, [pc, #320]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fca:	d107      	bne.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fcc:	f107 0318 	add.w	r3, r7, #24
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f000 f90d 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fda:	e0ea      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fe0:	e0e7      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fe6:	e0e4      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008fe8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fec:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008ff0:	430b      	orrs	r3, r1
 8008ff2:	f040 808d 	bne.w	8009110 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008ff6:	4b42      	ldr	r3, [pc, #264]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ffa:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008ffe:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009002:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009006:	d06b      	beq.n	80090e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8009008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800900a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800900e:	d874      	bhi.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009016:	d056      	beq.n	80090c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8009018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800901a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800901e:	d86c      	bhi.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009022:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009026:	d03b      	beq.n	80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8009028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800902a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800902e:	d864      	bhi.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009032:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009036:	d021      	beq.n	800907c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8009038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800903a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800903e:	d85c      	bhi.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8009040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009042:	2b00      	cmp	r3, #0
 8009044:	d004      	beq.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8009046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009048:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800904c:	d004      	beq.n	8009058 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800904e:	e054      	b.n	80090fa <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009050:	f000 f8b8 	bl	80091c4 <HAL_RCCEx_GetD3PCLK1Freq>
 8009054:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009056:	e0ac      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009058:	4b29      	ldr	r3, [pc, #164]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009060:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009064:	d107      	bne.n	8009076 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009066:	f107 0318 	add.w	r3, r7, #24
 800906a:	4618      	mov	r0, r3
 800906c:	f000 f8c0 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009070:	69fb      	ldr	r3, [r7, #28]
 8009072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009074:	e09d      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009076:	2300      	movs	r3, #0
 8009078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800907a:	e09a      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800907c:	4b20      	ldr	r3, [pc, #128]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009084:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009088:	d107      	bne.n	800909a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800908a:	f107 030c 	add.w	r3, r7, #12
 800908e:	4618      	mov	r0, r3
 8009090:	f000 fa02 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009098:	e08b      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800909a:	2300      	movs	r3, #0
 800909c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800909e:	e088      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80090a0:	4b17      	ldr	r3, [pc, #92]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f003 0304 	and.w	r3, r3, #4
 80090a8:	2b04      	cmp	r3, #4
 80090aa:	d109      	bne.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090ac:	4b14      	ldr	r3, [pc, #80]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	08db      	lsrs	r3, r3, #3
 80090b2:	f003 0303 	and.w	r3, r3, #3
 80090b6:	4a13      	ldr	r2, [pc, #76]	@ (8009104 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80090b8:	fa22 f303 	lsr.w	r3, r2, r3
 80090bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090be:	e078      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090c0:	2300      	movs	r3, #0
 80090c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090c4:	e075      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80090c6:	4b0e      	ldr	r3, [pc, #56]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090d2:	d102      	bne.n	80090da <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80090d4:	4b0c      	ldr	r3, [pc, #48]	@ (8009108 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80090d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090d8:	e06b      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090da:	2300      	movs	r3, #0
 80090dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090de:	e068      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80090e0:	4b07      	ldr	r3, [pc, #28]	@ (8009100 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090ec:	d102      	bne.n	80090f4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 80090ee:	4b07      	ldr	r3, [pc, #28]	@ (800910c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 80090f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090f2:	e05e      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80090f4:	2300      	movs	r3, #0
 80090f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090f8:	e05b      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80090fa:	2300      	movs	r3, #0
 80090fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090fe:	e058      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8009100:	58024400 	.word	0x58024400
 8009104:	03d09000 	.word	0x03d09000
 8009108:	003d0900 	.word	0x003d0900
 800910c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009114:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009118:	430b      	orrs	r3, r1
 800911a:	d148      	bne.n	80091ae <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800911c:	4b27      	ldr	r3, [pc, #156]	@ (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800911e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009120:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009124:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009128:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800912c:	d02a      	beq.n	8009184 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800912e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009130:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009134:	d838      	bhi.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8009136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009138:	2b00      	cmp	r3, #0
 800913a:	d004      	beq.n	8009146 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800913c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800913e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009142:	d00d      	beq.n	8009160 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8009144:	e030      	b.n	80091a8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009146:	4b1d      	ldr	r3, [pc, #116]	@ (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800914e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009152:	d102      	bne.n	800915a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8009154:	4b1a      	ldr	r3, [pc, #104]	@ (80091c0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8009156:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009158:	e02b      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800915a:	2300      	movs	r3, #0
 800915c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800915e:	e028      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009160:	4b16      	ldr	r3, [pc, #88]	@ (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009168:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800916c:	d107      	bne.n	800917e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800916e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009172:	4618      	mov	r0, r3
 8009174:	f000 fae4 	bl	8009740 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800917c:	e019      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800917e:	2300      	movs	r3, #0
 8009180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009182:	e016      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009184:	4b0d      	ldr	r3, [pc, #52]	@ (80091bc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800918c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009190:	d107      	bne.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009192:	f107 0318 	add.w	r3, r7, #24
 8009196:	4618      	mov	r0, r3
 8009198:	f000 f82a 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800919c:	69fb      	ldr	r3, [r7, #28]
 800919e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091a0:	e007      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80091a2:	2300      	movs	r3, #0
 80091a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091a6:	e004      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80091a8:	2300      	movs	r3, #0
 80091aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091ac:	e001      	b.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 80091ae:	2300      	movs	r3, #0
 80091b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80091b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80091b4:	4618      	mov	r0, r3
 80091b6:	3740      	adds	r7, #64	@ 0x40
 80091b8:	46bd      	mov	sp, r7
 80091ba:	bd80      	pop	{r7, pc}
 80091bc:	58024400 	.word	0x58024400
 80091c0:	017d7840 	.word	0x017d7840

080091c4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80091c4:	b580      	push	{r7, lr}
 80091c6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80091c8:	f7fe f816 	bl	80071f8 <HAL_RCC_GetHCLKFreq>
 80091cc:	4602      	mov	r2, r0
 80091ce:	4b06      	ldr	r3, [pc, #24]	@ (80091e8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80091d0:	6a1b      	ldr	r3, [r3, #32]
 80091d2:	091b      	lsrs	r3, r3, #4
 80091d4:	f003 0307 	and.w	r3, r3, #7
 80091d8:	4904      	ldr	r1, [pc, #16]	@ (80091ec <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80091da:	5ccb      	ldrb	r3, [r1, r3]
 80091dc:	f003 031f 	and.w	r3, r3, #31
 80091e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	bd80      	pop	{r7, pc}
 80091e8:	58024400 	.word	0x58024400
 80091ec:	0800bc1c 	.word	0x0800bc1c

080091f0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b089      	sub	sp, #36	@ 0x24
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80091f8:	4ba1      	ldr	r3, [pc, #644]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091fc:	f003 0303 	and.w	r3, r3, #3
 8009200:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009202:	4b9f      	ldr	r3, [pc, #636]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009206:	0b1b      	lsrs	r3, r3, #12
 8009208:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800920c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800920e:	4b9c      	ldr	r3, [pc, #624]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009212:	091b      	lsrs	r3, r3, #4
 8009214:	f003 0301 	and.w	r3, r3, #1
 8009218:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800921a:	4b99      	ldr	r3, [pc, #612]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800921c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800921e:	08db      	lsrs	r3, r3, #3
 8009220:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009224:	693a      	ldr	r2, [r7, #16]
 8009226:	fb02 f303 	mul.w	r3, r2, r3
 800922a:	ee07 3a90 	vmov	s15, r3
 800922e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009232:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009236:	697b      	ldr	r3, [r7, #20]
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 8111 	beq.w	8009460 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800923e:	69bb      	ldr	r3, [r7, #24]
 8009240:	2b02      	cmp	r3, #2
 8009242:	f000 8083 	beq.w	800934c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	2b02      	cmp	r3, #2
 800924a:	f200 80a1 	bhi.w	8009390 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800924e:	69bb      	ldr	r3, [r7, #24]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d003      	beq.n	800925c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	2b01      	cmp	r3, #1
 8009258:	d056      	beq.n	8009308 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800925a:	e099      	b.n	8009390 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800925c:	4b88      	ldr	r3, [pc, #544]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f003 0320 	and.w	r3, r3, #32
 8009264:	2b00      	cmp	r3, #0
 8009266:	d02d      	beq.n	80092c4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009268:	4b85      	ldr	r3, [pc, #532]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	08db      	lsrs	r3, r3, #3
 800926e:	f003 0303 	and.w	r3, r3, #3
 8009272:	4a84      	ldr	r2, [pc, #528]	@ (8009484 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009274:	fa22 f303 	lsr.w	r3, r2, r3
 8009278:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800927a:	68bb      	ldr	r3, [r7, #8]
 800927c:	ee07 3a90 	vmov	s15, r3
 8009280:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009284:	697b      	ldr	r3, [r7, #20]
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800928e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009292:	4b7b      	ldr	r3, [pc, #492]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009296:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800929a:	ee07 3a90 	vmov	s15, r3
 800929e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80092a6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009488 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80092aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80092be:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80092c2:	e087      	b.n	80093d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	ee07 3a90 	vmov	s15, r3
 80092ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092ce:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800948c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80092d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80092d6:	4b6a      	ldr	r3, [pc, #424]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80092d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092de:	ee07 3a90 	vmov	s15, r3
 80092e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80092e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80092ea:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009488 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80092ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80092f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80092f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80092fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80092fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009302:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009306:	e065      	b.n	80093d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	ee07 3a90 	vmov	s15, r3
 800930e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009312:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009490 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009316:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800931a:	4b59      	ldr	r3, [pc, #356]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800931c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800931e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009322:	ee07 3a90 	vmov	s15, r3
 8009326:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800932a:	ed97 6a03 	vldr	s12, [r7, #12]
 800932e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009488 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009332:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009336:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800933a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800933e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009342:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009346:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800934a:	e043      	b.n	80093d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	ee07 3a90 	vmov	s15, r3
 8009352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009356:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009494 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800935a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800935e:	4b48      	ldr	r3, [pc, #288]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009360:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009366:	ee07 3a90 	vmov	s15, r3
 800936a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800936e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009372:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009488 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009376:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800937a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800937e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009386:	ee67 7a27 	vmul.f32	s15, s14, s15
 800938a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800938e:	e021      	b.n	80093d4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	ee07 3a90 	vmov	s15, r3
 8009396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800939a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009490 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800939e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093a2:	4b37      	ldr	r3, [pc, #220]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093aa:	ee07 3a90 	vmov	s15, r3
 80093ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80093b6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009488 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80093ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80093d2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80093d4:	4b2a      	ldr	r3, [pc, #168]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093d8:	0a5b      	lsrs	r3, r3, #9
 80093da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093de:	ee07 3a90 	vmov	s15, r3
 80093e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80093ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80093ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80093f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80093f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80093fa:	ee17 2a90 	vmov	r2, s15
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009402:	4b1f      	ldr	r3, [pc, #124]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009404:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009406:	0c1b      	lsrs	r3, r3, #16
 8009408:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800940c:	ee07 3a90 	vmov	s15, r3
 8009410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009414:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009418:	ee37 7a87 	vadd.f32	s14, s15, s14
 800941c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009424:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009428:	ee17 2a90 	vmov	r2, s15
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009430:	4b13      	ldr	r3, [pc, #76]	@ (8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009434:	0e1b      	lsrs	r3, r3, #24
 8009436:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800943a:	ee07 3a90 	vmov	s15, r3
 800943e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009442:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009446:	ee37 7a87 	vadd.f32	s14, s15, s14
 800944a:	edd7 6a07 	vldr	s13, [r7, #28]
 800944e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009452:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009456:	ee17 2a90 	vmov	r2, s15
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800945e:	e008      	b.n	8009472 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	2200      	movs	r2, #0
 8009470:	609a      	str	r2, [r3, #8]
}
 8009472:	bf00      	nop
 8009474:	3724      	adds	r7, #36	@ 0x24
 8009476:	46bd      	mov	sp, r7
 8009478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947c:	4770      	bx	lr
 800947e:	bf00      	nop
 8009480:	58024400 	.word	0x58024400
 8009484:	03d09000 	.word	0x03d09000
 8009488:	46000000 	.word	0x46000000
 800948c:	4c742400 	.word	0x4c742400
 8009490:	4a742400 	.word	0x4a742400
 8009494:	4bbebc20 	.word	0x4bbebc20

08009498 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009498:	b480      	push	{r7}
 800949a:	b089      	sub	sp, #36	@ 0x24
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80094a0:	4ba1      	ldr	r3, [pc, #644]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a4:	f003 0303 	and.w	r3, r3, #3
 80094a8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80094aa:	4b9f      	ldr	r3, [pc, #636]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ae:	0d1b      	lsrs	r3, r3, #20
 80094b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094b4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80094b6:	4b9c      	ldr	r3, [pc, #624]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ba:	0a1b      	lsrs	r3, r3, #8
 80094bc:	f003 0301 	and.w	r3, r3, #1
 80094c0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80094c2:	4b99      	ldr	r3, [pc, #612]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094c6:	08db      	lsrs	r3, r3, #3
 80094c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	fb02 f303 	mul.w	r3, r2, r3
 80094d2:	ee07 3a90 	vmov	s15, r3
 80094d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094da:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	f000 8111 	beq.w	8009708 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80094e6:	69bb      	ldr	r3, [r7, #24]
 80094e8:	2b02      	cmp	r3, #2
 80094ea:	f000 8083 	beq.w	80095f4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80094ee:	69bb      	ldr	r3, [r7, #24]
 80094f0:	2b02      	cmp	r3, #2
 80094f2:	f200 80a1 	bhi.w	8009638 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d003      	beq.n	8009504 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80094fc:	69bb      	ldr	r3, [r7, #24]
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d056      	beq.n	80095b0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009502:	e099      	b.n	8009638 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009504:	4b88      	ldr	r3, [pc, #544]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f003 0320 	and.w	r3, r3, #32
 800950c:	2b00      	cmp	r3, #0
 800950e:	d02d      	beq.n	800956c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009510:	4b85      	ldr	r3, [pc, #532]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	08db      	lsrs	r3, r3, #3
 8009516:	f003 0303 	and.w	r3, r3, #3
 800951a:	4a84      	ldr	r2, [pc, #528]	@ (800972c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800951c:	fa22 f303 	lsr.w	r3, r2, r3
 8009520:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	ee07 3a90 	vmov	s15, r3
 8009528:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	ee07 3a90 	vmov	s15, r3
 8009532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009536:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800953a:	4b7b      	ldr	r3, [pc, #492]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800953c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800953e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009542:	ee07 3a90 	vmov	s15, r3
 8009546:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800954a:	ed97 6a03 	vldr	s12, [r7, #12]
 800954e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009730 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009552:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009556:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800955a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800955e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009562:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009566:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800956a:	e087      	b.n	800967c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800956c:	697b      	ldr	r3, [r7, #20]
 800956e:	ee07 3a90 	vmov	s15, r3
 8009572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009576:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009734 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800957a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800957e:	4b6a      	ldr	r3, [pc, #424]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009582:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009586:	ee07 3a90 	vmov	s15, r3
 800958a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800958e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009592:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009730 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009596:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800959a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800959e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095ae:	e065      	b.n	800967c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	ee07 3a90 	vmov	s15, r3
 80095b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095ba:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009738 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80095be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095c2:	4b59      	ldr	r3, [pc, #356]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80095c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095ca:	ee07 3a90 	vmov	s15, r3
 80095ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80095d6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009730 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80095da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80095f2:	e043      	b.n	800967c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	ee07 3a90 	vmov	s15, r3
 80095fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095fe:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800973c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009606:	4b48      	ldr	r3, [pc, #288]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800960a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800960e:	ee07 3a90 	vmov	s15, r3
 8009612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009616:	ed97 6a03 	vldr	s12, [r7, #12]
 800961a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009730 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800961e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800962a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800962e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009632:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009636:	e021      	b.n	800967c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	ee07 3a90 	vmov	s15, r3
 800963e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009642:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009738 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800964a:	4b37      	ldr	r3, [pc, #220]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800964c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800964e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009652:	ee07 3a90 	vmov	s15, r3
 8009656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800965a:	ed97 6a03 	vldr	s12, [r7, #12]
 800965e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009730 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800966a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800966e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009672:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009676:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800967a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800967c:	4b2a      	ldr	r3, [pc, #168]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800967e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009680:	0a5b      	lsrs	r3, r3, #9
 8009682:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009686:	ee07 3a90 	vmov	s15, r3
 800968a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800968e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009692:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009696:	edd7 6a07 	vldr	s13, [r7, #28]
 800969a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800969e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096a2:	ee17 2a90 	vmov	r2, s15
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80096aa:	4b1f      	ldr	r3, [pc, #124]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ae:	0c1b      	lsrs	r3, r3, #16
 80096b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096b4:	ee07 3a90 	vmov	s15, r3
 80096b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096c0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80096c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096d0:	ee17 2a90 	vmov	r2, s15
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80096d8:	4b13      	ldr	r3, [pc, #76]	@ (8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096dc:	0e1b      	lsrs	r3, r3, #24
 80096de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096e2:	ee07 3a90 	vmov	s15, r3
 80096e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80096ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80096f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80096f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80096fe:	ee17 2a90 	vmov	r2, s15
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009706:	e008      	b.n	800971a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	2200      	movs	r2, #0
 800970c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2200      	movs	r2, #0
 8009718:	609a      	str	r2, [r3, #8]
}
 800971a:	bf00      	nop
 800971c:	3724      	adds	r7, #36	@ 0x24
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	58024400 	.word	0x58024400
 800972c:	03d09000 	.word	0x03d09000
 8009730:	46000000 	.word	0x46000000
 8009734:	4c742400 	.word	0x4c742400
 8009738:	4a742400 	.word	0x4a742400
 800973c:	4bbebc20 	.word	0x4bbebc20

08009740 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009740:	b480      	push	{r7}
 8009742:	b089      	sub	sp, #36	@ 0x24
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009748:	4ba0      	ldr	r3, [pc, #640]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800974a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800974c:	f003 0303 	and.w	r3, r3, #3
 8009750:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009752:	4b9e      	ldr	r3, [pc, #632]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009756:	091b      	lsrs	r3, r3, #4
 8009758:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800975c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800975e:	4b9b      	ldr	r3, [pc, #620]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009762:	f003 0301 	and.w	r3, r3, #1
 8009766:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009768:	4b98      	ldr	r3, [pc, #608]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800976a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800976c:	08db      	lsrs	r3, r3, #3
 800976e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009772:	693a      	ldr	r2, [r7, #16]
 8009774:	fb02 f303 	mul.w	r3, r2, r3
 8009778:	ee07 3a90 	vmov	s15, r3
 800977c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009780:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009784:	697b      	ldr	r3, [r7, #20]
 8009786:	2b00      	cmp	r3, #0
 8009788:	f000 8111 	beq.w	80099ae <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	2b02      	cmp	r3, #2
 8009790:	f000 8083 	beq.w	800989a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009794:	69bb      	ldr	r3, [r7, #24]
 8009796:	2b02      	cmp	r3, #2
 8009798:	f200 80a1 	bhi.w	80098de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800979c:	69bb      	ldr	r3, [r7, #24]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d003      	beq.n	80097aa <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80097a2:	69bb      	ldr	r3, [r7, #24]
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d056      	beq.n	8009856 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80097a8:	e099      	b.n	80098de <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80097aa:	4b88      	ldr	r3, [pc, #544]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f003 0320 	and.w	r3, r3, #32
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d02d      	beq.n	8009812 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80097b6:	4b85      	ldr	r3, [pc, #532]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	08db      	lsrs	r3, r3, #3
 80097bc:	f003 0303 	and.w	r3, r3, #3
 80097c0:	4a83      	ldr	r2, [pc, #524]	@ (80099d0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80097c2:	fa22 f303 	lsr.w	r3, r2, r3
 80097c6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	ee07 3a90 	vmov	s15, r3
 80097ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	ee07 3a90 	vmov	s15, r3
 80097d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097dc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097e0:	4b7a      	ldr	r3, [pc, #488]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80097e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097e8:	ee07 3a90 	vmov	s15, r3
 80097ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097f0:	ed97 6a03 	vldr	s12, [r7, #12]
 80097f4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80099d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80097f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009800:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009804:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009808:	ee67 7a27 	vmul.f32	s15, s14, s15
 800980c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009810:	e087      	b.n	8009922 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009812:	697b      	ldr	r3, [r7, #20]
 8009814:	ee07 3a90 	vmov	s15, r3
 8009818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800981c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80099d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009820:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009824:	4b69      	ldr	r3, [pc, #420]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009828:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800982c:	ee07 3a90 	vmov	s15, r3
 8009830:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009834:	ed97 6a03 	vldr	s12, [r7, #12]
 8009838:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80099d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800983c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009840:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009844:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009848:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800984c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009850:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009854:	e065      	b.n	8009922 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	ee07 3a90 	vmov	s15, r3
 800985c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009860:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80099dc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009864:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009868:	4b58      	ldr	r3, [pc, #352]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800986a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800986c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009870:	ee07 3a90 	vmov	s15, r3
 8009874:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009878:	ed97 6a03 	vldr	s12, [r7, #12]
 800987c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80099d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009880:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009884:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009888:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800988c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009894:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009898:	e043      	b.n	8009922 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800989a:	697b      	ldr	r3, [r7, #20]
 800989c:	ee07 3a90 	vmov	s15, r3
 80098a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098a4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80099e0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80098a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098ac:	4b47      	ldr	r3, [pc, #284]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b4:	ee07 3a90 	vmov	s15, r3
 80098b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80098c0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80099d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80098c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80098c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80098cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80098d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80098d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80098d8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80098dc:	e021      	b.n	8009922 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	ee07 3a90 	vmov	s15, r3
 80098e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098e8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80099d8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80098ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80098f0:	4b36      	ldr	r3, [pc, #216]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80098f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098f8:	ee07 3a90 	vmov	s15, r3
 80098fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009900:	ed97 6a03 	vldr	s12, [r7, #12]
 8009904:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80099d4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009908:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800990c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009910:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009914:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009918:	ee67 7a27 	vmul.f32	s15, s14, s15
 800991c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009920:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009922:	4b2a      	ldr	r3, [pc, #168]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009926:	0a5b      	lsrs	r3, r3, #9
 8009928:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800992c:	ee07 3a90 	vmov	s15, r3
 8009930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009934:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009938:	ee37 7a87 	vadd.f32	s14, s15, s14
 800993c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009940:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009944:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009948:	ee17 2a90 	vmov	r2, s15
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009950:	4b1e      	ldr	r3, [pc, #120]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009954:	0c1b      	lsrs	r3, r3, #16
 8009956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800995a:	ee07 3a90 	vmov	s15, r3
 800995e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009962:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009966:	ee37 7a87 	vadd.f32	s14, s15, s14
 800996a:	edd7 6a07 	vldr	s13, [r7, #28]
 800996e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009972:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009976:	ee17 2a90 	vmov	r2, s15
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800997e:	4b13      	ldr	r3, [pc, #76]	@ (80099cc <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009982:	0e1b      	lsrs	r3, r3, #24
 8009984:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009988:	ee07 3a90 	vmov	s15, r3
 800998c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009990:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009994:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009998:	edd7 6a07 	vldr	s13, [r7, #28]
 800999c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80099a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80099a4:	ee17 2a90 	vmov	r2, s15
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80099ac:	e008      	b.n	80099c0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2200      	movs	r2, #0
 80099b2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2200      	movs	r2, #0
 80099b8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2200      	movs	r2, #0
 80099be:	609a      	str	r2, [r3, #8]
}
 80099c0:	bf00      	nop
 80099c2:	3724      	adds	r7, #36	@ 0x24
 80099c4:	46bd      	mov	sp, r7
 80099c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ca:	4770      	bx	lr
 80099cc:	58024400 	.word	0x58024400
 80099d0:	03d09000 	.word	0x03d09000
 80099d4:	46000000 	.word	0x46000000
 80099d8:	4c742400 	.word	0x4c742400
 80099dc:	4a742400 	.word	0x4a742400
 80099e0:	4bbebc20 	.word	0x4bbebc20

080099e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80099ee:	2300      	movs	r3, #0
 80099f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80099f2:	4b53      	ldr	r3, [pc, #332]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 80099f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f6:	f003 0303 	and.w	r3, r3, #3
 80099fa:	2b03      	cmp	r3, #3
 80099fc:	d101      	bne.n	8009a02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	e099      	b.n	8009b36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009a02:	4b4f      	ldr	r3, [pc, #316]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a4e      	ldr	r2, [pc, #312]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009a0e:	f7f7 ff8f 	bl	8001930 <HAL_GetTick>
 8009a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009a14:	e008      	b.n	8009a28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009a16:	f7f7 ff8b 	bl	8001930 <HAL_GetTick>
 8009a1a:	4602      	mov	r2, r0
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	1ad3      	subs	r3, r2, r3
 8009a20:	2b02      	cmp	r3, #2
 8009a22:	d901      	bls.n	8009a28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009a24:	2303      	movs	r3, #3
 8009a26:	e086      	b.n	8009b36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009a28:	4b45      	ldr	r3, [pc, #276]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d1f0      	bne.n	8009a16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009a34:	4b42      	ldr	r3, [pc, #264]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a38:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	031b      	lsls	r3, r3, #12
 8009a42:	493f      	ldr	r1, [pc, #252]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a44:	4313      	orrs	r3, r2
 8009a46:	628b      	str	r3, [r1, #40]	@ 0x28
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	685b      	ldr	r3, [r3, #4]
 8009a4c:	3b01      	subs	r3, #1
 8009a4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	689b      	ldr	r3, [r3, #8]
 8009a56:	3b01      	subs	r3, #1
 8009a58:	025b      	lsls	r3, r3, #9
 8009a5a:	b29b      	uxth	r3, r3
 8009a5c:	431a      	orrs	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	68db      	ldr	r3, [r3, #12]
 8009a62:	3b01      	subs	r3, #1
 8009a64:	041b      	lsls	r3, r3, #16
 8009a66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009a6a:	431a      	orrs	r2, r3
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	691b      	ldr	r3, [r3, #16]
 8009a70:	3b01      	subs	r3, #1
 8009a72:	061b      	lsls	r3, r3, #24
 8009a74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009a78:	4931      	ldr	r1, [pc, #196]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a7a:	4313      	orrs	r3, r2
 8009a7c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009a7e:	4b30      	ldr	r3, [pc, #192]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	695b      	ldr	r3, [r3, #20]
 8009a8a:	492d      	ldr	r1, [pc, #180]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009a90:	4b2b      	ldr	r3, [pc, #172]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a94:	f023 0220 	bic.w	r2, r3, #32
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	699b      	ldr	r3, [r3, #24]
 8009a9c:	4928      	ldr	r1, [pc, #160]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009a9e:	4313      	orrs	r3, r2
 8009aa0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009aa2:	4b27      	ldr	r3, [pc, #156]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aa6:	4a26      	ldr	r2, [pc, #152]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009aa8:	f023 0310 	bic.w	r3, r3, #16
 8009aac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009aae:	4b24      	ldr	r3, [pc, #144]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009ab0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ab2:	4b24      	ldr	r3, [pc, #144]	@ (8009b44 <RCCEx_PLL2_Config+0x160>)
 8009ab4:	4013      	ands	r3, r2
 8009ab6:	687a      	ldr	r2, [r7, #4]
 8009ab8:	69d2      	ldr	r2, [r2, #28]
 8009aba:	00d2      	lsls	r2, r2, #3
 8009abc:	4920      	ldr	r1, [pc, #128]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009ac8:	f043 0310 	orr.w	r3, r3, #16
 8009acc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d106      	bne.n	8009ae2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ad8:	4a19      	ldr	r2, [pc, #100]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009ada:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ade:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009ae0:	e00f      	b.n	8009b02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d106      	bne.n	8009af6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009ae8:	4b15      	ldr	r3, [pc, #84]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009aec:	4a14      	ldr	r2, [pc, #80]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009af2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009af4:	e005      	b.n	8009b02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009af6:	4b12      	ldr	r3, [pc, #72]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009afa:	4a11      	ldr	r2, [pc, #68]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009afc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009b00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009b02:	4b0f      	ldr	r3, [pc, #60]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a0e      	ldr	r2, [pc, #56]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009b08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009b0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b0e:	f7f7 ff0f 	bl	8001930 <HAL_GetTick>
 8009b12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b14:	e008      	b.n	8009b28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009b16:	f7f7 ff0b 	bl	8001930 <HAL_GetTick>
 8009b1a:	4602      	mov	r2, r0
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	1ad3      	subs	r3, r2, r3
 8009b20:	2b02      	cmp	r3, #2
 8009b22:	d901      	bls.n	8009b28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009b24:	2303      	movs	r3, #3
 8009b26:	e006      	b.n	8009b36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009b28:	4b05      	ldr	r3, [pc, #20]	@ (8009b40 <RCCEx_PLL2_Config+0x15c>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d0f0      	beq.n	8009b16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3710      	adds	r7, #16
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	bf00      	nop
 8009b40:	58024400 	.word	0x58024400
 8009b44:	ffff0007 	.word	0xffff0007

08009b48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009b52:	2300      	movs	r3, #0
 8009b54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009b56:	4b53      	ldr	r3, [pc, #332]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b5a:	f003 0303 	and.w	r3, r3, #3
 8009b5e:	2b03      	cmp	r3, #3
 8009b60:	d101      	bne.n	8009b66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009b62:	2301      	movs	r3, #1
 8009b64:	e099      	b.n	8009c9a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009b66:	4b4f      	ldr	r3, [pc, #316]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	4a4e      	ldr	r2, [pc, #312]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009b72:	f7f7 fedd 	bl	8001930 <HAL_GetTick>
 8009b76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b78:	e008      	b.n	8009b8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009b7a:	f7f7 fed9 	bl	8001930 <HAL_GetTick>
 8009b7e:	4602      	mov	r2, r0
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	2b02      	cmp	r3, #2
 8009b86:	d901      	bls.n	8009b8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009b88:	2303      	movs	r3, #3
 8009b8a:	e086      	b.n	8009c9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009b8c:	4b45      	ldr	r3, [pc, #276]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d1f0      	bne.n	8009b7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009b98:	4b42      	ldr	r3, [pc, #264]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b9c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	051b      	lsls	r3, r3, #20
 8009ba6:	493f      	ldr	r1, [pc, #252]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	628b      	str	r3, [r1, #40]	@ 0x28
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	685b      	ldr	r3, [r3, #4]
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	689b      	ldr	r3, [r3, #8]
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	025b      	lsls	r3, r3, #9
 8009bbe:	b29b      	uxth	r3, r3
 8009bc0:	431a      	orrs	r2, r3
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	3b01      	subs	r3, #1
 8009bc8:	041b      	lsls	r3, r3, #16
 8009bca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009bce:	431a      	orrs	r2, r3
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	691b      	ldr	r3, [r3, #16]
 8009bd4:	3b01      	subs	r3, #1
 8009bd6:	061b      	lsls	r3, r3, #24
 8009bd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009bdc:	4931      	ldr	r1, [pc, #196]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009bde:	4313      	orrs	r3, r2
 8009be0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009be2:	4b30      	ldr	r3, [pc, #192]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009be6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	695b      	ldr	r3, [r3, #20]
 8009bee:	492d      	ldr	r1, [pc, #180]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009bf0:	4313      	orrs	r3, r2
 8009bf2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bf8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	699b      	ldr	r3, [r3, #24]
 8009c00:	4928      	ldr	r1, [pc, #160]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c02:	4313      	orrs	r3, r2
 8009c04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009c06:	4b27      	ldr	r3, [pc, #156]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0a:	4a26      	ldr	r2, [pc, #152]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009c12:	4b24      	ldr	r3, [pc, #144]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c16:	4b24      	ldr	r3, [pc, #144]	@ (8009ca8 <RCCEx_PLL3_Config+0x160>)
 8009c18:	4013      	ands	r3, r2
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	69d2      	ldr	r2, [r2, #28]
 8009c1e:	00d2      	lsls	r2, r2, #3
 8009c20:	4920      	ldr	r1, [pc, #128]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c22:	4313      	orrs	r3, r2
 8009c24:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009c26:	4b1f      	ldr	r3, [pc, #124]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d106      	bne.n	8009c46 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009c38:	4b1a      	ldr	r3, [pc, #104]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3c:	4a19      	ldr	r2, [pc, #100]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009c42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009c44:	e00f      	b.n	8009c66 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009c46:	683b      	ldr	r3, [r7, #0]
 8009c48:	2b01      	cmp	r3, #1
 8009c4a:	d106      	bne.n	8009c5a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009c4c:	4b15      	ldr	r3, [pc, #84]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c50:	4a14      	ldr	r2, [pc, #80]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c52:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009c56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009c58:	e005      	b.n	8009c66 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009c5a:	4b12      	ldr	r3, [pc, #72]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c5e:	4a11      	ldr	r2, [pc, #68]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009c64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009c66:	4b0f      	ldr	r3, [pc, #60]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c72:	f7f7 fe5d 	bl	8001930 <HAL_GetTick>
 8009c76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c78:	e008      	b.n	8009c8c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009c7a:	f7f7 fe59 	bl	8001930 <HAL_GetTick>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	2b02      	cmp	r3, #2
 8009c86:	d901      	bls.n	8009c8c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e006      	b.n	8009c9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009c8c:	4b05      	ldr	r3, [pc, #20]	@ (8009ca4 <RCCEx_PLL3_Config+0x15c>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d0f0      	beq.n	8009c7a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c9a:	4618      	mov	r0, r3
 8009c9c:	3710      	adds	r7, #16
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	bd80      	pop	{r7, pc}
 8009ca2:	bf00      	nop
 8009ca4:	58024400 	.word	0x58024400
 8009ca8:	ffff0007 	.word	0xffff0007

08009cac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009cba:	2301      	movs	r3, #1
 8009cbc:	e042      	b.n	8009d44 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cc4:	2b00      	cmp	r3, #0
 8009cc6:	d106      	bne.n	8009cd6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f000 f83b 	bl	8009d4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	2224      	movs	r2, #36	@ 0x24
 8009cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	681a      	ldr	r2, [r3, #0]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f022 0201 	bic.w	r2, r2, #1
 8009cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fe28 	bl	800a94c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009cfc:	6878      	ldr	r0, [r7, #4]
 8009cfe:	f000 f8bd 	bl	8009e7c <UART_SetConfig>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d101      	bne.n	8009d0c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e01b      	b.n	8009d44 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	685a      	ldr	r2, [r3, #4]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	689a      	ldr	r2, [r3, #8]
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f042 0201 	orr.w	r2, r2, #1
 8009d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009d3c:	6878      	ldr	r0, [r7, #4]
 8009d3e:	f000 fea7 	bl	800aa90 <UART_CheckIdleState>
 8009d42:	4603      	mov	r3, r0
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3708      	adds	r7, #8
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}

08009d4c <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8009d54:	bf00      	nop
 8009d56:	370c      	adds	r7, #12
 8009d58:	46bd      	mov	sp, r7
 8009d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5e:	4770      	bx	lr

08009d60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b08a      	sub	sp, #40	@ 0x28
 8009d64:	af02      	add	r7, sp, #8
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	603b      	str	r3, [r7, #0]
 8009d6c:	4613      	mov	r3, r2
 8009d6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d76:	2b20      	cmp	r3, #32
 8009d78:	d17b      	bne.n	8009e72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009d7a:	68bb      	ldr	r3, [r7, #8]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d002      	beq.n	8009d86 <HAL_UART_Transmit+0x26>
 8009d80:	88fb      	ldrh	r3, [r7, #6]
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d101      	bne.n	8009d8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e074      	b.n	8009e74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2221      	movs	r2, #33	@ 0x21
 8009d96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009d9a:	f7f7 fdc9 	bl	8001930 <HAL_GetTick>
 8009d9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	88fa      	ldrh	r2, [r7, #6]
 8009da4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	88fa      	ldrh	r2, [r7, #6]
 8009dac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009db8:	d108      	bne.n	8009dcc <HAL_UART_Transmit+0x6c>
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	691b      	ldr	r3, [r3, #16]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d104      	bne.n	8009dcc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009dc6:	68bb      	ldr	r3, [r7, #8]
 8009dc8:	61bb      	str	r3, [r7, #24]
 8009dca:	e003      	b.n	8009dd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009dd4:	e030      	b.n	8009e38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	9300      	str	r3, [sp, #0]
 8009dda:	697b      	ldr	r3, [r7, #20]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	2180      	movs	r1, #128	@ 0x80
 8009de0:	68f8      	ldr	r0, [r7, #12]
 8009de2:	f000 feff 	bl	800abe4 <UART_WaitOnFlagUntilTimeout>
 8009de6:	4603      	mov	r3, r0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d005      	beq.n	8009df8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	2220      	movs	r2, #32
 8009df0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009df4:	2303      	movs	r3, #3
 8009df6:	e03d      	b.n	8009e74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009df8:	69fb      	ldr	r3, [r7, #28]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d10b      	bne.n	8009e16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009dfe:	69bb      	ldr	r3, [r7, #24]
 8009e00:	881b      	ldrh	r3, [r3, #0]
 8009e02:	461a      	mov	r2, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009e0c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	3302      	adds	r3, #2
 8009e12:	61bb      	str	r3, [r7, #24]
 8009e14:	e007      	b.n	8009e26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009e16:	69fb      	ldr	r3, [r7, #28]
 8009e18:	781a      	ldrb	r2, [r3, #0]
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	3301      	adds	r3, #1
 8009e24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e2c:	b29b      	uxth	r3, r3
 8009e2e:	3b01      	subs	r3, #1
 8009e30:	b29a      	uxth	r2, r3
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009e3e:	b29b      	uxth	r3, r3
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1c8      	bne.n	8009dd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	2200      	movs	r2, #0
 8009e4c:	2140      	movs	r1, #64	@ 0x40
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f000 fec8 	bl	800abe4 <UART_WaitOnFlagUntilTimeout>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d005      	beq.n	8009e66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	2220      	movs	r2, #32
 8009e5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009e62:	2303      	movs	r3, #3
 8009e64:	e006      	b.n	8009e74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	2220      	movs	r2, #32
 8009e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	e000      	b.n	8009e74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009e72:	2302      	movs	r3, #2
  }
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3720      	adds	r7, #32
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009e80:	b092      	sub	sp, #72	@ 0x48
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009e86:	2300      	movs	r3, #0
 8009e88:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	689a      	ldr	r2, [r3, #8]
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	691b      	ldr	r3, [r3, #16]
 8009e94:	431a      	orrs	r2, r3
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	695b      	ldr	r3, [r3, #20]
 8009e9a:	431a      	orrs	r2, r3
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	69db      	ldr	r3, [r3, #28]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ea4:	697b      	ldr	r3, [r7, #20]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	4bbe      	ldr	r3, [pc, #760]	@ (800a1a4 <UART_SetConfig+0x328>)
 8009eac:	4013      	ands	r3, r2
 8009eae:	697a      	ldr	r2, [r7, #20]
 8009eb0:	6812      	ldr	r2, [r2, #0]
 8009eb2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009eb4:	430b      	orrs	r3, r1
 8009eb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009eb8:	697b      	ldr	r3, [r7, #20]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009ec2:	697b      	ldr	r3, [r7, #20]
 8009ec4:	68da      	ldr	r2, [r3, #12]
 8009ec6:	697b      	ldr	r3, [r7, #20]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	430a      	orrs	r2, r1
 8009ecc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	699b      	ldr	r3, [r3, #24]
 8009ed2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4ab3      	ldr	r2, [pc, #716]	@ (800a1a8 <UART_SetConfig+0x32c>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d004      	beq.n	8009ee8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	6a1b      	ldr	r3, [r3, #32]
 8009ee2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ee4:	4313      	orrs	r3, r2
 8009ee6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ee8:	697b      	ldr	r3, [r7, #20]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	689a      	ldr	r2, [r3, #8]
 8009eee:	4baf      	ldr	r3, [pc, #700]	@ (800a1ac <UART_SetConfig+0x330>)
 8009ef0:	4013      	ands	r3, r2
 8009ef2:	697a      	ldr	r2, [r7, #20]
 8009ef4:	6812      	ldr	r2, [r2, #0]
 8009ef6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ef8:	430b      	orrs	r3, r1
 8009efa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f02:	f023 010f 	bic.w	r1, r3, #15
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4aa6      	ldr	r2, [pc, #664]	@ (800a1b0 <UART_SetConfig+0x334>)
 8009f18:	4293      	cmp	r3, r2
 8009f1a:	d177      	bne.n	800a00c <UART_SetConfig+0x190>
 8009f1c:	4ba5      	ldr	r3, [pc, #660]	@ (800a1b4 <UART_SetConfig+0x338>)
 8009f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009f24:	2b28      	cmp	r3, #40	@ 0x28
 8009f26:	d86d      	bhi.n	800a004 <UART_SetConfig+0x188>
 8009f28:	a201      	add	r2, pc, #4	@ (adr r2, 8009f30 <UART_SetConfig+0xb4>)
 8009f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f2e:	bf00      	nop
 8009f30:	08009fd5 	.word	0x08009fd5
 8009f34:	0800a005 	.word	0x0800a005
 8009f38:	0800a005 	.word	0x0800a005
 8009f3c:	0800a005 	.word	0x0800a005
 8009f40:	0800a005 	.word	0x0800a005
 8009f44:	0800a005 	.word	0x0800a005
 8009f48:	0800a005 	.word	0x0800a005
 8009f4c:	0800a005 	.word	0x0800a005
 8009f50:	08009fdd 	.word	0x08009fdd
 8009f54:	0800a005 	.word	0x0800a005
 8009f58:	0800a005 	.word	0x0800a005
 8009f5c:	0800a005 	.word	0x0800a005
 8009f60:	0800a005 	.word	0x0800a005
 8009f64:	0800a005 	.word	0x0800a005
 8009f68:	0800a005 	.word	0x0800a005
 8009f6c:	0800a005 	.word	0x0800a005
 8009f70:	08009fe5 	.word	0x08009fe5
 8009f74:	0800a005 	.word	0x0800a005
 8009f78:	0800a005 	.word	0x0800a005
 8009f7c:	0800a005 	.word	0x0800a005
 8009f80:	0800a005 	.word	0x0800a005
 8009f84:	0800a005 	.word	0x0800a005
 8009f88:	0800a005 	.word	0x0800a005
 8009f8c:	0800a005 	.word	0x0800a005
 8009f90:	08009fed 	.word	0x08009fed
 8009f94:	0800a005 	.word	0x0800a005
 8009f98:	0800a005 	.word	0x0800a005
 8009f9c:	0800a005 	.word	0x0800a005
 8009fa0:	0800a005 	.word	0x0800a005
 8009fa4:	0800a005 	.word	0x0800a005
 8009fa8:	0800a005 	.word	0x0800a005
 8009fac:	0800a005 	.word	0x0800a005
 8009fb0:	08009ff5 	.word	0x08009ff5
 8009fb4:	0800a005 	.word	0x0800a005
 8009fb8:	0800a005 	.word	0x0800a005
 8009fbc:	0800a005 	.word	0x0800a005
 8009fc0:	0800a005 	.word	0x0800a005
 8009fc4:	0800a005 	.word	0x0800a005
 8009fc8:	0800a005 	.word	0x0800a005
 8009fcc:	0800a005 	.word	0x0800a005
 8009fd0:	08009ffd 	.word	0x08009ffd
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fda:	e222      	b.n	800a422 <UART_SetConfig+0x5a6>
 8009fdc:	2304      	movs	r3, #4
 8009fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fe2:	e21e      	b.n	800a422 <UART_SetConfig+0x5a6>
 8009fe4:	2308      	movs	r3, #8
 8009fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fea:	e21a      	b.n	800a422 <UART_SetConfig+0x5a6>
 8009fec:	2310      	movs	r3, #16
 8009fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ff2:	e216      	b.n	800a422 <UART_SetConfig+0x5a6>
 8009ff4:	2320      	movs	r3, #32
 8009ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ffa:	e212      	b.n	800a422 <UART_SetConfig+0x5a6>
 8009ffc:	2340      	movs	r3, #64	@ 0x40
 8009ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a002:	e20e      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a004:	2380      	movs	r3, #128	@ 0x80
 800a006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a00a:	e20a      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a00c:	697b      	ldr	r3, [r7, #20]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a69      	ldr	r2, [pc, #420]	@ (800a1b8 <UART_SetConfig+0x33c>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d130      	bne.n	800a078 <UART_SetConfig+0x1fc>
 800a016:	4b67      	ldr	r3, [pc, #412]	@ (800a1b4 <UART_SetConfig+0x338>)
 800a018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a01a:	f003 0307 	and.w	r3, r3, #7
 800a01e:	2b05      	cmp	r3, #5
 800a020:	d826      	bhi.n	800a070 <UART_SetConfig+0x1f4>
 800a022:	a201      	add	r2, pc, #4	@ (adr r2, 800a028 <UART_SetConfig+0x1ac>)
 800a024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a028:	0800a041 	.word	0x0800a041
 800a02c:	0800a049 	.word	0x0800a049
 800a030:	0800a051 	.word	0x0800a051
 800a034:	0800a059 	.word	0x0800a059
 800a038:	0800a061 	.word	0x0800a061
 800a03c:	0800a069 	.word	0x0800a069
 800a040:	2300      	movs	r3, #0
 800a042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a046:	e1ec      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a048:	2304      	movs	r3, #4
 800a04a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a04e:	e1e8      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a050:	2308      	movs	r3, #8
 800a052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a056:	e1e4      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a058:	2310      	movs	r3, #16
 800a05a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a05e:	e1e0      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a060:	2320      	movs	r3, #32
 800a062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a066:	e1dc      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a068:	2340      	movs	r3, #64	@ 0x40
 800a06a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a06e:	e1d8      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a070:	2380      	movs	r3, #128	@ 0x80
 800a072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a076:	e1d4      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a078:	697b      	ldr	r3, [r7, #20]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a4f      	ldr	r2, [pc, #316]	@ (800a1bc <UART_SetConfig+0x340>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d130      	bne.n	800a0e4 <UART_SetConfig+0x268>
 800a082:	4b4c      	ldr	r3, [pc, #304]	@ (800a1b4 <UART_SetConfig+0x338>)
 800a084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a086:	f003 0307 	and.w	r3, r3, #7
 800a08a:	2b05      	cmp	r3, #5
 800a08c:	d826      	bhi.n	800a0dc <UART_SetConfig+0x260>
 800a08e:	a201      	add	r2, pc, #4	@ (adr r2, 800a094 <UART_SetConfig+0x218>)
 800a090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a094:	0800a0ad 	.word	0x0800a0ad
 800a098:	0800a0b5 	.word	0x0800a0b5
 800a09c:	0800a0bd 	.word	0x0800a0bd
 800a0a0:	0800a0c5 	.word	0x0800a0c5
 800a0a4:	0800a0cd 	.word	0x0800a0cd
 800a0a8:	0800a0d5 	.word	0x0800a0d5
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0b2:	e1b6      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0b4:	2304      	movs	r3, #4
 800a0b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ba:	e1b2      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0bc:	2308      	movs	r3, #8
 800a0be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0c2:	e1ae      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ca:	e1aa      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0cc:	2320      	movs	r3, #32
 800a0ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0d2:	e1a6      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0d4:	2340      	movs	r3, #64	@ 0x40
 800a0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0da:	e1a2      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0dc:	2380      	movs	r3, #128	@ 0x80
 800a0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0e2:	e19e      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a35      	ldr	r2, [pc, #212]	@ (800a1c0 <UART_SetConfig+0x344>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d130      	bne.n	800a150 <UART_SetConfig+0x2d4>
 800a0ee:	4b31      	ldr	r3, [pc, #196]	@ (800a1b4 <UART_SetConfig+0x338>)
 800a0f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a0f2:	f003 0307 	and.w	r3, r3, #7
 800a0f6:	2b05      	cmp	r3, #5
 800a0f8:	d826      	bhi.n	800a148 <UART_SetConfig+0x2cc>
 800a0fa:	a201      	add	r2, pc, #4	@ (adr r2, 800a100 <UART_SetConfig+0x284>)
 800a0fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a100:	0800a119 	.word	0x0800a119
 800a104:	0800a121 	.word	0x0800a121
 800a108:	0800a129 	.word	0x0800a129
 800a10c:	0800a131 	.word	0x0800a131
 800a110:	0800a139 	.word	0x0800a139
 800a114:	0800a141 	.word	0x0800a141
 800a118:	2300      	movs	r3, #0
 800a11a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a11e:	e180      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a120:	2304      	movs	r3, #4
 800a122:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a126:	e17c      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a128:	2308      	movs	r3, #8
 800a12a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a12e:	e178      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a130:	2310      	movs	r3, #16
 800a132:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a136:	e174      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a138:	2320      	movs	r3, #32
 800a13a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a13e:	e170      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a140:	2340      	movs	r3, #64	@ 0x40
 800a142:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a146:	e16c      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a148:	2380      	movs	r3, #128	@ 0x80
 800a14a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a14e:	e168      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a150:	697b      	ldr	r3, [r7, #20]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	4a1b      	ldr	r2, [pc, #108]	@ (800a1c4 <UART_SetConfig+0x348>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d142      	bne.n	800a1e0 <UART_SetConfig+0x364>
 800a15a:	4b16      	ldr	r3, [pc, #88]	@ (800a1b4 <UART_SetConfig+0x338>)
 800a15c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a15e:	f003 0307 	and.w	r3, r3, #7
 800a162:	2b05      	cmp	r3, #5
 800a164:	d838      	bhi.n	800a1d8 <UART_SetConfig+0x35c>
 800a166:	a201      	add	r2, pc, #4	@ (adr r2, 800a16c <UART_SetConfig+0x2f0>)
 800a168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a16c:	0800a185 	.word	0x0800a185
 800a170:	0800a18d 	.word	0x0800a18d
 800a174:	0800a195 	.word	0x0800a195
 800a178:	0800a19d 	.word	0x0800a19d
 800a17c:	0800a1c9 	.word	0x0800a1c9
 800a180:	0800a1d1 	.word	0x0800a1d1
 800a184:	2300      	movs	r3, #0
 800a186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a18a:	e14a      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a18c:	2304      	movs	r3, #4
 800a18e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a192:	e146      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a194:	2308      	movs	r3, #8
 800a196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a19a:	e142      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a19c:	2310      	movs	r3, #16
 800a19e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1a2:	e13e      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a1a4:	cfff69f3 	.word	0xcfff69f3
 800a1a8:	58000c00 	.word	0x58000c00
 800a1ac:	11fff4ff 	.word	0x11fff4ff
 800a1b0:	40011000 	.word	0x40011000
 800a1b4:	58024400 	.word	0x58024400
 800a1b8:	40004400 	.word	0x40004400
 800a1bc:	40004800 	.word	0x40004800
 800a1c0:	40004c00 	.word	0x40004c00
 800a1c4:	40005000 	.word	0x40005000
 800a1c8:	2320      	movs	r3, #32
 800a1ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1ce:	e128      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a1d0:	2340      	movs	r3, #64	@ 0x40
 800a1d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1d6:	e124      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a1d8:	2380      	movs	r3, #128	@ 0x80
 800a1da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a1de:	e120      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a1e0:	697b      	ldr	r3, [r7, #20]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	4acb      	ldr	r2, [pc, #812]	@ (800a514 <UART_SetConfig+0x698>)
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	d176      	bne.n	800a2d8 <UART_SetConfig+0x45c>
 800a1ea:	4bcb      	ldr	r3, [pc, #812]	@ (800a518 <UART_SetConfig+0x69c>)
 800a1ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a1ee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a1f2:	2b28      	cmp	r3, #40	@ 0x28
 800a1f4:	d86c      	bhi.n	800a2d0 <UART_SetConfig+0x454>
 800a1f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a1fc <UART_SetConfig+0x380>)
 800a1f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1fc:	0800a2a1 	.word	0x0800a2a1
 800a200:	0800a2d1 	.word	0x0800a2d1
 800a204:	0800a2d1 	.word	0x0800a2d1
 800a208:	0800a2d1 	.word	0x0800a2d1
 800a20c:	0800a2d1 	.word	0x0800a2d1
 800a210:	0800a2d1 	.word	0x0800a2d1
 800a214:	0800a2d1 	.word	0x0800a2d1
 800a218:	0800a2d1 	.word	0x0800a2d1
 800a21c:	0800a2a9 	.word	0x0800a2a9
 800a220:	0800a2d1 	.word	0x0800a2d1
 800a224:	0800a2d1 	.word	0x0800a2d1
 800a228:	0800a2d1 	.word	0x0800a2d1
 800a22c:	0800a2d1 	.word	0x0800a2d1
 800a230:	0800a2d1 	.word	0x0800a2d1
 800a234:	0800a2d1 	.word	0x0800a2d1
 800a238:	0800a2d1 	.word	0x0800a2d1
 800a23c:	0800a2b1 	.word	0x0800a2b1
 800a240:	0800a2d1 	.word	0x0800a2d1
 800a244:	0800a2d1 	.word	0x0800a2d1
 800a248:	0800a2d1 	.word	0x0800a2d1
 800a24c:	0800a2d1 	.word	0x0800a2d1
 800a250:	0800a2d1 	.word	0x0800a2d1
 800a254:	0800a2d1 	.word	0x0800a2d1
 800a258:	0800a2d1 	.word	0x0800a2d1
 800a25c:	0800a2b9 	.word	0x0800a2b9
 800a260:	0800a2d1 	.word	0x0800a2d1
 800a264:	0800a2d1 	.word	0x0800a2d1
 800a268:	0800a2d1 	.word	0x0800a2d1
 800a26c:	0800a2d1 	.word	0x0800a2d1
 800a270:	0800a2d1 	.word	0x0800a2d1
 800a274:	0800a2d1 	.word	0x0800a2d1
 800a278:	0800a2d1 	.word	0x0800a2d1
 800a27c:	0800a2c1 	.word	0x0800a2c1
 800a280:	0800a2d1 	.word	0x0800a2d1
 800a284:	0800a2d1 	.word	0x0800a2d1
 800a288:	0800a2d1 	.word	0x0800a2d1
 800a28c:	0800a2d1 	.word	0x0800a2d1
 800a290:	0800a2d1 	.word	0x0800a2d1
 800a294:	0800a2d1 	.word	0x0800a2d1
 800a298:	0800a2d1 	.word	0x0800a2d1
 800a29c:	0800a2c9 	.word	0x0800a2c9
 800a2a0:	2301      	movs	r3, #1
 800a2a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2a6:	e0bc      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2a8:	2304      	movs	r3, #4
 800a2aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ae:	e0b8      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2b0:	2308      	movs	r3, #8
 800a2b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2b6:	e0b4      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2b8:	2310      	movs	r3, #16
 800a2ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2be:	e0b0      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2c0:	2320      	movs	r3, #32
 800a2c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2c6:	e0ac      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2c8:	2340      	movs	r3, #64	@ 0x40
 800a2ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2ce:	e0a8      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2d0:	2380      	movs	r3, #128	@ 0x80
 800a2d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a2d6:	e0a4      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	4a8f      	ldr	r2, [pc, #572]	@ (800a51c <UART_SetConfig+0x6a0>)
 800a2de:	4293      	cmp	r3, r2
 800a2e0:	d130      	bne.n	800a344 <UART_SetConfig+0x4c8>
 800a2e2:	4b8d      	ldr	r3, [pc, #564]	@ (800a518 <UART_SetConfig+0x69c>)
 800a2e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a2e6:	f003 0307 	and.w	r3, r3, #7
 800a2ea:	2b05      	cmp	r3, #5
 800a2ec:	d826      	bhi.n	800a33c <UART_SetConfig+0x4c0>
 800a2ee:	a201      	add	r2, pc, #4	@ (adr r2, 800a2f4 <UART_SetConfig+0x478>)
 800a2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2f4:	0800a30d 	.word	0x0800a30d
 800a2f8:	0800a315 	.word	0x0800a315
 800a2fc:	0800a31d 	.word	0x0800a31d
 800a300:	0800a325 	.word	0x0800a325
 800a304:	0800a32d 	.word	0x0800a32d
 800a308:	0800a335 	.word	0x0800a335
 800a30c:	2300      	movs	r3, #0
 800a30e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a312:	e086      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a314:	2304      	movs	r3, #4
 800a316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a31a:	e082      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a31c:	2308      	movs	r3, #8
 800a31e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a322:	e07e      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a324:	2310      	movs	r3, #16
 800a326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a32a:	e07a      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a32c:	2320      	movs	r3, #32
 800a32e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a332:	e076      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a334:	2340      	movs	r3, #64	@ 0x40
 800a336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a33a:	e072      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a33c:	2380      	movs	r3, #128	@ 0x80
 800a33e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a342:	e06e      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	4a75      	ldr	r2, [pc, #468]	@ (800a520 <UART_SetConfig+0x6a4>)
 800a34a:	4293      	cmp	r3, r2
 800a34c:	d130      	bne.n	800a3b0 <UART_SetConfig+0x534>
 800a34e:	4b72      	ldr	r3, [pc, #456]	@ (800a518 <UART_SetConfig+0x69c>)
 800a350:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a352:	f003 0307 	and.w	r3, r3, #7
 800a356:	2b05      	cmp	r3, #5
 800a358:	d826      	bhi.n	800a3a8 <UART_SetConfig+0x52c>
 800a35a:	a201      	add	r2, pc, #4	@ (adr r2, 800a360 <UART_SetConfig+0x4e4>)
 800a35c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a360:	0800a379 	.word	0x0800a379
 800a364:	0800a381 	.word	0x0800a381
 800a368:	0800a389 	.word	0x0800a389
 800a36c:	0800a391 	.word	0x0800a391
 800a370:	0800a399 	.word	0x0800a399
 800a374:	0800a3a1 	.word	0x0800a3a1
 800a378:	2300      	movs	r3, #0
 800a37a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a37e:	e050      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a380:	2304      	movs	r3, #4
 800a382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a386:	e04c      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a388:	2308      	movs	r3, #8
 800a38a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a38e:	e048      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a390:	2310      	movs	r3, #16
 800a392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a396:	e044      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a398:	2320      	movs	r3, #32
 800a39a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a39e:	e040      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a3a0:	2340      	movs	r3, #64	@ 0x40
 800a3a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3a6:	e03c      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a3a8:	2380      	movs	r3, #128	@ 0x80
 800a3aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3ae:	e038      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	4a5b      	ldr	r2, [pc, #364]	@ (800a524 <UART_SetConfig+0x6a8>)
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d130      	bne.n	800a41c <UART_SetConfig+0x5a0>
 800a3ba:	4b57      	ldr	r3, [pc, #348]	@ (800a518 <UART_SetConfig+0x69c>)
 800a3bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a3be:	f003 0307 	and.w	r3, r3, #7
 800a3c2:	2b05      	cmp	r3, #5
 800a3c4:	d826      	bhi.n	800a414 <UART_SetConfig+0x598>
 800a3c6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3cc <UART_SetConfig+0x550>)
 800a3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3cc:	0800a3e5 	.word	0x0800a3e5
 800a3d0:	0800a3ed 	.word	0x0800a3ed
 800a3d4:	0800a3f5 	.word	0x0800a3f5
 800a3d8:	0800a3fd 	.word	0x0800a3fd
 800a3dc:	0800a405 	.word	0x0800a405
 800a3e0:	0800a40d 	.word	0x0800a40d
 800a3e4:	2302      	movs	r3, #2
 800a3e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3ea:	e01a      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a3ec:	2304      	movs	r3, #4
 800a3ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3f2:	e016      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a3f4:	2308      	movs	r3, #8
 800a3f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a3fa:	e012      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a3fc:	2310      	movs	r3, #16
 800a3fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a402:	e00e      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a404:	2320      	movs	r3, #32
 800a406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a40a:	e00a      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a40c:	2340      	movs	r3, #64	@ 0x40
 800a40e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a412:	e006      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a414:	2380      	movs	r3, #128	@ 0x80
 800a416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a41a:	e002      	b.n	800a422 <UART_SetConfig+0x5a6>
 800a41c:	2380      	movs	r3, #128	@ 0x80
 800a41e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	4a3f      	ldr	r2, [pc, #252]	@ (800a524 <UART_SetConfig+0x6a8>)
 800a428:	4293      	cmp	r3, r2
 800a42a:	f040 80f8 	bne.w	800a61e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a42e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a432:	2b20      	cmp	r3, #32
 800a434:	dc46      	bgt.n	800a4c4 <UART_SetConfig+0x648>
 800a436:	2b02      	cmp	r3, #2
 800a438:	f2c0 8082 	blt.w	800a540 <UART_SetConfig+0x6c4>
 800a43c:	3b02      	subs	r3, #2
 800a43e:	2b1e      	cmp	r3, #30
 800a440:	d87e      	bhi.n	800a540 <UART_SetConfig+0x6c4>
 800a442:	a201      	add	r2, pc, #4	@ (adr r2, 800a448 <UART_SetConfig+0x5cc>)
 800a444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a448:	0800a4cb 	.word	0x0800a4cb
 800a44c:	0800a541 	.word	0x0800a541
 800a450:	0800a4d3 	.word	0x0800a4d3
 800a454:	0800a541 	.word	0x0800a541
 800a458:	0800a541 	.word	0x0800a541
 800a45c:	0800a541 	.word	0x0800a541
 800a460:	0800a4e3 	.word	0x0800a4e3
 800a464:	0800a541 	.word	0x0800a541
 800a468:	0800a541 	.word	0x0800a541
 800a46c:	0800a541 	.word	0x0800a541
 800a470:	0800a541 	.word	0x0800a541
 800a474:	0800a541 	.word	0x0800a541
 800a478:	0800a541 	.word	0x0800a541
 800a47c:	0800a541 	.word	0x0800a541
 800a480:	0800a4f3 	.word	0x0800a4f3
 800a484:	0800a541 	.word	0x0800a541
 800a488:	0800a541 	.word	0x0800a541
 800a48c:	0800a541 	.word	0x0800a541
 800a490:	0800a541 	.word	0x0800a541
 800a494:	0800a541 	.word	0x0800a541
 800a498:	0800a541 	.word	0x0800a541
 800a49c:	0800a541 	.word	0x0800a541
 800a4a0:	0800a541 	.word	0x0800a541
 800a4a4:	0800a541 	.word	0x0800a541
 800a4a8:	0800a541 	.word	0x0800a541
 800a4ac:	0800a541 	.word	0x0800a541
 800a4b0:	0800a541 	.word	0x0800a541
 800a4b4:	0800a541 	.word	0x0800a541
 800a4b8:	0800a541 	.word	0x0800a541
 800a4bc:	0800a541 	.word	0x0800a541
 800a4c0:	0800a533 	.word	0x0800a533
 800a4c4:	2b40      	cmp	r3, #64	@ 0x40
 800a4c6:	d037      	beq.n	800a538 <UART_SetConfig+0x6bc>
 800a4c8:	e03a      	b.n	800a540 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a4ca:	f7fe fe7b 	bl	80091c4 <HAL_RCCEx_GetD3PCLK1Freq>
 800a4ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a4d0:	e03c      	b.n	800a54c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a4d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	f7fe fe8a 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a4dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4e0:	e034      	b.n	800a54c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a4e2:	f107 0318 	add.w	r3, r7, #24
 800a4e6:	4618      	mov	r0, r3
 800a4e8:	f7fe ffd6 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a4ec:	69fb      	ldr	r3, [r7, #28]
 800a4ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a4f0:	e02c      	b.n	800a54c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a4f2:	4b09      	ldr	r3, [pc, #36]	@ (800a518 <UART_SetConfig+0x69c>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f003 0320 	and.w	r3, r3, #32
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d016      	beq.n	800a52c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a4fe:	4b06      	ldr	r3, [pc, #24]	@ (800a518 <UART_SetConfig+0x69c>)
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	08db      	lsrs	r3, r3, #3
 800a504:	f003 0303 	and.w	r3, r3, #3
 800a508:	4a07      	ldr	r2, [pc, #28]	@ (800a528 <UART_SetConfig+0x6ac>)
 800a50a:	fa22 f303 	lsr.w	r3, r2, r3
 800a50e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a510:	e01c      	b.n	800a54c <UART_SetConfig+0x6d0>
 800a512:	bf00      	nop
 800a514:	40011400 	.word	0x40011400
 800a518:	58024400 	.word	0x58024400
 800a51c:	40007800 	.word	0x40007800
 800a520:	40007c00 	.word	0x40007c00
 800a524:	58000c00 	.word	0x58000c00
 800a528:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a52c:	4b9d      	ldr	r3, [pc, #628]	@ (800a7a4 <UART_SetConfig+0x928>)
 800a52e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a530:	e00c      	b.n	800a54c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a532:	4b9d      	ldr	r3, [pc, #628]	@ (800a7a8 <UART_SetConfig+0x92c>)
 800a534:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a536:	e009      	b.n	800a54c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a538:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a53c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a53e:	e005      	b.n	800a54c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a540:	2300      	movs	r3, #0
 800a542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a544:	2301      	movs	r3, #1
 800a546:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a54a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a54c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f000 81de 	beq.w	800a910 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a558:	4a94      	ldr	r2, [pc, #592]	@ (800a7ac <UART_SetConfig+0x930>)
 800a55a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a55e:	461a      	mov	r2, r3
 800a560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a562:	fbb3 f3f2 	udiv	r3, r3, r2
 800a566:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a568:	697b      	ldr	r3, [r7, #20]
 800a56a:	685a      	ldr	r2, [r3, #4]
 800a56c:	4613      	mov	r3, r2
 800a56e:	005b      	lsls	r3, r3, #1
 800a570:	4413      	add	r3, r2
 800a572:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a574:	429a      	cmp	r2, r3
 800a576:	d305      	bcc.n	800a584 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a578:	697b      	ldr	r3, [r7, #20]
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a57e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a580:	429a      	cmp	r2, r3
 800a582:	d903      	bls.n	800a58c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a58a:	e1c1      	b.n	800a910 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a58c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a58e:	2200      	movs	r2, #0
 800a590:	60bb      	str	r3, [r7, #8]
 800a592:	60fa      	str	r2, [r7, #12]
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a598:	4a84      	ldr	r2, [pc, #528]	@ (800a7ac <UART_SetConfig+0x930>)
 800a59a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a59e:	b29b      	uxth	r3, r3
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	603b      	str	r3, [r7, #0]
 800a5a4:	607a      	str	r2, [r7, #4]
 800a5a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a5aa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a5ae:	f7f5 fee7 	bl	8000380 <__aeabi_uldivmod>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	4610      	mov	r0, r2
 800a5b8:	4619      	mov	r1, r3
 800a5ba:	f04f 0200 	mov.w	r2, #0
 800a5be:	f04f 0300 	mov.w	r3, #0
 800a5c2:	020b      	lsls	r3, r1, #8
 800a5c4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a5c8:	0202      	lsls	r2, r0, #8
 800a5ca:	6979      	ldr	r1, [r7, #20]
 800a5cc:	6849      	ldr	r1, [r1, #4]
 800a5ce:	0849      	lsrs	r1, r1, #1
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	460c      	mov	r4, r1
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	eb12 0804 	adds.w	r8, r2, r4
 800a5da:	eb43 0905 	adc.w	r9, r3, r5
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	469a      	mov	sl, r3
 800a5e6:	4693      	mov	fp, r2
 800a5e8:	4652      	mov	r2, sl
 800a5ea:	465b      	mov	r3, fp
 800a5ec:	4640      	mov	r0, r8
 800a5ee:	4649      	mov	r1, r9
 800a5f0:	f7f5 fec6 	bl	8000380 <__aeabi_uldivmod>
 800a5f4:	4602      	mov	r2, r0
 800a5f6:	460b      	mov	r3, r1
 800a5f8:	4613      	mov	r3, r2
 800a5fa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a5fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a602:	d308      	bcc.n	800a616 <UART_SetConfig+0x79a>
 800a604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a606:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a60a:	d204      	bcs.n	800a616 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a60c:	697b      	ldr	r3, [r7, #20]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a612:	60da      	str	r2, [r3, #12]
 800a614:	e17c      	b.n	800a910 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a616:	2301      	movs	r3, #1
 800a618:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a61c:	e178      	b.n	800a910 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	69db      	ldr	r3, [r3, #28]
 800a622:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a626:	f040 80c5 	bne.w	800a7b4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a62a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a62e:	2b20      	cmp	r3, #32
 800a630:	dc48      	bgt.n	800a6c4 <UART_SetConfig+0x848>
 800a632:	2b00      	cmp	r3, #0
 800a634:	db7b      	blt.n	800a72e <UART_SetConfig+0x8b2>
 800a636:	2b20      	cmp	r3, #32
 800a638:	d879      	bhi.n	800a72e <UART_SetConfig+0x8b2>
 800a63a:	a201      	add	r2, pc, #4	@ (adr r2, 800a640 <UART_SetConfig+0x7c4>)
 800a63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a640:	0800a6cb 	.word	0x0800a6cb
 800a644:	0800a6d3 	.word	0x0800a6d3
 800a648:	0800a72f 	.word	0x0800a72f
 800a64c:	0800a72f 	.word	0x0800a72f
 800a650:	0800a6db 	.word	0x0800a6db
 800a654:	0800a72f 	.word	0x0800a72f
 800a658:	0800a72f 	.word	0x0800a72f
 800a65c:	0800a72f 	.word	0x0800a72f
 800a660:	0800a6eb 	.word	0x0800a6eb
 800a664:	0800a72f 	.word	0x0800a72f
 800a668:	0800a72f 	.word	0x0800a72f
 800a66c:	0800a72f 	.word	0x0800a72f
 800a670:	0800a72f 	.word	0x0800a72f
 800a674:	0800a72f 	.word	0x0800a72f
 800a678:	0800a72f 	.word	0x0800a72f
 800a67c:	0800a72f 	.word	0x0800a72f
 800a680:	0800a6fb 	.word	0x0800a6fb
 800a684:	0800a72f 	.word	0x0800a72f
 800a688:	0800a72f 	.word	0x0800a72f
 800a68c:	0800a72f 	.word	0x0800a72f
 800a690:	0800a72f 	.word	0x0800a72f
 800a694:	0800a72f 	.word	0x0800a72f
 800a698:	0800a72f 	.word	0x0800a72f
 800a69c:	0800a72f 	.word	0x0800a72f
 800a6a0:	0800a72f 	.word	0x0800a72f
 800a6a4:	0800a72f 	.word	0x0800a72f
 800a6a8:	0800a72f 	.word	0x0800a72f
 800a6ac:	0800a72f 	.word	0x0800a72f
 800a6b0:	0800a72f 	.word	0x0800a72f
 800a6b4:	0800a72f 	.word	0x0800a72f
 800a6b8:	0800a72f 	.word	0x0800a72f
 800a6bc:	0800a72f 	.word	0x0800a72f
 800a6c0:	0800a721 	.word	0x0800a721
 800a6c4:	2b40      	cmp	r3, #64	@ 0x40
 800a6c6:	d02e      	beq.n	800a726 <UART_SetConfig+0x8aa>
 800a6c8:	e031      	b.n	800a72e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a6ca:	f7fc fdc5 	bl	8007258 <HAL_RCC_GetPCLK1Freq>
 800a6ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a6d0:	e033      	b.n	800a73a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a6d2:	f7fc fdd7 	bl	8007284 <HAL_RCC_GetPCLK2Freq>
 800a6d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a6d8:	e02f      	b.n	800a73a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a6de:	4618      	mov	r0, r3
 800a6e0:	f7fe fd86 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a6e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6e8:	e027      	b.n	800a73a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a6ea:	f107 0318 	add.w	r3, r7, #24
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f7fe fed2 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a6f4:	69fb      	ldr	r3, [r7, #28]
 800a6f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a6f8:	e01f      	b.n	800a73a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a6fa:	4b2d      	ldr	r3, [pc, #180]	@ (800a7b0 <UART_SetConfig+0x934>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f003 0320 	and.w	r3, r3, #32
 800a702:	2b00      	cmp	r3, #0
 800a704:	d009      	beq.n	800a71a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a706:	4b2a      	ldr	r3, [pc, #168]	@ (800a7b0 <UART_SetConfig+0x934>)
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	08db      	lsrs	r3, r3, #3
 800a70c:	f003 0303 	and.w	r3, r3, #3
 800a710:	4a24      	ldr	r2, [pc, #144]	@ (800a7a4 <UART_SetConfig+0x928>)
 800a712:	fa22 f303 	lsr.w	r3, r2, r3
 800a716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a718:	e00f      	b.n	800a73a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a71a:	4b22      	ldr	r3, [pc, #136]	@ (800a7a4 <UART_SetConfig+0x928>)
 800a71c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a71e:	e00c      	b.n	800a73a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a720:	4b21      	ldr	r3, [pc, #132]	@ (800a7a8 <UART_SetConfig+0x92c>)
 800a722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a724:	e009      	b.n	800a73a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a726:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a72a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a72c:	e005      	b.n	800a73a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a72e:	2300      	movs	r3, #0
 800a730:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a732:	2301      	movs	r3, #1
 800a734:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a738:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a73a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	f000 80e7 	beq.w	800a910 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a746:	4a19      	ldr	r2, [pc, #100]	@ (800a7ac <UART_SetConfig+0x930>)
 800a748:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a74c:	461a      	mov	r2, r3
 800a74e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a750:	fbb3 f3f2 	udiv	r3, r3, r2
 800a754:	005a      	lsls	r2, r3, #1
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	685b      	ldr	r3, [r3, #4]
 800a75a:	085b      	lsrs	r3, r3, #1
 800a75c:	441a      	add	r2, r3
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	fbb2 f3f3 	udiv	r3, r2, r3
 800a766:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a76a:	2b0f      	cmp	r3, #15
 800a76c:	d916      	bls.n	800a79c <UART_SetConfig+0x920>
 800a76e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a774:	d212      	bcs.n	800a79c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a778:	b29b      	uxth	r3, r3
 800a77a:	f023 030f 	bic.w	r3, r3, #15
 800a77e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a782:	085b      	lsrs	r3, r3, #1
 800a784:	b29b      	uxth	r3, r3
 800a786:	f003 0307 	and.w	r3, r3, #7
 800a78a:	b29a      	uxth	r2, r3
 800a78c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a78e:	4313      	orrs	r3, r2
 800a790:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a792:	697b      	ldr	r3, [r7, #20]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a798:	60da      	str	r2, [r3, #12]
 800a79a:	e0b9      	b.n	800a910 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a79c:	2301      	movs	r3, #1
 800a79e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a7a2:	e0b5      	b.n	800a910 <UART_SetConfig+0xa94>
 800a7a4:	03d09000 	.word	0x03d09000
 800a7a8:	003d0900 	.word	0x003d0900
 800a7ac:	0800bc40 	.word	0x0800bc40
 800a7b0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a7b4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a7b8:	2b20      	cmp	r3, #32
 800a7ba:	dc49      	bgt.n	800a850 <UART_SetConfig+0x9d4>
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	db7c      	blt.n	800a8ba <UART_SetConfig+0xa3e>
 800a7c0:	2b20      	cmp	r3, #32
 800a7c2:	d87a      	bhi.n	800a8ba <UART_SetConfig+0xa3e>
 800a7c4:	a201      	add	r2, pc, #4	@ (adr r2, 800a7cc <UART_SetConfig+0x950>)
 800a7c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7ca:	bf00      	nop
 800a7cc:	0800a857 	.word	0x0800a857
 800a7d0:	0800a85f 	.word	0x0800a85f
 800a7d4:	0800a8bb 	.word	0x0800a8bb
 800a7d8:	0800a8bb 	.word	0x0800a8bb
 800a7dc:	0800a867 	.word	0x0800a867
 800a7e0:	0800a8bb 	.word	0x0800a8bb
 800a7e4:	0800a8bb 	.word	0x0800a8bb
 800a7e8:	0800a8bb 	.word	0x0800a8bb
 800a7ec:	0800a877 	.word	0x0800a877
 800a7f0:	0800a8bb 	.word	0x0800a8bb
 800a7f4:	0800a8bb 	.word	0x0800a8bb
 800a7f8:	0800a8bb 	.word	0x0800a8bb
 800a7fc:	0800a8bb 	.word	0x0800a8bb
 800a800:	0800a8bb 	.word	0x0800a8bb
 800a804:	0800a8bb 	.word	0x0800a8bb
 800a808:	0800a8bb 	.word	0x0800a8bb
 800a80c:	0800a887 	.word	0x0800a887
 800a810:	0800a8bb 	.word	0x0800a8bb
 800a814:	0800a8bb 	.word	0x0800a8bb
 800a818:	0800a8bb 	.word	0x0800a8bb
 800a81c:	0800a8bb 	.word	0x0800a8bb
 800a820:	0800a8bb 	.word	0x0800a8bb
 800a824:	0800a8bb 	.word	0x0800a8bb
 800a828:	0800a8bb 	.word	0x0800a8bb
 800a82c:	0800a8bb 	.word	0x0800a8bb
 800a830:	0800a8bb 	.word	0x0800a8bb
 800a834:	0800a8bb 	.word	0x0800a8bb
 800a838:	0800a8bb 	.word	0x0800a8bb
 800a83c:	0800a8bb 	.word	0x0800a8bb
 800a840:	0800a8bb 	.word	0x0800a8bb
 800a844:	0800a8bb 	.word	0x0800a8bb
 800a848:	0800a8bb 	.word	0x0800a8bb
 800a84c:	0800a8ad 	.word	0x0800a8ad
 800a850:	2b40      	cmp	r3, #64	@ 0x40
 800a852:	d02e      	beq.n	800a8b2 <UART_SetConfig+0xa36>
 800a854:	e031      	b.n	800a8ba <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a856:	f7fc fcff 	bl	8007258 <HAL_RCC_GetPCLK1Freq>
 800a85a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a85c:	e033      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a85e:	f7fc fd11 	bl	8007284 <HAL_RCC_GetPCLK2Freq>
 800a862:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a864:	e02f      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a866:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7fe fcc0 	bl	80091f0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a874:	e027      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a876:	f107 0318 	add.w	r3, r7, #24
 800a87a:	4618      	mov	r0, r3
 800a87c:	f7fe fe0c 	bl	8009498 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a880:	69fb      	ldr	r3, [r7, #28]
 800a882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a884:	e01f      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a886:	4b2d      	ldr	r3, [pc, #180]	@ (800a93c <UART_SetConfig+0xac0>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f003 0320 	and.w	r3, r3, #32
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d009      	beq.n	800a8a6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a892:	4b2a      	ldr	r3, [pc, #168]	@ (800a93c <UART_SetConfig+0xac0>)
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	08db      	lsrs	r3, r3, #3
 800a898:	f003 0303 	and.w	r3, r3, #3
 800a89c:	4a28      	ldr	r2, [pc, #160]	@ (800a940 <UART_SetConfig+0xac4>)
 800a89e:	fa22 f303 	lsr.w	r3, r2, r3
 800a8a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a8a4:	e00f      	b.n	800a8c6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a8a6:	4b26      	ldr	r3, [pc, #152]	@ (800a940 <UART_SetConfig+0xac4>)
 800a8a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8aa:	e00c      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a8ac:	4b25      	ldr	r3, [pc, #148]	@ (800a944 <UART_SetConfig+0xac8>)
 800a8ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8b0:	e009      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a8b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a8b8:	e005      	b.n	800a8c6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a8be:	2301      	movs	r3, #1
 800a8c0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a8c4:	bf00      	nop
    }

    if (pclk != 0U)
 800a8c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d021      	beq.n	800a910 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8d0:	4a1d      	ldr	r2, [pc, #116]	@ (800a948 <UART_SetConfig+0xacc>)
 800a8d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a8da:	fbb3 f2f2 	udiv	r2, r3, r2
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	685b      	ldr	r3, [r3, #4]
 800a8e2:	085b      	lsrs	r3, r3, #1
 800a8e4:	441a      	add	r2, r3
 800a8e6:	697b      	ldr	r3, [r7, #20]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8ee:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a8f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f2:	2b0f      	cmp	r3, #15
 800a8f4:	d909      	bls.n	800a90a <UART_SetConfig+0xa8e>
 800a8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a8fc:	d205      	bcs.n	800a90a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a8fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a900:	b29a      	uxth	r2, r3
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	60da      	str	r2, [r3, #12]
 800a908:	e002      	b.n	800a910 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a90a:	2301      	movs	r3, #1
 800a90c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	2201      	movs	r2, #1
 800a914:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	2201      	movs	r2, #1
 800a91c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	2200      	movs	r2, #0
 800a924:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	2200      	movs	r2, #0
 800a92a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a92c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a930:	4618      	mov	r0, r3
 800a932:	3748      	adds	r7, #72	@ 0x48
 800a934:	46bd      	mov	sp, r7
 800a936:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a93a:	bf00      	nop
 800a93c:	58024400 	.word	0x58024400
 800a940:	03d09000 	.word	0x03d09000
 800a944:	003d0900 	.word	0x003d0900
 800a948:	0800bc40 	.word	0x0800bc40

0800a94c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b083      	sub	sp, #12
 800a950:	af00      	add	r7, sp, #0
 800a952:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a958:	f003 0308 	and.w	r3, r3, #8
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d00a      	beq.n	800a976 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	430a      	orrs	r2, r1
 800a974:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a97a:	f003 0301 	and.w	r3, r3, #1
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d00a      	beq.n	800a998 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	430a      	orrs	r2, r1
 800a996:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a99c:	f003 0302 	and.w	r3, r3, #2
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d00a      	beq.n	800a9ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	685b      	ldr	r3, [r3, #4]
 800a9aa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	430a      	orrs	r2, r1
 800a9b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9be:	f003 0304 	and.w	r3, r3, #4
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00a      	beq.n	800a9dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	685b      	ldr	r3, [r3, #4]
 800a9cc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	430a      	orrs	r2, r1
 800a9da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a9e0:	f003 0310 	and.w	r3, r3, #16
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00a      	beq.n	800a9fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	430a      	orrs	r2, r1
 800a9fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa02:	f003 0320 	and.w	r3, r3, #32
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d00a      	beq.n	800aa20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	430a      	orrs	r2, r1
 800aa1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d01a      	beq.n	800aa62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	430a      	orrs	r2, r1
 800aa40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa46:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800aa4a:	d10a      	bne.n	800aa62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	685b      	ldr	r3, [r3, #4]
 800aa52:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	430a      	orrs	r2, r1
 800aa60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d00a      	beq.n	800aa84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	685b      	ldr	r3, [r3, #4]
 800aa74:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	430a      	orrs	r2, r1
 800aa82:	605a      	str	r2, [r3, #4]
  }
}
 800aa84:	bf00      	nop
 800aa86:	370c      	adds	r7, #12
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b098      	sub	sp, #96	@ 0x60
 800aa94:	af02      	add	r7, sp, #8
 800aa96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aaa0:	f7f6 ff46 	bl	8001930 <HAL_GetTick>
 800aaa4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	f003 0308 	and.w	r3, r3, #8
 800aab0:	2b08      	cmp	r3, #8
 800aab2:	d12f      	bne.n	800ab14 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aab4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800aab8:	9300      	str	r3, [sp, #0]
 800aaba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aabc:	2200      	movs	r2, #0
 800aabe:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800aac2:	6878      	ldr	r0, [r7, #4]
 800aac4:	f000 f88e 	bl	800abe4 <UART_WaitOnFlagUntilTimeout>
 800aac8:	4603      	mov	r3, r0
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d022      	beq.n	800ab14 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aad6:	e853 3f00 	ldrex	r3, [r3]
 800aada:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800aadc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aade:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aae2:	653b      	str	r3, [r7, #80]	@ 0x50
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	461a      	mov	r2, r3
 800aaea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aaec:	647b      	str	r3, [r7, #68]	@ 0x44
 800aaee:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaf0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800aaf2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800aaf4:	e841 2300 	strex	r3, r2, [r1]
 800aaf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800aafa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d1e6      	bne.n	800aace <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2220      	movs	r2, #32
 800ab04:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab10:	2303      	movs	r3, #3
 800ab12:	e063      	b.n	800abdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	f003 0304 	and.w	r3, r3, #4
 800ab1e:	2b04      	cmp	r3, #4
 800ab20:	d149      	bne.n	800abb6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab22:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ab30:	6878      	ldr	r0, [r7, #4]
 800ab32:	f000 f857 	bl	800abe4 <UART_WaitOnFlagUntilTimeout>
 800ab36:	4603      	mov	r3, r0
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d03c      	beq.n	800abb6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab44:	e853 3f00 	ldrex	r3, [r3]
 800ab48:	623b      	str	r3, [r7, #32]
   return(result);
 800ab4a:	6a3b      	ldr	r3, [r7, #32]
 800ab4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ab50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	461a      	mov	r2, r3
 800ab58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ab5a:	633b      	str	r3, [r7, #48]	@ 0x30
 800ab5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ab60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ab62:	e841 2300 	strex	r3, r2, [r1]
 800ab66:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ab68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d1e6      	bne.n	800ab3c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	3308      	adds	r3, #8
 800ab74:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab76:	693b      	ldr	r3, [r7, #16]
 800ab78:	e853 3f00 	ldrex	r3, [r3]
 800ab7c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	f023 0301 	bic.w	r3, r3, #1
 800ab84:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	3308      	adds	r3, #8
 800ab8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ab8e:	61fa      	str	r2, [r7, #28]
 800ab90:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab92:	69b9      	ldr	r1, [r7, #24]
 800ab94:	69fa      	ldr	r2, [r7, #28]
 800ab96:	e841 2300 	strex	r3, r2, [r1]
 800ab9a:	617b      	str	r3, [r7, #20]
   return(result);
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d1e5      	bne.n	800ab6e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2220      	movs	r2, #32
 800aba6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2200      	movs	r2, #0
 800abae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800abb2:	2303      	movs	r3, #3
 800abb4:	e012      	b.n	800abdc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2220      	movs	r2, #32
 800abba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2220      	movs	r2, #32
 800abc2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2200      	movs	r2, #0
 800abca:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2200      	movs	r2, #0
 800abd0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800abda:	2300      	movs	r3, #0
}
 800abdc:	4618      	mov	r0, r3
 800abde:	3758      	adds	r7, #88	@ 0x58
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}

0800abe4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b084      	sub	sp, #16
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	603b      	str	r3, [r7, #0]
 800abf0:	4613      	mov	r3, r2
 800abf2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800abf4:	e04f      	b.n	800ac96 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abfc:	d04b      	beq.n	800ac96 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abfe:	f7f6 fe97 	bl	8001930 <HAL_GetTick>
 800ac02:	4602      	mov	r2, r0
 800ac04:	683b      	ldr	r3, [r7, #0]
 800ac06:	1ad3      	subs	r3, r2, r3
 800ac08:	69ba      	ldr	r2, [r7, #24]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d302      	bcc.n	800ac14 <UART_WaitOnFlagUntilTimeout+0x30>
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d101      	bne.n	800ac18 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ac14:	2303      	movs	r3, #3
 800ac16:	e04e      	b.n	800acb6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	681b      	ldr	r3, [r3, #0]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	f003 0304 	and.w	r3, r3, #4
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	d037      	beq.n	800ac96 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	2b80      	cmp	r3, #128	@ 0x80
 800ac2a:	d034      	beq.n	800ac96 <UART_WaitOnFlagUntilTimeout+0xb2>
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	2b40      	cmp	r3, #64	@ 0x40
 800ac30:	d031      	beq.n	800ac96 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	69db      	ldr	r3, [r3, #28]
 800ac38:	f003 0308 	and.w	r3, r3, #8
 800ac3c:	2b08      	cmp	r3, #8
 800ac3e:	d110      	bne.n	800ac62 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	2208      	movs	r2, #8
 800ac46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac48:	68f8      	ldr	r0, [r7, #12]
 800ac4a:	f000 f839 	bl	800acc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2208      	movs	r2, #8
 800ac52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ac5e:	2301      	movs	r3, #1
 800ac60:	e029      	b.n	800acb6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	69db      	ldr	r3, [r3, #28]
 800ac68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ac6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ac70:	d111      	bne.n	800ac96 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ac7a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac7c:	68f8      	ldr	r0, [r7, #12]
 800ac7e:	f000 f81f 	bl	800acc0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	2220      	movs	r2, #32
 800ac86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	2200      	movs	r2, #0
 800ac8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ac92:	2303      	movs	r3, #3
 800ac94:	e00f      	b.n	800acb6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	69da      	ldr	r2, [r3, #28]
 800ac9c:	68bb      	ldr	r3, [r7, #8]
 800ac9e:	4013      	ands	r3, r2
 800aca0:	68ba      	ldr	r2, [r7, #8]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	bf0c      	ite	eq
 800aca6:	2301      	moveq	r3, #1
 800aca8:	2300      	movne	r3, #0
 800acaa:	b2db      	uxtb	r3, r3
 800acac:	461a      	mov	r2, r3
 800acae:	79fb      	ldrb	r3, [r7, #7]
 800acb0:	429a      	cmp	r2, r3
 800acb2:	d0a0      	beq.n	800abf6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800acb4:	2300      	movs	r3, #0
}
 800acb6:	4618      	mov	r0, r3
 800acb8:	3710      	adds	r7, #16
 800acba:	46bd      	mov	sp, r7
 800acbc:	bd80      	pop	{r7, pc}
	...

0800acc0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800acc0:	b480      	push	{r7}
 800acc2:	b095      	sub	sp, #84	@ 0x54
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800acd0:	e853 3f00 	ldrex	r3, [r3]
 800acd4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800acd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800acdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	461a      	mov	r2, r3
 800ace4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ace6:	643b      	str	r3, [r7, #64]	@ 0x40
 800ace8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800acec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800acee:	e841 2300 	strex	r3, r2, [r1]
 800acf2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800acf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d1e6      	bne.n	800acc8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	3308      	adds	r3, #8
 800ad00:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad02:	6a3b      	ldr	r3, [r7, #32]
 800ad04:	e853 3f00 	ldrex	r3, [r3]
 800ad08:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad0a:	69fa      	ldr	r2, [r7, #28]
 800ad0c:	4b1e      	ldr	r3, [pc, #120]	@ (800ad88 <UART_EndRxTransfer+0xc8>)
 800ad0e:	4013      	ands	r3, r2
 800ad10:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	3308      	adds	r3, #8
 800ad18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ad1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ad1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ad20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ad22:	e841 2300 	strex	r3, r2, [r1]
 800ad26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ad28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d1e5      	bne.n	800acfa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ad32:	2b01      	cmp	r3, #1
 800ad34:	d118      	bne.n	800ad68 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	e853 3f00 	ldrex	r3, [r3]
 800ad42:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	f023 0310 	bic.w	r3, r3, #16
 800ad4a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	461a      	mov	r2, r3
 800ad52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad54:	61bb      	str	r3, [r7, #24]
 800ad56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad58:	6979      	ldr	r1, [r7, #20]
 800ad5a:	69ba      	ldr	r2, [r7, #24]
 800ad5c:	e841 2300 	strex	r3, r2, [r1]
 800ad60:	613b      	str	r3, [r7, #16]
   return(result);
 800ad62:	693b      	ldr	r3, [r7, #16]
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d1e6      	bne.n	800ad36 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	2220      	movs	r2, #32
 800ad6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	2200      	movs	r2, #0
 800ad74:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	2200      	movs	r2, #0
 800ad7a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ad7c:	bf00      	nop
 800ad7e:	3754      	adds	r7, #84	@ 0x54
 800ad80:	46bd      	mov	sp, r7
 800ad82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad86:	4770      	bx	lr
 800ad88:	effffffe 	.word	0xeffffffe

0800ad8c <std>:
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	b510      	push	{r4, lr}
 800ad90:	4604      	mov	r4, r0
 800ad92:	e9c0 3300 	strd	r3, r3, [r0]
 800ad96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad9a:	6083      	str	r3, [r0, #8]
 800ad9c:	8181      	strh	r1, [r0, #12]
 800ad9e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ada0:	81c2      	strh	r2, [r0, #14]
 800ada2:	6183      	str	r3, [r0, #24]
 800ada4:	4619      	mov	r1, r3
 800ada6:	2208      	movs	r2, #8
 800ada8:	305c      	adds	r0, #92	@ 0x5c
 800adaa:	f000 f906 	bl	800afba <memset>
 800adae:	4b0d      	ldr	r3, [pc, #52]	@ (800ade4 <std+0x58>)
 800adb0:	6263      	str	r3, [r4, #36]	@ 0x24
 800adb2:	4b0d      	ldr	r3, [pc, #52]	@ (800ade8 <std+0x5c>)
 800adb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800adb6:	4b0d      	ldr	r3, [pc, #52]	@ (800adec <std+0x60>)
 800adb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800adba:	4b0d      	ldr	r3, [pc, #52]	@ (800adf0 <std+0x64>)
 800adbc:	6323      	str	r3, [r4, #48]	@ 0x30
 800adbe:	4b0d      	ldr	r3, [pc, #52]	@ (800adf4 <std+0x68>)
 800adc0:	6224      	str	r4, [r4, #32]
 800adc2:	429c      	cmp	r4, r3
 800adc4:	d006      	beq.n	800add4 <std+0x48>
 800adc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800adca:	4294      	cmp	r4, r2
 800adcc:	d002      	beq.n	800add4 <std+0x48>
 800adce:	33d0      	adds	r3, #208	@ 0xd0
 800add0:	429c      	cmp	r4, r3
 800add2:	d105      	bne.n	800ade0 <std+0x54>
 800add4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800add8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800addc:	f000 b966 	b.w	800b0ac <__retarget_lock_init_recursive>
 800ade0:	bd10      	pop	{r4, pc}
 800ade2:	bf00      	nop
 800ade4:	0800af35 	.word	0x0800af35
 800ade8:	0800af57 	.word	0x0800af57
 800adec:	0800af8f 	.word	0x0800af8f
 800adf0:	0800afb3 	.word	0x0800afb3
 800adf4:	2400134c 	.word	0x2400134c

0800adf8 <stdio_exit_handler>:
 800adf8:	4a02      	ldr	r2, [pc, #8]	@ (800ae04 <stdio_exit_handler+0xc>)
 800adfa:	4903      	ldr	r1, [pc, #12]	@ (800ae08 <stdio_exit_handler+0x10>)
 800adfc:	4803      	ldr	r0, [pc, #12]	@ (800ae0c <stdio_exit_handler+0x14>)
 800adfe:	f000 b869 	b.w	800aed4 <_fwalk_sglue>
 800ae02:	bf00      	nop
 800ae04:	2400002c 	.word	0x2400002c
 800ae08:	0800b949 	.word	0x0800b949
 800ae0c:	2400003c 	.word	0x2400003c

0800ae10 <cleanup_stdio>:
 800ae10:	6841      	ldr	r1, [r0, #4]
 800ae12:	4b0c      	ldr	r3, [pc, #48]	@ (800ae44 <cleanup_stdio+0x34>)
 800ae14:	4299      	cmp	r1, r3
 800ae16:	b510      	push	{r4, lr}
 800ae18:	4604      	mov	r4, r0
 800ae1a:	d001      	beq.n	800ae20 <cleanup_stdio+0x10>
 800ae1c:	f000 fd94 	bl	800b948 <_fflush_r>
 800ae20:	68a1      	ldr	r1, [r4, #8]
 800ae22:	4b09      	ldr	r3, [pc, #36]	@ (800ae48 <cleanup_stdio+0x38>)
 800ae24:	4299      	cmp	r1, r3
 800ae26:	d002      	beq.n	800ae2e <cleanup_stdio+0x1e>
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f000 fd8d 	bl	800b948 <_fflush_r>
 800ae2e:	68e1      	ldr	r1, [r4, #12]
 800ae30:	4b06      	ldr	r3, [pc, #24]	@ (800ae4c <cleanup_stdio+0x3c>)
 800ae32:	4299      	cmp	r1, r3
 800ae34:	d004      	beq.n	800ae40 <cleanup_stdio+0x30>
 800ae36:	4620      	mov	r0, r4
 800ae38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae3c:	f000 bd84 	b.w	800b948 <_fflush_r>
 800ae40:	bd10      	pop	{r4, pc}
 800ae42:	bf00      	nop
 800ae44:	2400134c 	.word	0x2400134c
 800ae48:	240013b4 	.word	0x240013b4
 800ae4c:	2400141c 	.word	0x2400141c

0800ae50 <global_stdio_init.part.0>:
 800ae50:	b510      	push	{r4, lr}
 800ae52:	4b0b      	ldr	r3, [pc, #44]	@ (800ae80 <global_stdio_init.part.0+0x30>)
 800ae54:	4c0b      	ldr	r4, [pc, #44]	@ (800ae84 <global_stdio_init.part.0+0x34>)
 800ae56:	4a0c      	ldr	r2, [pc, #48]	@ (800ae88 <global_stdio_init.part.0+0x38>)
 800ae58:	601a      	str	r2, [r3, #0]
 800ae5a:	4620      	mov	r0, r4
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2104      	movs	r1, #4
 800ae60:	f7ff ff94 	bl	800ad8c <std>
 800ae64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae68:	2201      	movs	r2, #1
 800ae6a:	2109      	movs	r1, #9
 800ae6c:	f7ff ff8e 	bl	800ad8c <std>
 800ae70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae74:	2202      	movs	r2, #2
 800ae76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae7a:	2112      	movs	r1, #18
 800ae7c:	f7ff bf86 	b.w	800ad8c <std>
 800ae80:	24001484 	.word	0x24001484
 800ae84:	2400134c 	.word	0x2400134c
 800ae88:	0800adf9 	.word	0x0800adf9

0800ae8c <__sfp_lock_acquire>:
 800ae8c:	4801      	ldr	r0, [pc, #4]	@ (800ae94 <__sfp_lock_acquire+0x8>)
 800ae8e:	f000 b90e 	b.w	800b0ae <__retarget_lock_acquire_recursive>
 800ae92:	bf00      	nop
 800ae94:	2400148d 	.word	0x2400148d

0800ae98 <__sfp_lock_release>:
 800ae98:	4801      	ldr	r0, [pc, #4]	@ (800aea0 <__sfp_lock_release+0x8>)
 800ae9a:	f000 b909 	b.w	800b0b0 <__retarget_lock_release_recursive>
 800ae9e:	bf00      	nop
 800aea0:	2400148d 	.word	0x2400148d

0800aea4 <__sinit>:
 800aea4:	b510      	push	{r4, lr}
 800aea6:	4604      	mov	r4, r0
 800aea8:	f7ff fff0 	bl	800ae8c <__sfp_lock_acquire>
 800aeac:	6a23      	ldr	r3, [r4, #32]
 800aeae:	b11b      	cbz	r3, 800aeb8 <__sinit+0x14>
 800aeb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aeb4:	f7ff bff0 	b.w	800ae98 <__sfp_lock_release>
 800aeb8:	4b04      	ldr	r3, [pc, #16]	@ (800aecc <__sinit+0x28>)
 800aeba:	6223      	str	r3, [r4, #32]
 800aebc:	4b04      	ldr	r3, [pc, #16]	@ (800aed0 <__sinit+0x2c>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d1f5      	bne.n	800aeb0 <__sinit+0xc>
 800aec4:	f7ff ffc4 	bl	800ae50 <global_stdio_init.part.0>
 800aec8:	e7f2      	b.n	800aeb0 <__sinit+0xc>
 800aeca:	bf00      	nop
 800aecc:	0800ae11 	.word	0x0800ae11
 800aed0:	24001484 	.word	0x24001484

0800aed4 <_fwalk_sglue>:
 800aed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aed8:	4607      	mov	r7, r0
 800aeda:	4688      	mov	r8, r1
 800aedc:	4614      	mov	r4, r2
 800aede:	2600      	movs	r6, #0
 800aee0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aee4:	f1b9 0901 	subs.w	r9, r9, #1
 800aee8:	d505      	bpl.n	800aef6 <_fwalk_sglue+0x22>
 800aeea:	6824      	ldr	r4, [r4, #0]
 800aeec:	2c00      	cmp	r4, #0
 800aeee:	d1f7      	bne.n	800aee0 <_fwalk_sglue+0xc>
 800aef0:	4630      	mov	r0, r6
 800aef2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aef6:	89ab      	ldrh	r3, [r5, #12]
 800aef8:	2b01      	cmp	r3, #1
 800aefa:	d907      	bls.n	800af0c <_fwalk_sglue+0x38>
 800aefc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af00:	3301      	adds	r3, #1
 800af02:	d003      	beq.n	800af0c <_fwalk_sglue+0x38>
 800af04:	4629      	mov	r1, r5
 800af06:	4638      	mov	r0, r7
 800af08:	47c0      	blx	r8
 800af0a:	4306      	orrs	r6, r0
 800af0c:	3568      	adds	r5, #104	@ 0x68
 800af0e:	e7e9      	b.n	800aee4 <_fwalk_sglue+0x10>

0800af10 <iprintf>:
 800af10:	b40f      	push	{r0, r1, r2, r3}
 800af12:	b507      	push	{r0, r1, r2, lr}
 800af14:	4906      	ldr	r1, [pc, #24]	@ (800af30 <iprintf+0x20>)
 800af16:	ab04      	add	r3, sp, #16
 800af18:	6808      	ldr	r0, [r1, #0]
 800af1a:	f853 2b04 	ldr.w	r2, [r3], #4
 800af1e:	6881      	ldr	r1, [r0, #8]
 800af20:	9301      	str	r3, [sp, #4]
 800af22:	f000 f9e9 	bl	800b2f8 <_vfiprintf_r>
 800af26:	b003      	add	sp, #12
 800af28:	f85d eb04 	ldr.w	lr, [sp], #4
 800af2c:	b004      	add	sp, #16
 800af2e:	4770      	bx	lr
 800af30:	24000038 	.word	0x24000038

0800af34 <__sread>:
 800af34:	b510      	push	{r4, lr}
 800af36:	460c      	mov	r4, r1
 800af38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af3c:	f000 f868 	bl	800b010 <_read_r>
 800af40:	2800      	cmp	r0, #0
 800af42:	bfab      	itete	ge
 800af44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800af46:	89a3      	ldrhlt	r3, [r4, #12]
 800af48:	181b      	addge	r3, r3, r0
 800af4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800af4e:	bfac      	ite	ge
 800af50:	6563      	strge	r3, [r4, #84]	@ 0x54
 800af52:	81a3      	strhlt	r3, [r4, #12]
 800af54:	bd10      	pop	{r4, pc}

0800af56 <__swrite>:
 800af56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af5a:	461f      	mov	r7, r3
 800af5c:	898b      	ldrh	r3, [r1, #12]
 800af5e:	05db      	lsls	r3, r3, #23
 800af60:	4605      	mov	r5, r0
 800af62:	460c      	mov	r4, r1
 800af64:	4616      	mov	r6, r2
 800af66:	d505      	bpl.n	800af74 <__swrite+0x1e>
 800af68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af6c:	2302      	movs	r3, #2
 800af6e:	2200      	movs	r2, #0
 800af70:	f000 f83c 	bl	800afec <_lseek_r>
 800af74:	89a3      	ldrh	r3, [r4, #12]
 800af76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af7e:	81a3      	strh	r3, [r4, #12]
 800af80:	4632      	mov	r2, r6
 800af82:	463b      	mov	r3, r7
 800af84:	4628      	mov	r0, r5
 800af86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af8a:	f000 b853 	b.w	800b034 <_write_r>

0800af8e <__sseek>:
 800af8e:	b510      	push	{r4, lr}
 800af90:	460c      	mov	r4, r1
 800af92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af96:	f000 f829 	bl	800afec <_lseek_r>
 800af9a:	1c43      	adds	r3, r0, #1
 800af9c:	89a3      	ldrh	r3, [r4, #12]
 800af9e:	bf15      	itete	ne
 800afa0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800afa2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800afa6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800afaa:	81a3      	strheq	r3, [r4, #12]
 800afac:	bf18      	it	ne
 800afae:	81a3      	strhne	r3, [r4, #12]
 800afb0:	bd10      	pop	{r4, pc}

0800afb2 <__sclose>:
 800afb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afb6:	f000 b809 	b.w	800afcc <_close_r>

0800afba <memset>:
 800afba:	4402      	add	r2, r0
 800afbc:	4603      	mov	r3, r0
 800afbe:	4293      	cmp	r3, r2
 800afc0:	d100      	bne.n	800afc4 <memset+0xa>
 800afc2:	4770      	bx	lr
 800afc4:	f803 1b01 	strb.w	r1, [r3], #1
 800afc8:	e7f9      	b.n	800afbe <memset+0x4>
	...

0800afcc <_close_r>:
 800afcc:	b538      	push	{r3, r4, r5, lr}
 800afce:	4d06      	ldr	r5, [pc, #24]	@ (800afe8 <_close_r+0x1c>)
 800afd0:	2300      	movs	r3, #0
 800afd2:	4604      	mov	r4, r0
 800afd4:	4608      	mov	r0, r1
 800afd6:	602b      	str	r3, [r5, #0]
 800afd8:	f7f6 f98b 	bl	80012f2 <_close>
 800afdc:	1c43      	adds	r3, r0, #1
 800afde:	d102      	bne.n	800afe6 <_close_r+0x1a>
 800afe0:	682b      	ldr	r3, [r5, #0]
 800afe2:	b103      	cbz	r3, 800afe6 <_close_r+0x1a>
 800afe4:	6023      	str	r3, [r4, #0]
 800afe6:	bd38      	pop	{r3, r4, r5, pc}
 800afe8:	24001488 	.word	0x24001488

0800afec <_lseek_r>:
 800afec:	b538      	push	{r3, r4, r5, lr}
 800afee:	4d07      	ldr	r5, [pc, #28]	@ (800b00c <_lseek_r+0x20>)
 800aff0:	4604      	mov	r4, r0
 800aff2:	4608      	mov	r0, r1
 800aff4:	4611      	mov	r1, r2
 800aff6:	2200      	movs	r2, #0
 800aff8:	602a      	str	r2, [r5, #0]
 800affa:	461a      	mov	r2, r3
 800affc:	f7f6 f9a0 	bl	8001340 <_lseek>
 800b000:	1c43      	adds	r3, r0, #1
 800b002:	d102      	bne.n	800b00a <_lseek_r+0x1e>
 800b004:	682b      	ldr	r3, [r5, #0]
 800b006:	b103      	cbz	r3, 800b00a <_lseek_r+0x1e>
 800b008:	6023      	str	r3, [r4, #0]
 800b00a:	bd38      	pop	{r3, r4, r5, pc}
 800b00c:	24001488 	.word	0x24001488

0800b010 <_read_r>:
 800b010:	b538      	push	{r3, r4, r5, lr}
 800b012:	4d07      	ldr	r5, [pc, #28]	@ (800b030 <_read_r+0x20>)
 800b014:	4604      	mov	r4, r0
 800b016:	4608      	mov	r0, r1
 800b018:	4611      	mov	r1, r2
 800b01a:	2200      	movs	r2, #0
 800b01c:	602a      	str	r2, [r5, #0]
 800b01e:	461a      	mov	r2, r3
 800b020:	f7f6 f92e 	bl	8001280 <_read>
 800b024:	1c43      	adds	r3, r0, #1
 800b026:	d102      	bne.n	800b02e <_read_r+0x1e>
 800b028:	682b      	ldr	r3, [r5, #0]
 800b02a:	b103      	cbz	r3, 800b02e <_read_r+0x1e>
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	bd38      	pop	{r3, r4, r5, pc}
 800b030:	24001488 	.word	0x24001488

0800b034 <_write_r>:
 800b034:	b538      	push	{r3, r4, r5, lr}
 800b036:	4d07      	ldr	r5, [pc, #28]	@ (800b054 <_write_r+0x20>)
 800b038:	4604      	mov	r4, r0
 800b03a:	4608      	mov	r0, r1
 800b03c:	4611      	mov	r1, r2
 800b03e:	2200      	movs	r2, #0
 800b040:	602a      	str	r2, [r5, #0]
 800b042:	461a      	mov	r2, r3
 800b044:	f7f6 f939 	bl	80012ba <_write>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_write_r+0x1e>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_write_r+0x1e>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	24001488 	.word	0x24001488

0800b058 <__errno>:
 800b058:	4b01      	ldr	r3, [pc, #4]	@ (800b060 <__errno+0x8>)
 800b05a:	6818      	ldr	r0, [r3, #0]
 800b05c:	4770      	bx	lr
 800b05e:	bf00      	nop
 800b060:	24000038 	.word	0x24000038

0800b064 <__libc_init_array>:
 800b064:	b570      	push	{r4, r5, r6, lr}
 800b066:	4d0d      	ldr	r5, [pc, #52]	@ (800b09c <__libc_init_array+0x38>)
 800b068:	4c0d      	ldr	r4, [pc, #52]	@ (800b0a0 <__libc_init_array+0x3c>)
 800b06a:	1b64      	subs	r4, r4, r5
 800b06c:	10a4      	asrs	r4, r4, #2
 800b06e:	2600      	movs	r6, #0
 800b070:	42a6      	cmp	r6, r4
 800b072:	d109      	bne.n	800b088 <__libc_init_array+0x24>
 800b074:	4d0b      	ldr	r5, [pc, #44]	@ (800b0a4 <__libc_init_array+0x40>)
 800b076:	4c0c      	ldr	r4, [pc, #48]	@ (800b0a8 <__libc_init_array+0x44>)
 800b078:	f000 fdb6 	bl	800bbe8 <_init>
 800b07c:	1b64      	subs	r4, r4, r5
 800b07e:	10a4      	asrs	r4, r4, #2
 800b080:	2600      	movs	r6, #0
 800b082:	42a6      	cmp	r6, r4
 800b084:	d105      	bne.n	800b092 <__libc_init_array+0x2e>
 800b086:	bd70      	pop	{r4, r5, r6, pc}
 800b088:	f855 3b04 	ldr.w	r3, [r5], #4
 800b08c:	4798      	blx	r3
 800b08e:	3601      	adds	r6, #1
 800b090:	e7ee      	b.n	800b070 <__libc_init_array+0xc>
 800b092:	f855 3b04 	ldr.w	r3, [r5], #4
 800b096:	4798      	blx	r3
 800b098:	3601      	adds	r6, #1
 800b09a:	e7f2      	b.n	800b082 <__libc_init_array+0x1e>
 800b09c:	0800bc94 	.word	0x0800bc94
 800b0a0:	0800bc94 	.word	0x0800bc94
 800b0a4:	0800bc94 	.word	0x0800bc94
 800b0a8:	0800bc98 	.word	0x0800bc98

0800b0ac <__retarget_lock_init_recursive>:
 800b0ac:	4770      	bx	lr

0800b0ae <__retarget_lock_acquire_recursive>:
 800b0ae:	4770      	bx	lr

0800b0b0 <__retarget_lock_release_recursive>:
 800b0b0:	4770      	bx	lr
	...

0800b0b4 <_free_r>:
 800b0b4:	b538      	push	{r3, r4, r5, lr}
 800b0b6:	4605      	mov	r5, r0
 800b0b8:	2900      	cmp	r1, #0
 800b0ba:	d041      	beq.n	800b140 <_free_r+0x8c>
 800b0bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0c0:	1f0c      	subs	r4, r1, #4
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	bfb8      	it	lt
 800b0c6:	18e4      	addlt	r4, r4, r3
 800b0c8:	f000 f8e0 	bl	800b28c <__malloc_lock>
 800b0cc:	4a1d      	ldr	r2, [pc, #116]	@ (800b144 <_free_r+0x90>)
 800b0ce:	6813      	ldr	r3, [r2, #0]
 800b0d0:	b933      	cbnz	r3, 800b0e0 <_free_r+0x2c>
 800b0d2:	6063      	str	r3, [r4, #4]
 800b0d4:	6014      	str	r4, [r2, #0]
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b0dc:	f000 b8dc 	b.w	800b298 <__malloc_unlock>
 800b0e0:	42a3      	cmp	r3, r4
 800b0e2:	d908      	bls.n	800b0f6 <_free_r+0x42>
 800b0e4:	6820      	ldr	r0, [r4, #0]
 800b0e6:	1821      	adds	r1, r4, r0
 800b0e8:	428b      	cmp	r3, r1
 800b0ea:	bf01      	itttt	eq
 800b0ec:	6819      	ldreq	r1, [r3, #0]
 800b0ee:	685b      	ldreq	r3, [r3, #4]
 800b0f0:	1809      	addeq	r1, r1, r0
 800b0f2:	6021      	streq	r1, [r4, #0]
 800b0f4:	e7ed      	b.n	800b0d2 <_free_r+0x1e>
 800b0f6:	461a      	mov	r2, r3
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	b10b      	cbz	r3, 800b100 <_free_r+0x4c>
 800b0fc:	42a3      	cmp	r3, r4
 800b0fe:	d9fa      	bls.n	800b0f6 <_free_r+0x42>
 800b100:	6811      	ldr	r1, [r2, #0]
 800b102:	1850      	adds	r0, r2, r1
 800b104:	42a0      	cmp	r0, r4
 800b106:	d10b      	bne.n	800b120 <_free_r+0x6c>
 800b108:	6820      	ldr	r0, [r4, #0]
 800b10a:	4401      	add	r1, r0
 800b10c:	1850      	adds	r0, r2, r1
 800b10e:	4283      	cmp	r3, r0
 800b110:	6011      	str	r1, [r2, #0]
 800b112:	d1e0      	bne.n	800b0d6 <_free_r+0x22>
 800b114:	6818      	ldr	r0, [r3, #0]
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	6053      	str	r3, [r2, #4]
 800b11a:	4408      	add	r0, r1
 800b11c:	6010      	str	r0, [r2, #0]
 800b11e:	e7da      	b.n	800b0d6 <_free_r+0x22>
 800b120:	d902      	bls.n	800b128 <_free_r+0x74>
 800b122:	230c      	movs	r3, #12
 800b124:	602b      	str	r3, [r5, #0]
 800b126:	e7d6      	b.n	800b0d6 <_free_r+0x22>
 800b128:	6820      	ldr	r0, [r4, #0]
 800b12a:	1821      	adds	r1, r4, r0
 800b12c:	428b      	cmp	r3, r1
 800b12e:	bf04      	itt	eq
 800b130:	6819      	ldreq	r1, [r3, #0]
 800b132:	685b      	ldreq	r3, [r3, #4]
 800b134:	6063      	str	r3, [r4, #4]
 800b136:	bf04      	itt	eq
 800b138:	1809      	addeq	r1, r1, r0
 800b13a:	6021      	streq	r1, [r4, #0]
 800b13c:	6054      	str	r4, [r2, #4]
 800b13e:	e7ca      	b.n	800b0d6 <_free_r+0x22>
 800b140:	bd38      	pop	{r3, r4, r5, pc}
 800b142:	bf00      	nop
 800b144:	24001494 	.word	0x24001494

0800b148 <sbrk_aligned>:
 800b148:	b570      	push	{r4, r5, r6, lr}
 800b14a:	4e0f      	ldr	r6, [pc, #60]	@ (800b188 <sbrk_aligned+0x40>)
 800b14c:	460c      	mov	r4, r1
 800b14e:	6831      	ldr	r1, [r6, #0]
 800b150:	4605      	mov	r5, r0
 800b152:	b911      	cbnz	r1, 800b15a <sbrk_aligned+0x12>
 800b154:	f000 fcb4 	bl	800bac0 <_sbrk_r>
 800b158:	6030      	str	r0, [r6, #0]
 800b15a:	4621      	mov	r1, r4
 800b15c:	4628      	mov	r0, r5
 800b15e:	f000 fcaf 	bl	800bac0 <_sbrk_r>
 800b162:	1c43      	adds	r3, r0, #1
 800b164:	d103      	bne.n	800b16e <sbrk_aligned+0x26>
 800b166:	f04f 34ff 	mov.w	r4, #4294967295
 800b16a:	4620      	mov	r0, r4
 800b16c:	bd70      	pop	{r4, r5, r6, pc}
 800b16e:	1cc4      	adds	r4, r0, #3
 800b170:	f024 0403 	bic.w	r4, r4, #3
 800b174:	42a0      	cmp	r0, r4
 800b176:	d0f8      	beq.n	800b16a <sbrk_aligned+0x22>
 800b178:	1a21      	subs	r1, r4, r0
 800b17a:	4628      	mov	r0, r5
 800b17c:	f000 fca0 	bl	800bac0 <_sbrk_r>
 800b180:	3001      	adds	r0, #1
 800b182:	d1f2      	bne.n	800b16a <sbrk_aligned+0x22>
 800b184:	e7ef      	b.n	800b166 <sbrk_aligned+0x1e>
 800b186:	bf00      	nop
 800b188:	24001490 	.word	0x24001490

0800b18c <_malloc_r>:
 800b18c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b190:	1ccd      	adds	r5, r1, #3
 800b192:	f025 0503 	bic.w	r5, r5, #3
 800b196:	3508      	adds	r5, #8
 800b198:	2d0c      	cmp	r5, #12
 800b19a:	bf38      	it	cc
 800b19c:	250c      	movcc	r5, #12
 800b19e:	2d00      	cmp	r5, #0
 800b1a0:	4606      	mov	r6, r0
 800b1a2:	db01      	blt.n	800b1a8 <_malloc_r+0x1c>
 800b1a4:	42a9      	cmp	r1, r5
 800b1a6:	d904      	bls.n	800b1b2 <_malloc_r+0x26>
 800b1a8:	230c      	movs	r3, #12
 800b1aa:	6033      	str	r3, [r6, #0]
 800b1ac:	2000      	movs	r0, #0
 800b1ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b1b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b288 <_malloc_r+0xfc>
 800b1b6:	f000 f869 	bl	800b28c <__malloc_lock>
 800b1ba:	f8d8 3000 	ldr.w	r3, [r8]
 800b1be:	461c      	mov	r4, r3
 800b1c0:	bb44      	cbnz	r4, 800b214 <_malloc_r+0x88>
 800b1c2:	4629      	mov	r1, r5
 800b1c4:	4630      	mov	r0, r6
 800b1c6:	f7ff ffbf 	bl	800b148 <sbrk_aligned>
 800b1ca:	1c43      	adds	r3, r0, #1
 800b1cc:	4604      	mov	r4, r0
 800b1ce:	d158      	bne.n	800b282 <_malloc_r+0xf6>
 800b1d0:	f8d8 4000 	ldr.w	r4, [r8]
 800b1d4:	4627      	mov	r7, r4
 800b1d6:	2f00      	cmp	r7, #0
 800b1d8:	d143      	bne.n	800b262 <_malloc_r+0xd6>
 800b1da:	2c00      	cmp	r4, #0
 800b1dc:	d04b      	beq.n	800b276 <_malloc_r+0xea>
 800b1de:	6823      	ldr	r3, [r4, #0]
 800b1e0:	4639      	mov	r1, r7
 800b1e2:	4630      	mov	r0, r6
 800b1e4:	eb04 0903 	add.w	r9, r4, r3
 800b1e8:	f000 fc6a 	bl	800bac0 <_sbrk_r>
 800b1ec:	4581      	cmp	r9, r0
 800b1ee:	d142      	bne.n	800b276 <_malloc_r+0xea>
 800b1f0:	6821      	ldr	r1, [r4, #0]
 800b1f2:	1a6d      	subs	r5, r5, r1
 800b1f4:	4629      	mov	r1, r5
 800b1f6:	4630      	mov	r0, r6
 800b1f8:	f7ff ffa6 	bl	800b148 <sbrk_aligned>
 800b1fc:	3001      	adds	r0, #1
 800b1fe:	d03a      	beq.n	800b276 <_malloc_r+0xea>
 800b200:	6823      	ldr	r3, [r4, #0]
 800b202:	442b      	add	r3, r5
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	f8d8 3000 	ldr.w	r3, [r8]
 800b20a:	685a      	ldr	r2, [r3, #4]
 800b20c:	bb62      	cbnz	r2, 800b268 <_malloc_r+0xdc>
 800b20e:	f8c8 7000 	str.w	r7, [r8]
 800b212:	e00f      	b.n	800b234 <_malloc_r+0xa8>
 800b214:	6822      	ldr	r2, [r4, #0]
 800b216:	1b52      	subs	r2, r2, r5
 800b218:	d420      	bmi.n	800b25c <_malloc_r+0xd0>
 800b21a:	2a0b      	cmp	r2, #11
 800b21c:	d917      	bls.n	800b24e <_malloc_r+0xc2>
 800b21e:	1961      	adds	r1, r4, r5
 800b220:	42a3      	cmp	r3, r4
 800b222:	6025      	str	r5, [r4, #0]
 800b224:	bf18      	it	ne
 800b226:	6059      	strne	r1, [r3, #4]
 800b228:	6863      	ldr	r3, [r4, #4]
 800b22a:	bf08      	it	eq
 800b22c:	f8c8 1000 	streq.w	r1, [r8]
 800b230:	5162      	str	r2, [r4, r5]
 800b232:	604b      	str	r3, [r1, #4]
 800b234:	4630      	mov	r0, r6
 800b236:	f000 f82f 	bl	800b298 <__malloc_unlock>
 800b23a:	f104 000b 	add.w	r0, r4, #11
 800b23e:	1d23      	adds	r3, r4, #4
 800b240:	f020 0007 	bic.w	r0, r0, #7
 800b244:	1ac2      	subs	r2, r0, r3
 800b246:	bf1c      	itt	ne
 800b248:	1a1b      	subne	r3, r3, r0
 800b24a:	50a3      	strne	r3, [r4, r2]
 800b24c:	e7af      	b.n	800b1ae <_malloc_r+0x22>
 800b24e:	6862      	ldr	r2, [r4, #4]
 800b250:	42a3      	cmp	r3, r4
 800b252:	bf0c      	ite	eq
 800b254:	f8c8 2000 	streq.w	r2, [r8]
 800b258:	605a      	strne	r2, [r3, #4]
 800b25a:	e7eb      	b.n	800b234 <_malloc_r+0xa8>
 800b25c:	4623      	mov	r3, r4
 800b25e:	6864      	ldr	r4, [r4, #4]
 800b260:	e7ae      	b.n	800b1c0 <_malloc_r+0x34>
 800b262:	463c      	mov	r4, r7
 800b264:	687f      	ldr	r7, [r7, #4]
 800b266:	e7b6      	b.n	800b1d6 <_malloc_r+0x4a>
 800b268:	461a      	mov	r2, r3
 800b26a:	685b      	ldr	r3, [r3, #4]
 800b26c:	42a3      	cmp	r3, r4
 800b26e:	d1fb      	bne.n	800b268 <_malloc_r+0xdc>
 800b270:	2300      	movs	r3, #0
 800b272:	6053      	str	r3, [r2, #4]
 800b274:	e7de      	b.n	800b234 <_malloc_r+0xa8>
 800b276:	230c      	movs	r3, #12
 800b278:	6033      	str	r3, [r6, #0]
 800b27a:	4630      	mov	r0, r6
 800b27c:	f000 f80c 	bl	800b298 <__malloc_unlock>
 800b280:	e794      	b.n	800b1ac <_malloc_r+0x20>
 800b282:	6005      	str	r5, [r0, #0]
 800b284:	e7d6      	b.n	800b234 <_malloc_r+0xa8>
 800b286:	bf00      	nop
 800b288:	24001494 	.word	0x24001494

0800b28c <__malloc_lock>:
 800b28c:	4801      	ldr	r0, [pc, #4]	@ (800b294 <__malloc_lock+0x8>)
 800b28e:	f7ff bf0e 	b.w	800b0ae <__retarget_lock_acquire_recursive>
 800b292:	bf00      	nop
 800b294:	2400148c 	.word	0x2400148c

0800b298 <__malloc_unlock>:
 800b298:	4801      	ldr	r0, [pc, #4]	@ (800b2a0 <__malloc_unlock+0x8>)
 800b29a:	f7ff bf09 	b.w	800b0b0 <__retarget_lock_release_recursive>
 800b29e:	bf00      	nop
 800b2a0:	2400148c 	.word	0x2400148c

0800b2a4 <__sfputc_r>:
 800b2a4:	6893      	ldr	r3, [r2, #8]
 800b2a6:	3b01      	subs	r3, #1
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	b410      	push	{r4}
 800b2ac:	6093      	str	r3, [r2, #8]
 800b2ae:	da08      	bge.n	800b2c2 <__sfputc_r+0x1e>
 800b2b0:	6994      	ldr	r4, [r2, #24]
 800b2b2:	42a3      	cmp	r3, r4
 800b2b4:	db01      	blt.n	800b2ba <__sfputc_r+0x16>
 800b2b6:	290a      	cmp	r1, #10
 800b2b8:	d103      	bne.n	800b2c2 <__sfputc_r+0x1e>
 800b2ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2be:	f000 bb6b 	b.w	800b998 <__swbuf_r>
 800b2c2:	6813      	ldr	r3, [r2, #0]
 800b2c4:	1c58      	adds	r0, r3, #1
 800b2c6:	6010      	str	r0, [r2, #0]
 800b2c8:	7019      	strb	r1, [r3, #0]
 800b2ca:	4608      	mov	r0, r1
 800b2cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2d0:	4770      	bx	lr

0800b2d2 <__sfputs_r>:
 800b2d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d4:	4606      	mov	r6, r0
 800b2d6:	460f      	mov	r7, r1
 800b2d8:	4614      	mov	r4, r2
 800b2da:	18d5      	adds	r5, r2, r3
 800b2dc:	42ac      	cmp	r4, r5
 800b2de:	d101      	bne.n	800b2e4 <__sfputs_r+0x12>
 800b2e0:	2000      	movs	r0, #0
 800b2e2:	e007      	b.n	800b2f4 <__sfputs_r+0x22>
 800b2e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2e8:	463a      	mov	r2, r7
 800b2ea:	4630      	mov	r0, r6
 800b2ec:	f7ff ffda 	bl	800b2a4 <__sfputc_r>
 800b2f0:	1c43      	adds	r3, r0, #1
 800b2f2:	d1f3      	bne.n	800b2dc <__sfputs_r+0xa>
 800b2f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b2f8 <_vfiprintf_r>:
 800b2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2fc:	460d      	mov	r5, r1
 800b2fe:	b09d      	sub	sp, #116	@ 0x74
 800b300:	4614      	mov	r4, r2
 800b302:	4698      	mov	r8, r3
 800b304:	4606      	mov	r6, r0
 800b306:	b118      	cbz	r0, 800b310 <_vfiprintf_r+0x18>
 800b308:	6a03      	ldr	r3, [r0, #32]
 800b30a:	b90b      	cbnz	r3, 800b310 <_vfiprintf_r+0x18>
 800b30c:	f7ff fdca 	bl	800aea4 <__sinit>
 800b310:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b312:	07d9      	lsls	r1, r3, #31
 800b314:	d405      	bmi.n	800b322 <_vfiprintf_r+0x2a>
 800b316:	89ab      	ldrh	r3, [r5, #12]
 800b318:	059a      	lsls	r2, r3, #22
 800b31a:	d402      	bmi.n	800b322 <_vfiprintf_r+0x2a>
 800b31c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b31e:	f7ff fec6 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800b322:	89ab      	ldrh	r3, [r5, #12]
 800b324:	071b      	lsls	r3, r3, #28
 800b326:	d501      	bpl.n	800b32c <_vfiprintf_r+0x34>
 800b328:	692b      	ldr	r3, [r5, #16]
 800b32a:	b99b      	cbnz	r3, 800b354 <_vfiprintf_r+0x5c>
 800b32c:	4629      	mov	r1, r5
 800b32e:	4630      	mov	r0, r6
 800b330:	f000 fb70 	bl	800ba14 <__swsetup_r>
 800b334:	b170      	cbz	r0, 800b354 <_vfiprintf_r+0x5c>
 800b336:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b338:	07dc      	lsls	r4, r3, #31
 800b33a:	d504      	bpl.n	800b346 <_vfiprintf_r+0x4e>
 800b33c:	f04f 30ff 	mov.w	r0, #4294967295
 800b340:	b01d      	add	sp, #116	@ 0x74
 800b342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b346:	89ab      	ldrh	r3, [r5, #12]
 800b348:	0598      	lsls	r0, r3, #22
 800b34a:	d4f7      	bmi.n	800b33c <_vfiprintf_r+0x44>
 800b34c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b34e:	f7ff feaf 	bl	800b0b0 <__retarget_lock_release_recursive>
 800b352:	e7f3      	b.n	800b33c <_vfiprintf_r+0x44>
 800b354:	2300      	movs	r3, #0
 800b356:	9309      	str	r3, [sp, #36]	@ 0x24
 800b358:	2320      	movs	r3, #32
 800b35a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b35e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b362:	2330      	movs	r3, #48	@ 0x30
 800b364:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b514 <_vfiprintf_r+0x21c>
 800b368:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b36c:	f04f 0901 	mov.w	r9, #1
 800b370:	4623      	mov	r3, r4
 800b372:	469a      	mov	sl, r3
 800b374:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b378:	b10a      	cbz	r2, 800b37e <_vfiprintf_r+0x86>
 800b37a:	2a25      	cmp	r2, #37	@ 0x25
 800b37c:	d1f9      	bne.n	800b372 <_vfiprintf_r+0x7a>
 800b37e:	ebba 0b04 	subs.w	fp, sl, r4
 800b382:	d00b      	beq.n	800b39c <_vfiprintf_r+0xa4>
 800b384:	465b      	mov	r3, fp
 800b386:	4622      	mov	r2, r4
 800b388:	4629      	mov	r1, r5
 800b38a:	4630      	mov	r0, r6
 800b38c:	f7ff ffa1 	bl	800b2d2 <__sfputs_r>
 800b390:	3001      	adds	r0, #1
 800b392:	f000 80a7 	beq.w	800b4e4 <_vfiprintf_r+0x1ec>
 800b396:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b398:	445a      	add	r2, fp
 800b39a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b39c:	f89a 3000 	ldrb.w	r3, [sl]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	f000 809f 	beq.w	800b4e4 <_vfiprintf_r+0x1ec>
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b3ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3b0:	f10a 0a01 	add.w	sl, sl, #1
 800b3b4:	9304      	str	r3, [sp, #16]
 800b3b6:	9307      	str	r3, [sp, #28]
 800b3b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b3bc:	931a      	str	r3, [sp, #104]	@ 0x68
 800b3be:	4654      	mov	r4, sl
 800b3c0:	2205      	movs	r2, #5
 800b3c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3c6:	4853      	ldr	r0, [pc, #332]	@ (800b514 <_vfiprintf_r+0x21c>)
 800b3c8:	f7f4 ff8a 	bl	80002e0 <memchr>
 800b3cc:	9a04      	ldr	r2, [sp, #16]
 800b3ce:	b9d8      	cbnz	r0, 800b408 <_vfiprintf_r+0x110>
 800b3d0:	06d1      	lsls	r1, r2, #27
 800b3d2:	bf44      	itt	mi
 800b3d4:	2320      	movmi	r3, #32
 800b3d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3da:	0713      	lsls	r3, r2, #28
 800b3dc:	bf44      	itt	mi
 800b3de:	232b      	movmi	r3, #43	@ 0x2b
 800b3e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b3e4:	f89a 3000 	ldrb.w	r3, [sl]
 800b3e8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3ea:	d015      	beq.n	800b418 <_vfiprintf_r+0x120>
 800b3ec:	9a07      	ldr	r2, [sp, #28]
 800b3ee:	4654      	mov	r4, sl
 800b3f0:	2000      	movs	r0, #0
 800b3f2:	f04f 0c0a 	mov.w	ip, #10
 800b3f6:	4621      	mov	r1, r4
 800b3f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3fc:	3b30      	subs	r3, #48	@ 0x30
 800b3fe:	2b09      	cmp	r3, #9
 800b400:	d94b      	bls.n	800b49a <_vfiprintf_r+0x1a2>
 800b402:	b1b0      	cbz	r0, 800b432 <_vfiprintf_r+0x13a>
 800b404:	9207      	str	r2, [sp, #28]
 800b406:	e014      	b.n	800b432 <_vfiprintf_r+0x13a>
 800b408:	eba0 0308 	sub.w	r3, r0, r8
 800b40c:	fa09 f303 	lsl.w	r3, r9, r3
 800b410:	4313      	orrs	r3, r2
 800b412:	9304      	str	r3, [sp, #16]
 800b414:	46a2      	mov	sl, r4
 800b416:	e7d2      	b.n	800b3be <_vfiprintf_r+0xc6>
 800b418:	9b03      	ldr	r3, [sp, #12]
 800b41a:	1d19      	adds	r1, r3, #4
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	9103      	str	r1, [sp, #12]
 800b420:	2b00      	cmp	r3, #0
 800b422:	bfbb      	ittet	lt
 800b424:	425b      	neglt	r3, r3
 800b426:	f042 0202 	orrlt.w	r2, r2, #2
 800b42a:	9307      	strge	r3, [sp, #28]
 800b42c:	9307      	strlt	r3, [sp, #28]
 800b42e:	bfb8      	it	lt
 800b430:	9204      	strlt	r2, [sp, #16]
 800b432:	7823      	ldrb	r3, [r4, #0]
 800b434:	2b2e      	cmp	r3, #46	@ 0x2e
 800b436:	d10a      	bne.n	800b44e <_vfiprintf_r+0x156>
 800b438:	7863      	ldrb	r3, [r4, #1]
 800b43a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b43c:	d132      	bne.n	800b4a4 <_vfiprintf_r+0x1ac>
 800b43e:	9b03      	ldr	r3, [sp, #12]
 800b440:	1d1a      	adds	r2, r3, #4
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	9203      	str	r2, [sp, #12]
 800b446:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b44a:	3402      	adds	r4, #2
 800b44c:	9305      	str	r3, [sp, #20]
 800b44e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b524 <_vfiprintf_r+0x22c>
 800b452:	7821      	ldrb	r1, [r4, #0]
 800b454:	2203      	movs	r2, #3
 800b456:	4650      	mov	r0, sl
 800b458:	f7f4 ff42 	bl	80002e0 <memchr>
 800b45c:	b138      	cbz	r0, 800b46e <_vfiprintf_r+0x176>
 800b45e:	9b04      	ldr	r3, [sp, #16]
 800b460:	eba0 000a 	sub.w	r0, r0, sl
 800b464:	2240      	movs	r2, #64	@ 0x40
 800b466:	4082      	lsls	r2, r0
 800b468:	4313      	orrs	r3, r2
 800b46a:	3401      	adds	r4, #1
 800b46c:	9304      	str	r3, [sp, #16]
 800b46e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b472:	4829      	ldr	r0, [pc, #164]	@ (800b518 <_vfiprintf_r+0x220>)
 800b474:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b478:	2206      	movs	r2, #6
 800b47a:	f7f4 ff31 	bl	80002e0 <memchr>
 800b47e:	2800      	cmp	r0, #0
 800b480:	d03f      	beq.n	800b502 <_vfiprintf_r+0x20a>
 800b482:	4b26      	ldr	r3, [pc, #152]	@ (800b51c <_vfiprintf_r+0x224>)
 800b484:	bb1b      	cbnz	r3, 800b4ce <_vfiprintf_r+0x1d6>
 800b486:	9b03      	ldr	r3, [sp, #12]
 800b488:	3307      	adds	r3, #7
 800b48a:	f023 0307 	bic.w	r3, r3, #7
 800b48e:	3308      	adds	r3, #8
 800b490:	9303      	str	r3, [sp, #12]
 800b492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b494:	443b      	add	r3, r7
 800b496:	9309      	str	r3, [sp, #36]	@ 0x24
 800b498:	e76a      	b.n	800b370 <_vfiprintf_r+0x78>
 800b49a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b49e:	460c      	mov	r4, r1
 800b4a0:	2001      	movs	r0, #1
 800b4a2:	e7a8      	b.n	800b3f6 <_vfiprintf_r+0xfe>
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	3401      	adds	r4, #1
 800b4a8:	9305      	str	r3, [sp, #20]
 800b4aa:	4619      	mov	r1, r3
 800b4ac:	f04f 0c0a 	mov.w	ip, #10
 800b4b0:	4620      	mov	r0, r4
 800b4b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4b6:	3a30      	subs	r2, #48	@ 0x30
 800b4b8:	2a09      	cmp	r2, #9
 800b4ba:	d903      	bls.n	800b4c4 <_vfiprintf_r+0x1cc>
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d0c6      	beq.n	800b44e <_vfiprintf_r+0x156>
 800b4c0:	9105      	str	r1, [sp, #20]
 800b4c2:	e7c4      	b.n	800b44e <_vfiprintf_r+0x156>
 800b4c4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4c8:	4604      	mov	r4, r0
 800b4ca:	2301      	movs	r3, #1
 800b4cc:	e7f0      	b.n	800b4b0 <_vfiprintf_r+0x1b8>
 800b4ce:	ab03      	add	r3, sp, #12
 800b4d0:	9300      	str	r3, [sp, #0]
 800b4d2:	462a      	mov	r2, r5
 800b4d4:	4b12      	ldr	r3, [pc, #72]	@ (800b520 <_vfiprintf_r+0x228>)
 800b4d6:	a904      	add	r1, sp, #16
 800b4d8:	4630      	mov	r0, r6
 800b4da:	f3af 8000 	nop.w
 800b4de:	4607      	mov	r7, r0
 800b4e0:	1c78      	adds	r0, r7, #1
 800b4e2:	d1d6      	bne.n	800b492 <_vfiprintf_r+0x19a>
 800b4e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b4e6:	07d9      	lsls	r1, r3, #31
 800b4e8:	d405      	bmi.n	800b4f6 <_vfiprintf_r+0x1fe>
 800b4ea:	89ab      	ldrh	r3, [r5, #12]
 800b4ec:	059a      	lsls	r2, r3, #22
 800b4ee:	d402      	bmi.n	800b4f6 <_vfiprintf_r+0x1fe>
 800b4f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b4f2:	f7ff fddd 	bl	800b0b0 <__retarget_lock_release_recursive>
 800b4f6:	89ab      	ldrh	r3, [r5, #12]
 800b4f8:	065b      	lsls	r3, r3, #25
 800b4fa:	f53f af1f 	bmi.w	800b33c <_vfiprintf_r+0x44>
 800b4fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b500:	e71e      	b.n	800b340 <_vfiprintf_r+0x48>
 800b502:	ab03      	add	r3, sp, #12
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	462a      	mov	r2, r5
 800b508:	4b05      	ldr	r3, [pc, #20]	@ (800b520 <_vfiprintf_r+0x228>)
 800b50a:	a904      	add	r1, sp, #16
 800b50c:	4630      	mov	r0, r6
 800b50e:	f000 f879 	bl	800b604 <_printf_i>
 800b512:	e7e4      	b.n	800b4de <_vfiprintf_r+0x1e6>
 800b514:	0800bc58 	.word	0x0800bc58
 800b518:	0800bc62 	.word	0x0800bc62
 800b51c:	00000000 	.word	0x00000000
 800b520:	0800b2d3 	.word	0x0800b2d3
 800b524:	0800bc5e 	.word	0x0800bc5e

0800b528 <_printf_common>:
 800b528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b52c:	4616      	mov	r6, r2
 800b52e:	4698      	mov	r8, r3
 800b530:	688a      	ldr	r2, [r1, #8]
 800b532:	690b      	ldr	r3, [r1, #16]
 800b534:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b538:	4293      	cmp	r3, r2
 800b53a:	bfb8      	it	lt
 800b53c:	4613      	movlt	r3, r2
 800b53e:	6033      	str	r3, [r6, #0]
 800b540:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b544:	4607      	mov	r7, r0
 800b546:	460c      	mov	r4, r1
 800b548:	b10a      	cbz	r2, 800b54e <_printf_common+0x26>
 800b54a:	3301      	adds	r3, #1
 800b54c:	6033      	str	r3, [r6, #0]
 800b54e:	6823      	ldr	r3, [r4, #0]
 800b550:	0699      	lsls	r1, r3, #26
 800b552:	bf42      	ittt	mi
 800b554:	6833      	ldrmi	r3, [r6, #0]
 800b556:	3302      	addmi	r3, #2
 800b558:	6033      	strmi	r3, [r6, #0]
 800b55a:	6825      	ldr	r5, [r4, #0]
 800b55c:	f015 0506 	ands.w	r5, r5, #6
 800b560:	d106      	bne.n	800b570 <_printf_common+0x48>
 800b562:	f104 0a19 	add.w	sl, r4, #25
 800b566:	68e3      	ldr	r3, [r4, #12]
 800b568:	6832      	ldr	r2, [r6, #0]
 800b56a:	1a9b      	subs	r3, r3, r2
 800b56c:	42ab      	cmp	r3, r5
 800b56e:	dc26      	bgt.n	800b5be <_printf_common+0x96>
 800b570:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b574:	6822      	ldr	r2, [r4, #0]
 800b576:	3b00      	subs	r3, #0
 800b578:	bf18      	it	ne
 800b57a:	2301      	movne	r3, #1
 800b57c:	0692      	lsls	r2, r2, #26
 800b57e:	d42b      	bmi.n	800b5d8 <_printf_common+0xb0>
 800b580:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b584:	4641      	mov	r1, r8
 800b586:	4638      	mov	r0, r7
 800b588:	47c8      	blx	r9
 800b58a:	3001      	adds	r0, #1
 800b58c:	d01e      	beq.n	800b5cc <_printf_common+0xa4>
 800b58e:	6823      	ldr	r3, [r4, #0]
 800b590:	6922      	ldr	r2, [r4, #16]
 800b592:	f003 0306 	and.w	r3, r3, #6
 800b596:	2b04      	cmp	r3, #4
 800b598:	bf02      	ittt	eq
 800b59a:	68e5      	ldreq	r5, [r4, #12]
 800b59c:	6833      	ldreq	r3, [r6, #0]
 800b59e:	1aed      	subeq	r5, r5, r3
 800b5a0:	68a3      	ldr	r3, [r4, #8]
 800b5a2:	bf0c      	ite	eq
 800b5a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5a8:	2500      	movne	r5, #0
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	bfc4      	itt	gt
 800b5ae:	1a9b      	subgt	r3, r3, r2
 800b5b0:	18ed      	addgt	r5, r5, r3
 800b5b2:	2600      	movs	r6, #0
 800b5b4:	341a      	adds	r4, #26
 800b5b6:	42b5      	cmp	r5, r6
 800b5b8:	d11a      	bne.n	800b5f0 <_printf_common+0xc8>
 800b5ba:	2000      	movs	r0, #0
 800b5bc:	e008      	b.n	800b5d0 <_printf_common+0xa8>
 800b5be:	2301      	movs	r3, #1
 800b5c0:	4652      	mov	r2, sl
 800b5c2:	4641      	mov	r1, r8
 800b5c4:	4638      	mov	r0, r7
 800b5c6:	47c8      	blx	r9
 800b5c8:	3001      	adds	r0, #1
 800b5ca:	d103      	bne.n	800b5d4 <_printf_common+0xac>
 800b5cc:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d4:	3501      	adds	r5, #1
 800b5d6:	e7c6      	b.n	800b566 <_printf_common+0x3e>
 800b5d8:	18e1      	adds	r1, r4, r3
 800b5da:	1c5a      	adds	r2, r3, #1
 800b5dc:	2030      	movs	r0, #48	@ 0x30
 800b5de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b5e2:	4422      	add	r2, r4
 800b5e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b5e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b5ec:	3302      	adds	r3, #2
 800b5ee:	e7c7      	b.n	800b580 <_printf_common+0x58>
 800b5f0:	2301      	movs	r3, #1
 800b5f2:	4622      	mov	r2, r4
 800b5f4:	4641      	mov	r1, r8
 800b5f6:	4638      	mov	r0, r7
 800b5f8:	47c8      	blx	r9
 800b5fa:	3001      	adds	r0, #1
 800b5fc:	d0e6      	beq.n	800b5cc <_printf_common+0xa4>
 800b5fe:	3601      	adds	r6, #1
 800b600:	e7d9      	b.n	800b5b6 <_printf_common+0x8e>
	...

0800b604 <_printf_i>:
 800b604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b608:	7e0f      	ldrb	r7, [r1, #24]
 800b60a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b60c:	2f78      	cmp	r7, #120	@ 0x78
 800b60e:	4691      	mov	r9, r2
 800b610:	4680      	mov	r8, r0
 800b612:	460c      	mov	r4, r1
 800b614:	469a      	mov	sl, r3
 800b616:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b61a:	d807      	bhi.n	800b62c <_printf_i+0x28>
 800b61c:	2f62      	cmp	r7, #98	@ 0x62
 800b61e:	d80a      	bhi.n	800b636 <_printf_i+0x32>
 800b620:	2f00      	cmp	r7, #0
 800b622:	f000 80d1 	beq.w	800b7c8 <_printf_i+0x1c4>
 800b626:	2f58      	cmp	r7, #88	@ 0x58
 800b628:	f000 80b8 	beq.w	800b79c <_printf_i+0x198>
 800b62c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b630:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b634:	e03a      	b.n	800b6ac <_printf_i+0xa8>
 800b636:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b63a:	2b15      	cmp	r3, #21
 800b63c:	d8f6      	bhi.n	800b62c <_printf_i+0x28>
 800b63e:	a101      	add	r1, pc, #4	@ (adr r1, 800b644 <_printf_i+0x40>)
 800b640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b644:	0800b69d 	.word	0x0800b69d
 800b648:	0800b6b1 	.word	0x0800b6b1
 800b64c:	0800b62d 	.word	0x0800b62d
 800b650:	0800b62d 	.word	0x0800b62d
 800b654:	0800b62d 	.word	0x0800b62d
 800b658:	0800b62d 	.word	0x0800b62d
 800b65c:	0800b6b1 	.word	0x0800b6b1
 800b660:	0800b62d 	.word	0x0800b62d
 800b664:	0800b62d 	.word	0x0800b62d
 800b668:	0800b62d 	.word	0x0800b62d
 800b66c:	0800b62d 	.word	0x0800b62d
 800b670:	0800b7af 	.word	0x0800b7af
 800b674:	0800b6db 	.word	0x0800b6db
 800b678:	0800b769 	.word	0x0800b769
 800b67c:	0800b62d 	.word	0x0800b62d
 800b680:	0800b62d 	.word	0x0800b62d
 800b684:	0800b7d1 	.word	0x0800b7d1
 800b688:	0800b62d 	.word	0x0800b62d
 800b68c:	0800b6db 	.word	0x0800b6db
 800b690:	0800b62d 	.word	0x0800b62d
 800b694:	0800b62d 	.word	0x0800b62d
 800b698:	0800b771 	.word	0x0800b771
 800b69c:	6833      	ldr	r3, [r6, #0]
 800b69e:	1d1a      	adds	r2, r3, #4
 800b6a0:	681b      	ldr	r3, [r3, #0]
 800b6a2:	6032      	str	r2, [r6, #0]
 800b6a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	e09c      	b.n	800b7ea <_printf_i+0x1e6>
 800b6b0:	6833      	ldr	r3, [r6, #0]
 800b6b2:	6820      	ldr	r0, [r4, #0]
 800b6b4:	1d19      	adds	r1, r3, #4
 800b6b6:	6031      	str	r1, [r6, #0]
 800b6b8:	0606      	lsls	r6, r0, #24
 800b6ba:	d501      	bpl.n	800b6c0 <_printf_i+0xbc>
 800b6bc:	681d      	ldr	r5, [r3, #0]
 800b6be:	e003      	b.n	800b6c8 <_printf_i+0xc4>
 800b6c0:	0645      	lsls	r5, r0, #25
 800b6c2:	d5fb      	bpl.n	800b6bc <_printf_i+0xb8>
 800b6c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b6c8:	2d00      	cmp	r5, #0
 800b6ca:	da03      	bge.n	800b6d4 <_printf_i+0xd0>
 800b6cc:	232d      	movs	r3, #45	@ 0x2d
 800b6ce:	426d      	negs	r5, r5
 800b6d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6d4:	4858      	ldr	r0, [pc, #352]	@ (800b838 <_printf_i+0x234>)
 800b6d6:	230a      	movs	r3, #10
 800b6d8:	e011      	b.n	800b6fe <_printf_i+0xfa>
 800b6da:	6821      	ldr	r1, [r4, #0]
 800b6dc:	6833      	ldr	r3, [r6, #0]
 800b6de:	0608      	lsls	r0, r1, #24
 800b6e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b6e4:	d402      	bmi.n	800b6ec <_printf_i+0xe8>
 800b6e6:	0649      	lsls	r1, r1, #25
 800b6e8:	bf48      	it	mi
 800b6ea:	b2ad      	uxthmi	r5, r5
 800b6ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800b6ee:	4852      	ldr	r0, [pc, #328]	@ (800b838 <_printf_i+0x234>)
 800b6f0:	6033      	str	r3, [r6, #0]
 800b6f2:	bf14      	ite	ne
 800b6f4:	230a      	movne	r3, #10
 800b6f6:	2308      	moveq	r3, #8
 800b6f8:	2100      	movs	r1, #0
 800b6fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b6fe:	6866      	ldr	r6, [r4, #4]
 800b700:	60a6      	str	r6, [r4, #8]
 800b702:	2e00      	cmp	r6, #0
 800b704:	db05      	blt.n	800b712 <_printf_i+0x10e>
 800b706:	6821      	ldr	r1, [r4, #0]
 800b708:	432e      	orrs	r6, r5
 800b70a:	f021 0104 	bic.w	r1, r1, #4
 800b70e:	6021      	str	r1, [r4, #0]
 800b710:	d04b      	beq.n	800b7aa <_printf_i+0x1a6>
 800b712:	4616      	mov	r6, r2
 800b714:	fbb5 f1f3 	udiv	r1, r5, r3
 800b718:	fb03 5711 	mls	r7, r3, r1, r5
 800b71c:	5dc7      	ldrb	r7, [r0, r7]
 800b71e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b722:	462f      	mov	r7, r5
 800b724:	42bb      	cmp	r3, r7
 800b726:	460d      	mov	r5, r1
 800b728:	d9f4      	bls.n	800b714 <_printf_i+0x110>
 800b72a:	2b08      	cmp	r3, #8
 800b72c:	d10b      	bne.n	800b746 <_printf_i+0x142>
 800b72e:	6823      	ldr	r3, [r4, #0]
 800b730:	07df      	lsls	r7, r3, #31
 800b732:	d508      	bpl.n	800b746 <_printf_i+0x142>
 800b734:	6923      	ldr	r3, [r4, #16]
 800b736:	6861      	ldr	r1, [r4, #4]
 800b738:	4299      	cmp	r1, r3
 800b73a:	bfde      	ittt	le
 800b73c:	2330      	movle	r3, #48	@ 0x30
 800b73e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b742:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b746:	1b92      	subs	r2, r2, r6
 800b748:	6122      	str	r2, [r4, #16]
 800b74a:	f8cd a000 	str.w	sl, [sp]
 800b74e:	464b      	mov	r3, r9
 800b750:	aa03      	add	r2, sp, #12
 800b752:	4621      	mov	r1, r4
 800b754:	4640      	mov	r0, r8
 800b756:	f7ff fee7 	bl	800b528 <_printf_common>
 800b75a:	3001      	adds	r0, #1
 800b75c:	d14a      	bne.n	800b7f4 <_printf_i+0x1f0>
 800b75e:	f04f 30ff 	mov.w	r0, #4294967295
 800b762:	b004      	add	sp, #16
 800b764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b768:	6823      	ldr	r3, [r4, #0]
 800b76a:	f043 0320 	orr.w	r3, r3, #32
 800b76e:	6023      	str	r3, [r4, #0]
 800b770:	4832      	ldr	r0, [pc, #200]	@ (800b83c <_printf_i+0x238>)
 800b772:	2778      	movs	r7, #120	@ 0x78
 800b774:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b778:	6823      	ldr	r3, [r4, #0]
 800b77a:	6831      	ldr	r1, [r6, #0]
 800b77c:	061f      	lsls	r7, r3, #24
 800b77e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b782:	d402      	bmi.n	800b78a <_printf_i+0x186>
 800b784:	065f      	lsls	r7, r3, #25
 800b786:	bf48      	it	mi
 800b788:	b2ad      	uxthmi	r5, r5
 800b78a:	6031      	str	r1, [r6, #0]
 800b78c:	07d9      	lsls	r1, r3, #31
 800b78e:	bf44      	itt	mi
 800b790:	f043 0320 	orrmi.w	r3, r3, #32
 800b794:	6023      	strmi	r3, [r4, #0]
 800b796:	b11d      	cbz	r5, 800b7a0 <_printf_i+0x19c>
 800b798:	2310      	movs	r3, #16
 800b79a:	e7ad      	b.n	800b6f8 <_printf_i+0xf4>
 800b79c:	4826      	ldr	r0, [pc, #152]	@ (800b838 <_printf_i+0x234>)
 800b79e:	e7e9      	b.n	800b774 <_printf_i+0x170>
 800b7a0:	6823      	ldr	r3, [r4, #0]
 800b7a2:	f023 0320 	bic.w	r3, r3, #32
 800b7a6:	6023      	str	r3, [r4, #0]
 800b7a8:	e7f6      	b.n	800b798 <_printf_i+0x194>
 800b7aa:	4616      	mov	r6, r2
 800b7ac:	e7bd      	b.n	800b72a <_printf_i+0x126>
 800b7ae:	6833      	ldr	r3, [r6, #0]
 800b7b0:	6825      	ldr	r5, [r4, #0]
 800b7b2:	6961      	ldr	r1, [r4, #20]
 800b7b4:	1d18      	adds	r0, r3, #4
 800b7b6:	6030      	str	r0, [r6, #0]
 800b7b8:	062e      	lsls	r6, r5, #24
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	d501      	bpl.n	800b7c2 <_printf_i+0x1be>
 800b7be:	6019      	str	r1, [r3, #0]
 800b7c0:	e002      	b.n	800b7c8 <_printf_i+0x1c4>
 800b7c2:	0668      	lsls	r0, r5, #25
 800b7c4:	d5fb      	bpl.n	800b7be <_printf_i+0x1ba>
 800b7c6:	8019      	strh	r1, [r3, #0]
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	6123      	str	r3, [r4, #16]
 800b7cc:	4616      	mov	r6, r2
 800b7ce:	e7bc      	b.n	800b74a <_printf_i+0x146>
 800b7d0:	6833      	ldr	r3, [r6, #0]
 800b7d2:	1d1a      	adds	r2, r3, #4
 800b7d4:	6032      	str	r2, [r6, #0]
 800b7d6:	681e      	ldr	r6, [r3, #0]
 800b7d8:	6862      	ldr	r2, [r4, #4]
 800b7da:	2100      	movs	r1, #0
 800b7dc:	4630      	mov	r0, r6
 800b7de:	f7f4 fd7f 	bl	80002e0 <memchr>
 800b7e2:	b108      	cbz	r0, 800b7e8 <_printf_i+0x1e4>
 800b7e4:	1b80      	subs	r0, r0, r6
 800b7e6:	6060      	str	r0, [r4, #4]
 800b7e8:	6863      	ldr	r3, [r4, #4]
 800b7ea:	6123      	str	r3, [r4, #16]
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b7f2:	e7aa      	b.n	800b74a <_printf_i+0x146>
 800b7f4:	6923      	ldr	r3, [r4, #16]
 800b7f6:	4632      	mov	r2, r6
 800b7f8:	4649      	mov	r1, r9
 800b7fa:	4640      	mov	r0, r8
 800b7fc:	47d0      	blx	sl
 800b7fe:	3001      	adds	r0, #1
 800b800:	d0ad      	beq.n	800b75e <_printf_i+0x15a>
 800b802:	6823      	ldr	r3, [r4, #0]
 800b804:	079b      	lsls	r3, r3, #30
 800b806:	d413      	bmi.n	800b830 <_printf_i+0x22c>
 800b808:	68e0      	ldr	r0, [r4, #12]
 800b80a:	9b03      	ldr	r3, [sp, #12]
 800b80c:	4298      	cmp	r0, r3
 800b80e:	bfb8      	it	lt
 800b810:	4618      	movlt	r0, r3
 800b812:	e7a6      	b.n	800b762 <_printf_i+0x15e>
 800b814:	2301      	movs	r3, #1
 800b816:	4632      	mov	r2, r6
 800b818:	4649      	mov	r1, r9
 800b81a:	4640      	mov	r0, r8
 800b81c:	47d0      	blx	sl
 800b81e:	3001      	adds	r0, #1
 800b820:	d09d      	beq.n	800b75e <_printf_i+0x15a>
 800b822:	3501      	adds	r5, #1
 800b824:	68e3      	ldr	r3, [r4, #12]
 800b826:	9903      	ldr	r1, [sp, #12]
 800b828:	1a5b      	subs	r3, r3, r1
 800b82a:	42ab      	cmp	r3, r5
 800b82c:	dcf2      	bgt.n	800b814 <_printf_i+0x210>
 800b82e:	e7eb      	b.n	800b808 <_printf_i+0x204>
 800b830:	2500      	movs	r5, #0
 800b832:	f104 0619 	add.w	r6, r4, #25
 800b836:	e7f5      	b.n	800b824 <_printf_i+0x220>
 800b838:	0800bc69 	.word	0x0800bc69
 800b83c:	0800bc7a 	.word	0x0800bc7a

0800b840 <__sflush_r>:
 800b840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b848:	0716      	lsls	r6, r2, #28
 800b84a:	4605      	mov	r5, r0
 800b84c:	460c      	mov	r4, r1
 800b84e:	d454      	bmi.n	800b8fa <__sflush_r+0xba>
 800b850:	684b      	ldr	r3, [r1, #4]
 800b852:	2b00      	cmp	r3, #0
 800b854:	dc02      	bgt.n	800b85c <__sflush_r+0x1c>
 800b856:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b858:	2b00      	cmp	r3, #0
 800b85a:	dd48      	ble.n	800b8ee <__sflush_r+0xae>
 800b85c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b85e:	2e00      	cmp	r6, #0
 800b860:	d045      	beq.n	800b8ee <__sflush_r+0xae>
 800b862:	2300      	movs	r3, #0
 800b864:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b868:	682f      	ldr	r7, [r5, #0]
 800b86a:	6a21      	ldr	r1, [r4, #32]
 800b86c:	602b      	str	r3, [r5, #0]
 800b86e:	d030      	beq.n	800b8d2 <__sflush_r+0x92>
 800b870:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b872:	89a3      	ldrh	r3, [r4, #12]
 800b874:	0759      	lsls	r1, r3, #29
 800b876:	d505      	bpl.n	800b884 <__sflush_r+0x44>
 800b878:	6863      	ldr	r3, [r4, #4]
 800b87a:	1ad2      	subs	r2, r2, r3
 800b87c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b87e:	b10b      	cbz	r3, 800b884 <__sflush_r+0x44>
 800b880:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b882:	1ad2      	subs	r2, r2, r3
 800b884:	2300      	movs	r3, #0
 800b886:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b888:	6a21      	ldr	r1, [r4, #32]
 800b88a:	4628      	mov	r0, r5
 800b88c:	47b0      	blx	r6
 800b88e:	1c43      	adds	r3, r0, #1
 800b890:	89a3      	ldrh	r3, [r4, #12]
 800b892:	d106      	bne.n	800b8a2 <__sflush_r+0x62>
 800b894:	6829      	ldr	r1, [r5, #0]
 800b896:	291d      	cmp	r1, #29
 800b898:	d82b      	bhi.n	800b8f2 <__sflush_r+0xb2>
 800b89a:	4a2a      	ldr	r2, [pc, #168]	@ (800b944 <__sflush_r+0x104>)
 800b89c:	40ca      	lsrs	r2, r1
 800b89e:	07d6      	lsls	r6, r2, #31
 800b8a0:	d527      	bpl.n	800b8f2 <__sflush_r+0xb2>
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	6062      	str	r2, [r4, #4]
 800b8a6:	04d9      	lsls	r1, r3, #19
 800b8a8:	6922      	ldr	r2, [r4, #16]
 800b8aa:	6022      	str	r2, [r4, #0]
 800b8ac:	d504      	bpl.n	800b8b8 <__sflush_r+0x78>
 800b8ae:	1c42      	adds	r2, r0, #1
 800b8b0:	d101      	bne.n	800b8b6 <__sflush_r+0x76>
 800b8b2:	682b      	ldr	r3, [r5, #0]
 800b8b4:	b903      	cbnz	r3, 800b8b8 <__sflush_r+0x78>
 800b8b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800b8b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b8ba:	602f      	str	r7, [r5, #0]
 800b8bc:	b1b9      	cbz	r1, 800b8ee <__sflush_r+0xae>
 800b8be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b8c2:	4299      	cmp	r1, r3
 800b8c4:	d002      	beq.n	800b8cc <__sflush_r+0x8c>
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f7ff fbf4 	bl	800b0b4 <_free_r>
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800b8d0:	e00d      	b.n	800b8ee <__sflush_r+0xae>
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	47b0      	blx	r6
 800b8d8:	4602      	mov	r2, r0
 800b8da:	1c50      	adds	r0, r2, #1
 800b8dc:	d1c9      	bne.n	800b872 <__sflush_r+0x32>
 800b8de:	682b      	ldr	r3, [r5, #0]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d0c6      	beq.n	800b872 <__sflush_r+0x32>
 800b8e4:	2b1d      	cmp	r3, #29
 800b8e6:	d001      	beq.n	800b8ec <__sflush_r+0xac>
 800b8e8:	2b16      	cmp	r3, #22
 800b8ea:	d11e      	bne.n	800b92a <__sflush_r+0xea>
 800b8ec:	602f      	str	r7, [r5, #0]
 800b8ee:	2000      	movs	r0, #0
 800b8f0:	e022      	b.n	800b938 <__sflush_r+0xf8>
 800b8f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b8f6:	b21b      	sxth	r3, r3
 800b8f8:	e01b      	b.n	800b932 <__sflush_r+0xf2>
 800b8fa:	690f      	ldr	r7, [r1, #16]
 800b8fc:	2f00      	cmp	r7, #0
 800b8fe:	d0f6      	beq.n	800b8ee <__sflush_r+0xae>
 800b900:	0793      	lsls	r3, r2, #30
 800b902:	680e      	ldr	r6, [r1, #0]
 800b904:	bf08      	it	eq
 800b906:	694b      	ldreq	r3, [r1, #20]
 800b908:	600f      	str	r7, [r1, #0]
 800b90a:	bf18      	it	ne
 800b90c:	2300      	movne	r3, #0
 800b90e:	eba6 0807 	sub.w	r8, r6, r7
 800b912:	608b      	str	r3, [r1, #8]
 800b914:	f1b8 0f00 	cmp.w	r8, #0
 800b918:	dde9      	ble.n	800b8ee <__sflush_r+0xae>
 800b91a:	6a21      	ldr	r1, [r4, #32]
 800b91c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b91e:	4643      	mov	r3, r8
 800b920:	463a      	mov	r2, r7
 800b922:	4628      	mov	r0, r5
 800b924:	47b0      	blx	r6
 800b926:	2800      	cmp	r0, #0
 800b928:	dc08      	bgt.n	800b93c <__sflush_r+0xfc>
 800b92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b92e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b932:	81a3      	strh	r3, [r4, #12]
 800b934:	f04f 30ff 	mov.w	r0, #4294967295
 800b938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b93c:	4407      	add	r7, r0
 800b93e:	eba8 0800 	sub.w	r8, r8, r0
 800b942:	e7e7      	b.n	800b914 <__sflush_r+0xd4>
 800b944:	20400001 	.word	0x20400001

0800b948 <_fflush_r>:
 800b948:	b538      	push	{r3, r4, r5, lr}
 800b94a:	690b      	ldr	r3, [r1, #16]
 800b94c:	4605      	mov	r5, r0
 800b94e:	460c      	mov	r4, r1
 800b950:	b913      	cbnz	r3, 800b958 <_fflush_r+0x10>
 800b952:	2500      	movs	r5, #0
 800b954:	4628      	mov	r0, r5
 800b956:	bd38      	pop	{r3, r4, r5, pc}
 800b958:	b118      	cbz	r0, 800b962 <_fflush_r+0x1a>
 800b95a:	6a03      	ldr	r3, [r0, #32]
 800b95c:	b90b      	cbnz	r3, 800b962 <_fflush_r+0x1a>
 800b95e:	f7ff faa1 	bl	800aea4 <__sinit>
 800b962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d0f3      	beq.n	800b952 <_fflush_r+0xa>
 800b96a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b96c:	07d0      	lsls	r0, r2, #31
 800b96e:	d404      	bmi.n	800b97a <_fflush_r+0x32>
 800b970:	0599      	lsls	r1, r3, #22
 800b972:	d402      	bmi.n	800b97a <_fflush_r+0x32>
 800b974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b976:	f7ff fb9a 	bl	800b0ae <__retarget_lock_acquire_recursive>
 800b97a:	4628      	mov	r0, r5
 800b97c:	4621      	mov	r1, r4
 800b97e:	f7ff ff5f 	bl	800b840 <__sflush_r>
 800b982:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b984:	07da      	lsls	r2, r3, #31
 800b986:	4605      	mov	r5, r0
 800b988:	d4e4      	bmi.n	800b954 <_fflush_r+0xc>
 800b98a:	89a3      	ldrh	r3, [r4, #12]
 800b98c:	059b      	lsls	r3, r3, #22
 800b98e:	d4e1      	bmi.n	800b954 <_fflush_r+0xc>
 800b990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b992:	f7ff fb8d 	bl	800b0b0 <__retarget_lock_release_recursive>
 800b996:	e7dd      	b.n	800b954 <_fflush_r+0xc>

0800b998 <__swbuf_r>:
 800b998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b99a:	460e      	mov	r6, r1
 800b99c:	4614      	mov	r4, r2
 800b99e:	4605      	mov	r5, r0
 800b9a0:	b118      	cbz	r0, 800b9aa <__swbuf_r+0x12>
 800b9a2:	6a03      	ldr	r3, [r0, #32]
 800b9a4:	b90b      	cbnz	r3, 800b9aa <__swbuf_r+0x12>
 800b9a6:	f7ff fa7d 	bl	800aea4 <__sinit>
 800b9aa:	69a3      	ldr	r3, [r4, #24]
 800b9ac:	60a3      	str	r3, [r4, #8]
 800b9ae:	89a3      	ldrh	r3, [r4, #12]
 800b9b0:	071a      	lsls	r2, r3, #28
 800b9b2:	d501      	bpl.n	800b9b8 <__swbuf_r+0x20>
 800b9b4:	6923      	ldr	r3, [r4, #16]
 800b9b6:	b943      	cbnz	r3, 800b9ca <__swbuf_r+0x32>
 800b9b8:	4621      	mov	r1, r4
 800b9ba:	4628      	mov	r0, r5
 800b9bc:	f000 f82a 	bl	800ba14 <__swsetup_r>
 800b9c0:	b118      	cbz	r0, 800b9ca <__swbuf_r+0x32>
 800b9c2:	f04f 37ff 	mov.w	r7, #4294967295
 800b9c6:	4638      	mov	r0, r7
 800b9c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9ca:	6823      	ldr	r3, [r4, #0]
 800b9cc:	6922      	ldr	r2, [r4, #16]
 800b9ce:	1a98      	subs	r0, r3, r2
 800b9d0:	6963      	ldr	r3, [r4, #20]
 800b9d2:	b2f6      	uxtb	r6, r6
 800b9d4:	4283      	cmp	r3, r0
 800b9d6:	4637      	mov	r7, r6
 800b9d8:	dc05      	bgt.n	800b9e6 <__swbuf_r+0x4e>
 800b9da:	4621      	mov	r1, r4
 800b9dc:	4628      	mov	r0, r5
 800b9de:	f7ff ffb3 	bl	800b948 <_fflush_r>
 800b9e2:	2800      	cmp	r0, #0
 800b9e4:	d1ed      	bne.n	800b9c2 <__swbuf_r+0x2a>
 800b9e6:	68a3      	ldr	r3, [r4, #8]
 800b9e8:	3b01      	subs	r3, #1
 800b9ea:	60a3      	str	r3, [r4, #8]
 800b9ec:	6823      	ldr	r3, [r4, #0]
 800b9ee:	1c5a      	adds	r2, r3, #1
 800b9f0:	6022      	str	r2, [r4, #0]
 800b9f2:	701e      	strb	r6, [r3, #0]
 800b9f4:	6962      	ldr	r2, [r4, #20]
 800b9f6:	1c43      	adds	r3, r0, #1
 800b9f8:	429a      	cmp	r2, r3
 800b9fa:	d004      	beq.n	800ba06 <__swbuf_r+0x6e>
 800b9fc:	89a3      	ldrh	r3, [r4, #12]
 800b9fe:	07db      	lsls	r3, r3, #31
 800ba00:	d5e1      	bpl.n	800b9c6 <__swbuf_r+0x2e>
 800ba02:	2e0a      	cmp	r6, #10
 800ba04:	d1df      	bne.n	800b9c6 <__swbuf_r+0x2e>
 800ba06:	4621      	mov	r1, r4
 800ba08:	4628      	mov	r0, r5
 800ba0a:	f7ff ff9d 	bl	800b948 <_fflush_r>
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	d0d9      	beq.n	800b9c6 <__swbuf_r+0x2e>
 800ba12:	e7d6      	b.n	800b9c2 <__swbuf_r+0x2a>

0800ba14 <__swsetup_r>:
 800ba14:	b538      	push	{r3, r4, r5, lr}
 800ba16:	4b29      	ldr	r3, [pc, #164]	@ (800babc <__swsetup_r+0xa8>)
 800ba18:	4605      	mov	r5, r0
 800ba1a:	6818      	ldr	r0, [r3, #0]
 800ba1c:	460c      	mov	r4, r1
 800ba1e:	b118      	cbz	r0, 800ba28 <__swsetup_r+0x14>
 800ba20:	6a03      	ldr	r3, [r0, #32]
 800ba22:	b90b      	cbnz	r3, 800ba28 <__swsetup_r+0x14>
 800ba24:	f7ff fa3e 	bl	800aea4 <__sinit>
 800ba28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba2c:	0719      	lsls	r1, r3, #28
 800ba2e:	d422      	bmi.n	800ba76 <__swsetup_r+0x62>
 800ba30:	06da      	lsls	r2, r3, #27
 800ba32:	d407      	bmi.n	800ba44 <__swsetup_r+0x30>
 800ba34:	2209      	movs	r2, #9
 800ba36:	602a      	str	r2, [r5, #0]
 800ba38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba3c:	81a3      	strh	r3, [r4, #12]
 800ba3e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba42:	e033      	b.n	800baac <__swsetup_r+0x98>
 800ba44:	0758      	lsls	r0, r3, #29
 800ba46:	d512      	bpl.n	800ba6e <__swsetup_r+0x5a>
 800ba48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ba4a:	b141      	cbz	r1, 800ba5e <__swsetup_r+0x4a>
 800ba4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ba50:	4299      	cmp	r1, r3
 800ba52:	d002      	beq.n	800ba5a <__swsetup_r+0x46>
 800ba54:	4628      	mov	r0, r5
 800ba56:	f7ff fb2d 	bl	800b0b4 <_free_r>
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ba5e:	89a3      	ldrh	r3, [r4, #12]
 800ba60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ba64:	81a3      	strh	r3, [r4, #12]
 800ba66:	2300      	movs	r3, #0
 800ba68:	6063      	str	r3, [r4, #4]
 800ba6a:	6923      	ldr	r3, [r4, #16]
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	89a3      	ldrh	r3, [r4, #12]
 800ba70:	f043 0308 	orr.w	r3, r3, #8
 800ba74:	81a3      	strh	r3, [r4, #12]
 800ba76:	6923      	ldr	r3, [r4, #16]
 800ba78:	b94b      	cbnz	r3, 800ba8e <__swsetup_r+0x7a>
 800ba7a:	89a3      	ldrh	r3, [r4, #12]
 800ba7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ba80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba84:	d003      	beq.n	800ba8e <__swsetup_r+0x7a>
 800ba86:	4621      	mov	r1, r4
 800ba88:	4628      	mov	r0, r5
 800ba8a:	f000 f84f 	bl	800bb2c <__smakebuf_r>
 800ba8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba92:	f013 0201 	ands.w	r2, r3, #1
 800ba96:	d00a      	beq.n	800baae <__swsetup_r+0x9a>
 800ba98:	2200      	movs	r2, #0
 800ba9a:	60a2      	str	r2, [r4, #8]
 800ba9c:	6962      	ldr	r2, [r4, #20]
 800ba9e:	4252      	negs	r2, r2
 800baa0:	61a2      	str	r2, [r4, #24]
 800baa2:	6922      	ldr	r2, [r4, #16]
 800baa4:	b942      	cbnz	r2, 800bab8 <__swsetup_r+0xa4>
 800baa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800baaa:	d1c5      	bne.n	800ba38 <__swsetup_r+0x24>
 800baac:	bd38      	pop	{r3, r4, r5, pc}
 800baae:	0799      	lsls	r1, r3, #30
 800bab0:	bf58      	it	pl
 800bab2:	6962      	ldrpl	r2, [r4, #20]
 800bab4:	60a2      	str	r2, [r4, #8]
 800bab6:	e7f4      	b.n	800baa2 <__swsetup_r+0x8e>
 800bab8:	2000      	movs	r0, #0
 800baba:	e7f7      	b.n	800baac <__swsetup_r+0x98>
 800babc:	24000038 	.word	0x24000038

0800bac0 <_sbrk_r>:
 800bac0:	b538      	push	{r3, r4, r5, lr}
 800bac2:	4d06      	ldr	r5, [pc, #24]	@ (800badc <_sbrk_r+0x1c>)
 800bac4:	2300      	movs	r3, #0
 800bac6:	4604      	mov	r4, r0
 800bac8:	4608      	mov	r0, r1
 800baca:	602b      	str	r3, [r5, #0]
 800bacc:	f7f5 fc46 	bl	800135c <_sbrk>
 800bad0:	1c43      	adds	r3, r0, #1
 800bad2:	d102      	bne.n	800bada <_sbrk_r+0x1a>
 800bad4:	682b      	ldr	r3, [r5, #0]
 800bad6:	b103      	cbz	r3, 800bada <_sbrk_r+0x1a>
 800bad8:	6023      	str	r3, [r4, #0]
 800bada:	bd38      	pop	{r3, r4, r5, pc}
 800badc:	24001488 	.word	0x24001488

0800bae0 <__swhatbuf_r>:
 800bae0:	b570      	push	{r4, r5, r6, lr}
 800bae2:	460c      	mov	r4, r1
 800bae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bae8:	2900      	cmp	r1, #0
 800baea:	b096      	sub	sp, #88	@ 0x58
 800baec:	4615      	mov	r5, r2
 800baee:	461e      	mov	r6, r3
 800baf0:	da0d      	bge.n	800bb0e <__swhatbuf_r+0x2e>
 800baf2:	89a3      	ldrh	r3, [r4, #12]
 800baf4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800baf8:	f04f 0100 	mov.w	r1, #0
 800bafc:	bf14      	ite	ne
 800bafe:	2340      	movne	r3, #64	@ 0x40
 800bb00:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bb04:	2000      	movs	r0, #0
 800bb06:	6031      	str	r1, [r6, #0]
 800bb08:	602b      	str	r3, [r5, #0]
 800bb0a:	b016      	add	sp, #88	@ 0x58
 800bb0c:	bd70      	pop	{r4, r5, r6, pc}
 800bb0e:	466a      	mov	r2, sp
 800bb10:	f000 f848 	bl	800bba4 <_fstat_r>
 800bb14:	2800      	cmp	r0, #0
 800bb16:	dbec      	blt.n	800baf2 <__swhatbuf_r+0x12>
 800bb18:	9901      	ldr	r1, [sp, #4]
 800bb1a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bb1e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bb22:	4259      	negs	r1, r3
 800bb24:	4159      	adcs	r1, r3
 800bb26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bb2a:	e7eb      	b.n	800bb04 <__swhatbuf_r+0x24>

0800bb2c <__smakebuf_r>:
 800bb2c:	898b      	ldrh	r3, [r1, #12]
 800bb2e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bb30:	079d      	lsls	r5, r3, #30
 800bb32:	4606      	mov	r6, r0
 800bb34:	460c      	mov	r4, r1
 800bb36:	d507      	bpl.n	800bb48 <__smakebuf_r+0x1c>
 800bb38:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bb3c:	6023      	str	r3, [r4, #0]
 800bb3e:	6123      	str	r3, [r4, #16]
 800bb40:	2301      	movs	r3, #1
 800bb42:	6163      	str	r3, [r4, #20]
 800bb44:	b003      	add	sp, #12
 800bb46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb48:	ab01      	add	r3, sp, #4
 800bb4a:	466a      	mov	r2, sp
 800bb4c:	f7ff ffc8 	bl	800bae0 <__swhatbuf_r>
 800bb50:	9f00      	ldr	r7, [sp, #0]
 800bb52:	4605      	mov	r5, r0
 800bb54:	4639      	mov	r1, r7
 800bb56:	4630      	mov	r0, r6
 800bb58:	f7ff fb18 	bl	800b18c <_malloc_r>
 800bb5c:	b948      	cbnz	r0, 800bb72 <__smakebuf_r+0x46>
 800bb5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb62:	059a      	lsls	r2, r3, #22
 800bb64:	d4ee      	bmi.n	800bb44 <__smakebuf_r+0x18>
 800bb66:	f023 0303 	bic.w	r3, r3, #3
 800bb6a:	f043 0302 	orr.w	r3, r3, #2
 800bb6e:	81a3      	strh	r3, [r4, #12]
 800bb70:	e7e2      	b.n	800bb38 <__smakebuf_r+0xc>
 800bb72:	89a3      	ldrh	r3, [r4, #12]
 800bb74:	6020      	str	r0, [r4, #0]
 800bb76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb7a:	81a3      	strh	r3, [r4, #12]
 800bb7c:	9b01      	ldr	r3, [sp, #4]
 800bb7e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bb82:	b15b      	cbz	r3, 800bb9c <__smakebuf_r+0x70>
 800bb84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb88:	4630      	mov	r0, r6
 800bb8a:	f000 f81d 	bl	800bbc8 <_isatty_r>
 800bb8e:	b128      	cbz	r0, 800bb9c <__smakebuf_r+0x70>
 800bb90:	89a3      	ldrh	r3, [r4, #12]
 800bb92:	f023 0303 	bic.w	r3, r3, #3
 800bb96:	f043 0301 	orr.w	r3, r3, #1
 800bb9a:	81a3      	strh	r3, [r4, #12]
 800bb9c:	89a3      	ldrh	r3, [r4, #12]
 800bb9e:	431d      	orrs	r5, r3
 800bba0:	81a5      	strh	r5, [r4, #12]
 800bba2:	e7cf      	b.n	800bb44 <__smakebuf_r+0x18>

0800bba4 <_fstat_r>:
 800bba4:	b538      	push	{r3, r4, r5, lr}
 800bba6:	4d07      	ldr	r5, [pc, #28]	@ (800bbc4 <_fstat_r+0x20>)
 800bba8:	2300      	movs	r3, #0
 800bbaa:	4604      	mov	r4, r0
 800bbac:	4608      	mov	r0, r1
 800bbae:	4611      	mov	r1, r2
 800bbb0:	602b      	str	r3, [r5, #0]
 800bbb2:	f7f5 fbaa 	bl	800130a <_fstat>
 800bbb6:	1c43      	adds	r3, r0, #1
 800bbb8:	d102      	bne.n	800bbc0 <_fstat_r+0x1c>
 800bbba:	682b      	ldr	r3, [r5, #0]
 800bbbc:	b103      	cbz	r3, 800bbc0 <_fstat_r+0x1c>
 800bbbe:	6023      	str	r3, [r4, #0]
 800bbc0:	bd38      	pop	{r3, r4, r5, pc}
 800bbc2:	bf00      	nop
 800bbc4:	24001488 	.word	0x24001488

0800bbc8 <_isatty_r>:
 800bbc8:	b538      	push	{r3, r4, r5, lr}
 800bbca:	4d06      	ldr	r5, [pc, #24]	@ (800bbe4 <_isatty_r+0x1c>)
 800bbcc:	2300      	movs	r3, #0
 800bbce:	4604      	mov	r4, r0
 800bbd0:	4608      	mov	r0, r1
 800bbd2:	602b      	str	r3, [r5, #0]
 800bbd4:	f7f5 fba9 	bl	800132a <_isatty>
 800bbd8:	1c43      	adds	r3, r0, #1
 800bbda:	d102      	bne.n	800bbe2 <_isatty_r+0x1a>
 800bbdc:	682b      	ldr	r3, [r5, #0]
 800bbde:	b103      	cbz	r3, 800bbe2 <_isatty_r+0x1a>
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	bd38      	pop	{r3, r4, r5, pc}
 800bbe4:	24001488 	.word	0x24001488

0800bbe8 <_init>:
 800bbe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbea:	bf00      	nop
 800bbec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbee:	bc08      	pop	{r3}
 800bbf0:	469e      	mov	lr, r3
 800bbf2:	4770      	bx	lr

0800bbf4 <_fini>:
 800bbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbf6:	bf00      	nop
 800bbf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbfa:	bc08      	pop	{r3}
 800bbfc:	469e      	mov	lr, r3
 800bbfe:	4770      	bx	lr
