{\rtf1 \ansi 
{\colortbl;
\red0\green0\blue0;
\red255\green255\blue255;
\red255\green0\blue0;
\red0\green255\blue0;
\red0\green0\blue255;
\red0\green255\blue255;
\red255\green0\blue255;
\red255\green255\blue0;
\red0\green0\blue128;
\red0\green128\blue128;
\red0\green128\blue0;
\red128\green0\blue128;
\red128\green0\blue0;
\red128\green128\blue0;
\red128\green128\blue128;
\red192\green192\blue192;
}
{\fonttbl {
\f0 Arial;}{
\f1 Symbol;}{
\f2 Times New Roman;}
}
{\*\generator Apache XML Graphics RTF Library;}
\fet0 \ftnbj \paperw12240 \paperh15840 \margt720 \margb720 \margl907 \margr907 \headery0 \footery0 \itap0 
\sectd 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 {
{\trowd \itap0 \trleft0 
\clbrdrt \clbrdrb \clbrdrl \trql \cellx1600 
\clbrdrt \clbrdrb \trql \cellx5600 
\clbrdrt \clbrdrb \trql \cellx6500 
\clpadt100 \clpadft3 \clpadl40 \clpadfl3 \clpadr100 \clpadfr3 \clbrdrt \clbrdrb \clbrdrr \trql \cellx10580 
\intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs24 \li0 
{\*\shppict {\pict \pngblip \picw103 \pich100 \picwgoal1500 \pichgoal1456 \piccropb-44 89504e470d0a1a0a0000000d4948445200000067000000640803000000ac0bde6500000300504c5445ffffff8b8b899f9164fcc616585858afafb0e7b61a685316d2aa29f0ca1c000001e7e7e634290efefefe453610d6d7d796771cc5c6c7767676edc41d8b7735a6841a574514363636272727ba971c4a4a49846a1adbb51db99424656666caa41ffed21d171717fedc1ef3f3f3b8ab85a886208b7d59ffe51c785f1873694fc39d27d3ae1c544a2b261d0bf5d21dc39d1d1a140acdc9bab699467967316656298d711ab28d1abfb9a5a27e17d7d3caae8b24fed116fde922b0921be1ba1ca19a85e3e2e19c7f1addddde695f45977f3aa38a3ef7d81d5d5745ffd918110d07806516f3f2f02b2b2b343332cbcbccead1219f9fa0fafaf9303136f9ce1bebebeb9c7811dedcd6ae913ab8b8b9b390247b735cf0f1f16c6c6d4444441c1c1cd2d2d33b3b3b222323f6f6f62e2f2f070706e5c01c807f7f9796975d5d5d9f7f212d2d2c1f1f1f121213303130eeeeef4e4f4f5050508684810f0e0e6262620b0a095f5f5fbca7617d7c7cd5be214c4c4cc0c0c0545454bf9f1b403f3ed0d0d0a8a6a30000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000288b7d10000000174524e530040e6d866000000097048597300000b1300000b1301009a9c18000019244944415478daad7a79541b57bae75555492aed120289552c020166b7c12cb623305e02a463136363abdd9d98b63b6e92f44bf77b6f72cefc33e7cc5f93f7e64c6626eff879b2e0749256e2784bd28e773bc698d85860162116b14802b10821b494d692543525810db8e3d8dd9d2b53ae5bf7d6fdd5f7ddefbbdf722f0d3c5f6904f62afaed8e4c19759f3506c014687858fd7f6bc3e0c2f3bd0f3f5fb7ed82be3ea6879b97b4189c7566f43a196c36c4d5073bb3d158e3730d407b769796f8ce8efd6359d3439c45819f00201d00038050673acf517ab7ca365523fdef3f033da2808769c8d43a46b8b9dbb37b089224b1c0be072481430de1c07ddcbb697aca51512530fc4338bf7f78508096f44d2b36f610b6060264562a5264c2ad6315b97593f07451e200d1c04feededa259a0dfc2176e4efc4e1d1ffab9973abb6b3e42ed9c0482bcac3f06f4ac8eb95f4cb332185c0622c3129f1e26c61e054d3e71273986b8a1f79adf7ef999fa6bc31f242817f02a870988bd1b84c70e2c92eaa8b7597403d10b9d4ad9f32792cefb86ce26fc5919741511415b8d860d1ec076d9161bbc30608a0d49d1f10e970423b75d74ae8d3bd6c123da1fa9642ca4e1bbef037f1adb2d674b57270c1aeb2700abe1dc17b7b5b9782beb4e00293c076a72e56c8a70f4cedf9cb96c550d6956e436fd959cee5c3dcce235778524d16cff8fcf4b4a47cc15a0ab8818a652463ce521f7d32d926c9e981088c05ffaa3d0098e30c6ed5522f2064635030510f80b41ec2625c6af9b4bfa0b7fedbe7a5a73a6e60c15d3006b67baee77f3704e48ba0669c695bccf0b9fcfe243d2e61334816e830d8d3ed620f3dc6c1c40fddef2bf1cfa0ca6b611e3d7ea92a687f2e9c97c5376d0eafe9c844a5b06b08404a070b0b7ae8f6f86d377092b4d96c2693c966b39304b4d3a5036e90cb9901decaaf87bce9e7b61970f1d442c8566e7c364ee304986c58b0b58aed89091f024898374d7772464b0648bbe6c9ae5a1b89372f8ec757eb851076f4b6ee97a28df2ced7bb9c39952cc3b3705af8613d5a7c5d9a76d53ea8517020ee70d8b37180343d4d5eb5767ccf270280598749a2af12bb8cca74745652e6f6f69fc6917f4feac87da75a37f932ef032e37c90ef97ed3b90c821fda727fd7e87fb9b7a23a45a34dbae55b0dd9304b2802082abb32f87206a78f704d3f2815cee23f81239fdca8e31f506f4fb1b3da14f16646d09e6f78c4ae4a89309bd500a59af0e61c657701d45bdab74a94733e80e59ac3c450cd976f953c48ac18a8e8a6af0382d6567e19817183e6b8a5b613d04b2e760ecdbd427fab94ba10f181f7466d55bc846f4f027edb3fb1414b73d3a35789a37437ab39ac3af1cba580746238f9ea9e1aded3e86914010be25685af967fa8324046d436695b6e38b2657c57a253467415862fd6db46356fdd07d35b24efab623ea9bc0f376f8ed2a52162e7dc85d7e457fbb2e45baf920b7393c586a7e04c10839e1030666f3ed17a23dbbb33bcdcefc866fd5d183f372d395bfe4db2b3e874b1fe0ff35ac0957e8f6ef40f0a7004bef6068fead924936fb8f5822d866dd7e5b96bae247a130d47ba56c746d6e8cde460da948a3975cbd2da9ed69efa27e91b84431076d23f761ff9fa554d69a18481b333db1809c0a906a081de517f8aac5d4ced68ca3e813427f7a2e7f69d854f8b481744886d232d6d9085a4cb277e849eea9b3595c9daec80f46e6bbb58835a8547fea36738fd7aff86b9639fd5a494a11cb14fae1e80c11da28a128dde9e638bdb93b2d5415ac635efa1f3b15786777f43cd92ffa09de97aa02b0b0f9274a27f8f1eff2b9c9676bac576bb49c0f46bc7fdec25378ff35dd3c681d2d8f8d3f98c9d67e2c0a97bf7ba43ce605ab274c38c35276f826fd168867f78ab7d6faa68a4a05637a60a8f52a3900b2c8c9160579213385143cc1c69ff2b9cc1dcd99055e5443ed3ca788b4beee3b1352561485b847cc32a3b732f34dca71a7ec11a44e29270a94992e2ed67a72fee32b0d2ae80a162c4a4bb5455e110293b392160678b03f6e46b733b163df556be6cc6fe048e609bad64b2d5fd7db696bb50311802fa0dbeb6e260de5c4c51fab98862f186130b2c8b81785119fd6e152f5e40c32dd36136cb4d3bd8d6ebc593734f8f9b9953ca9d3d14101d560a758b01d5070b5383fb75f83abbd0f2355137ac97e6679d84840cc65635e0e7c4e6fd4f509ef77144f7bf44fc1b7b14c94fae25ad3726210111d8443d6fb57d22c5ca6338acaf5e3a0ba526e9ecaa3080d561f914ec5c47cf602eda636d914a3f5488a0c5828b00046c324b4669ba474ba9f208ce027b7bec2b6b9c4a1bf94555c64634db33edded0518d46f76a370e6a17fef4a2af6c3034e3e2f514257d19388cc51c5a714f96e9e1b47e2d543ac2975f528bb87efeb234aa803af29fc2ef635842cb4f50d73572d7cdfd6c6086d9b44b8d27a34f15565bca1c11b9fb67c8ff6f5c08c540f5080b9a38ae6e6a83428cfaefb0559cbd66ef1471c4137b02491ba387d6ad4b09b8ef65751416cc8b3897dc2bcfeba5a12ff7fb973f45eec7e79717e8e3efef4ba4d05bfa172c1475922f0023ae82def618a71ac662138523a9a714a4df5da75ee3d07ceb3a7237425eeba81024ff3b78c74302f69fc0abc04be3bc0bdeb48134d3d948bf300d4dd3477d31d811fd3ae6d67bee562fed1424b6fb50ec11ce7ffb1f123b450ea296e161917e0dcc5d384cc9848a8fbbc516ca0b882cbb14872022b2fc12e0cc0b00a4b89810e56f21c945836b7d2a1989ee3cf11aec538bd89ef20b2b72c089cb9a6adc32899e96bb048eb93530fdfa258c9a71e3ed62e43fabd971013602c30882507f70e4a688ce8e5bfab0e0acc00308b164ce45aebe2a75076f405518da87d383bbfbf0657a0e0eda3ca12628f644f548acb87d0dcc1c4ef93c377dbff9acf9bda7ba934739c0d64e8984c2c326d650144e2045faedddaed67660b163519c96386d6a50f8f9aeb372029e77afa1dd48d922c03b7ca619fbe8e8d33dda8f8e5e02af4014107b5abcca7305e99c8355ac8b166e9a57a2c12238079cf67eb8c5cd6d93f9030dab42c0655861cae72565ee33cf88055e853ce30a0ac8f65250bd8620014d5f2b3aab9871d5dd8ce0f0fef89fb583134dbc403749ae2107c1b7df064dc49f8f89eccf0c6e44f60fdfb6236a481c5a1556b9abb4c37d3c4877dd2de8dad146d91f89abf432de6af19ee66292c4c784b7b697524e189dfe2f919939fad133808ec2c8b58380f0d57eb96a34659e8cad8e10578dd8528d3c0c01291d26064ed0608027e4dc7edccd11bc47618a80fdb5080b5f7b064ee835bb8a529c97bbb6ad8a9159c2b83ad142820cd15c3f4af18d2eaafd0b512b46ba88c9f54bc13f585aef2cccc1475ce75abf000dd60b7063ec84e7b0a6fac6fd60912dc5f633e268d00cfbb10ff32a3e40b6cd660ec15543a929675a3cf9bd1c1b31037ece822d484dbb2fe5f6856650e72c34c9707403b088b612dce08a7ecab9dc70189147b480d27e3975e522917f918a4a0e513faa50170094108240c872cb32b3102e57b182b3ed7739936ab60fa4cbdd1200abae23185974f3ee52123a155d38e4366bd5a24059366b7d5313d82701a8d5494ff40490008106a462d39c72124d64b1e65026b6b9fefc218f9524a882ee9fc52396f3fece502da88a5a2760f2c0e310375557e849260df0f6be6ac2965dd487e55af2a3966c91871a01a9b78a18612323c610efb742fb6f3717e6168ebf5208e341f1bd7d59b1b6ecac8ecca4d11b3056c99cfe353369fbbddea26184048ad4c9bc456df7ca42371bac29db78fec83956a8cc447bfd13d94cebe8a0259c942a8fda99aec8da9ad003c7545d11eff80080d489d6658306d20d1071b03bbc5cb138c2156eda4a05e49c0715463b65e10182edd4ae682b92662d4eb2c84e855fa6e3f0c3cc8570d6edbdbd05be84bf441abda861038f770bc04bda84cd77a9b54068773a68d1e2a4fdf681566870448b57e24e5e6000933d5a33e2a094b0b67e021dd3c4c7591f11f4e2a237517cc9c34f1b8060959ee15f2891747be903519fbeb03fc62924a782e93e9fe476e0b77d812263609fdefbcb9e50884cfb9e50326cbe70a40017489eb74139a6682d4882112b340c29753be63495ce57a23394659ab70e4c36f6124c240b96281c4e6e3e9bcdcf32458dbce9758d0b33c69481b1a4381ed69da318f03324e834139405c446984873668e93e539b1d3d427efea279c09d3e549d1dadea53471883fe2eac1e2d1b1e12841f99e292621940e010c65c19c191325149f30777d0a4771e43782842fec14f5902e6000dc9142b191d09a81d43a17b4f05feb4e1bd2013830e3730190dc1da285a701770a7d480dbbc13bbec08b5f4ada9dcf6a2f8fd91921a86126c6411c200733dc737b295e0940b553052e1c26967d9af0461cd9f696675f45a4ba10b9a0c2486ac2ef67fa3f47e6e4a002784a6d399424445fd8fb425261c4585e2f57c44fdf9730060674e0fe5c743d75185c28b8442cfb33537100a8bb500046a375b5e9b0b90c9bed115ea354814e791cf3911700e8f1d03d414f71ca644a24a86a27c6f782ea0425753f7fb6549dbb89d2fe6ffda5004ca6f8fdd4b7a522aa28e31440e5b9a6809bc024cc94cc1e4413ff12430cc051a6e20678f6459313ab9c7739c3eca1628ed6cfd82d34efcd4169d9a5637b34c284b9c64112d4d821866b002ecb31e1151adbd26620906b056e21a20dcdf0117610d7526414d8e973e57e79ef06612f0ac9aca87a74695b1854aca8825b04df5f922cf9e07d21208d13201890ea04593a9d0db5e9e4efa5f608723a320168efcd110404e95d508046b93ba1910de8449cc05de886a95fa53b075d89269d27faaffc96726d6a69f901a7bbc97d4511acfa82003f6f517d9330ef96e6dd92cfbbd890d4e1047c2e159c7e0efdcc3040980efc0050f30f0ab641d2603a7041c74bdbebd1273f07e2220aa080e4a01582a8953aeac670b910d500a980925aa195549b1c8a3452fac0e52e77592d3acb1800becbc0504db6435f5461804f83d4488f737d2fc5d943dc0a3f183e84820fc4cce6d1fe56ca80db2b456fcbbb45a12e70ab19059d6ffa8f2fd56ec46b5000b9b0f870d7fa11ccdc3001ea224eac3704bd30e901a8f31cd043b1ebcdae513a9a6aa6dcf7eb943f22605d02b24f019203cf493e36003e87ea708712e34bcdc398b513669b403eccc589ddeb710cf30999e0320ba0205c07890c712a8788320799b8726da70ff62ff6c9199bd56053350063e931c53dced64d96547176ec41e08e78e6812f0098f91884b01cf1a05b95ae109a773c91d86427c976a8c86ae004637cb8782ec178a72cab8f6178ebe15af780cd71945eb40d0152411b8354b17d067652a0dca33168ed5a61c02db59165e63004c3f1a63822c0b26b671c25993f48d6bb7af12998909f021760bea31f434c193001d20452332ce3eb7a71c80ea05a21f14f6d55af3a2740bb299112006a9a7894ddd197ac389e2023a275fc8e91e0d27a7a6c60407d2119ccf04010c0c91d95435085ad2ed6ae23d7667ed242428f776cecf0004658a04c9a7eb484f3d05ce41b908ca4950fb01758bf1f9118211997678a71547490aa3ebe8dc84f5897df53b0fa10b28ef80cc9ecbd4f42d26d9e42806b08b50be06be552df3bc14acba764831fb1a49969bf332582b7a6d299b18506755826dca6de3f4d3d5f888431624a55e438b36aeece3a7226272599807e8e6257cc4e00a7dd34fa8e7dd0e8d77924c0be7682c8d4c98027e60eb2602732efbbe7ba440fdf3ce19c8225c3bfd1e00bc8a8606c02a477316ab485e6dbd5a6ac4e51e624b49e6f2f041c3bb69d532926d220b49f062ac7683e623bb8a5b00b8c4ff8a32af5d3d714f5b39e28fb985eb754f99592f6c38bdf6110485aaa0e020568290db9b39f78f5e9303fd2f4e4934e3c2405db0860e6200b91b8315b6275350750ffe99033fc733abe8292c95d0521412f668e29ec8ac4592fff90314448abe1199bb0fd897469131c7ee678bc687e80e715afd752b9dd460fb5da60309b2af95f5824ffc6582a08c22074db127e29fe71b4adecf1539345873f79ae6f7ffb7f03f86d6a6cbde271881a440ac4ed96eb2e39e741e1725ccffbe3ff29b1eba5dbce2a4872147e1cd2fb6c04505932b89e9f4420018d32c35c302568a302e779e1c4da704ec5649ee40a5e325e588eb70f9c150742cd21415b34a67c44d078e93075dfaa464033f6d36ce358b881d3919521defe5860a95857aaaf053795f70e89dec796f396c16d81b0f244130972498cf1a863bbbc3fa86c07278ec484fefd9d9fa248fcee1bb7ea226ce0ba7ca1d5d929efd01f57b340678e33f0381f52c989fb2e7424c677825b3ce4786cbd2171bd31bac5a346f67b3e7ae7ddbf8678e7dd77defdc3e9fa2831140cf9588a5413b384525d9bf6b1eaeca18fa279976853598a5eb433ec3c1f387a45103af628314efa1f26702841cfca48f749737d1b373e7c122777a3efe1e40e52d81d85d93eb56a79e02df7065af8973cc34946eefc6abe4a50a6f3849a523d27a18de81ad986c449d8f2c41e117eb69faa63e051e47d14f028c2cfd45ff8c5b27e866969ab3072c2c798023c9a4bd56ef5a06bf2628da46e873109bffa0b753829f9e1aadf2377f0cccb3c97fa40a948f6ee511e88bc16b97ef4067106ec6346631685d1bfcab408d75cc5ed4d4b8a93dc58b2b26d6dde9293c41a818f2fb55b5a3dda09e99af489d19f96fe285697d66132bfe55224fb7667f65fdbea4f3fce69081e7dce326d35295f10aa04f369054e28bec7d6ee2f78383312f949ee61e989bbd37c636bf4d9af99cc3fe88f9290fb512edd82c7f9ce437b188c3d02f878e0578f0890e7e19970081cf8d747091beeeca7c4718b1906566edd0acce3fdb9960942db04c8ef0e9f40f8f9506284e9bffafc4de6e479002182fa3f3f3db1204f3162815f536bcee1d8d96f7fe73b0990145fa04e2d3dec398988324557b1f579e5def4f9d85bbac1ad9771023667f53468f98c4c0e10febf63c5bdaf7732600e59f9635b4d2a9d90619895d544e660bbfecccef0972148164ad971aa79abe7a482c82f55634fe6c98d32738683ac1956f5e18171a7cb896deacb372769aa4ffed37f107bbe4fa69bd15066fe16ed2a4441cc74c81183cda7d58999bb33f316d285bd9bcfbd840b4244f86aebf9879daa1f3214a6febfde5fa8a46f06fc1bbf082c790ef7d3b6e00d68ed572f9f8c4d2808e76a35c4ced9a983eea52983870168b40c270d665b1f148471ce4cc5d46e9eff3adb98200dbb8b3f7dbb9d147149bd4a94d605faf834f1573fb28f31b25b6faacd3bad946efeec70ff38db9dfd5ee3a0f2a182fbf966f9a2476b87f2ccceb272284067eed6d33363ed89a2db3175f949b16581e1785dedf9ade7b6ebbeff97cb02ccccd41f8716051a6eba6062751b63edfe4fef9e9b9ec1574e49d19cd310af4ebf684fc9beb4258ceb94a69ec8ae9cd68e1bfbb3714b682c105cac98f61ba070e5fce793e62de299b19bc1fed73f2edef5157f76f1b5abc7d532a40d49411abab01fdf67eaaae94e36390d39375a34f8303d26f1e13daea4a320ddc57481e2d2f87af9201525dba3e98fb8fbcaed5dc01df70d7d6fcf40aeab62e88f5bfb477053c200ffc55394777f510b6530323fc59ebaef7ce06c0a6b0a485ff27e01e4b12685639000e8b1f70f587997bd21e48f909ff16f8d57a24260f1f4f9c15be6ccf92febbefde78ece0600c5dc9d4c0e5376a1497046751292cdbef81df6d47d40f0d50bd3cc6a2ac05d683a3eb16966d02e9429fcef83b81fae85782c3ae2f9e8247b695fd4e718e4be4ae97dda8494e080b9e13778993746c5bf58e287408bdde83a89c8663deb619edc3f35d63c08a4efffb02e76b1b00d0aec9d24bc588e6dea95cd9db5aff4147c5c5b920dd2a2cb79730afb07a0b99f37d0f009d0e23da3fe59d23971e41a3872214fa045448e5d06eca7f7830dec0d8e44df95126f306f88dcd21dce4f35c7b26e69e03267ce955fc7ebe8b943d1ddc17284b81f7105995c0d50dae87038373134a7399e315ff9676d38ce53750d7bd6fe76307fe7ad9cb10745c455e6d11378c5f72ca6c75b6849efd0e9a860a19879b120aaaadd86d4c8218d6e1d7b5a393b27cea4bb736f033eca797057e9e2335d06ecd9fbf563318e9880ade8f4e15c775ed145e86067eabc77abd5cb0a6535dfa6c05656044f2f50c54cc32ff4d15c4c648365d31d6d93b9e1f6430f546498ad1ec79eef9cc3014b171a224033d71007ab81ea2b5eac99b238c931aceec8810db0727ea71035200adec8022d7ad2c157066e02c5704e4ecec085e73db7a14332f62d5973eef4a6f316362bfdfdfe589b2886399bac47b64ef3fc4c92a435f689043e32618131b088e3bb0bb2cd25332386d65e6ff2d02beff53ffff910fb4cd214c622d3ba07957402aada749570e6624b13e9d61916995192e215e95be6cd02eb946c0427555bbc28a9dfdea9d28d25091ba7bfc6ffb673358dc69d1795e72896345f7ec5db5ecf7244938d337361034837a40378391855a1ae254d1988570348901472c96e3d6d38e4690d17808bcf637ab8d2d3006acf9b22352d240b38a226bc7c82724ef4ad0ebc63fbc586abbbd9d4e0082f29b4244bbdf0f79de3fa7d07b6e9213c4b1953d54ddf2e887689569a0ab09b19424dd399a6b3b4320dd817a1536ec920d28d50fc85bff77c55d77c257d8e9bb2cbee11ea0243453109b35329178bf11c6d0d3de3da9e3cb43bd0a7f12ea2f19baec5c570ae8ffc43e7d21a5334563e6ab5fa98a9e5cbae9adc7070f94631cea6b345f6893216e7bb9fe1fc1b68c43d3e1b3f1b745bb330838052210805ce58cf210730f95d3c39ff0cf6b39cb38b46053b44a7150cdb64310056b09c83eacb10430b4ad0f67c03fc7f95fdaf41ec0eafd70000000049454e44ae426082}}
\cell 
}\b0 \qc \cf1 \f0 \ri0 \i0 \fs24 \li0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs36 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs36 \sa0 \sb0 
Sierra Circuits, Inc.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
1108 West Evelyn Ave., Sunnyvale, CA 94086, U.S.A.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Phone: 408-735-7137 Fax: 408-735-1408
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Send RFQs to: files@protoexpress.com
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs24 \sa0 \sb0 
www.ProtoExpress.com
\cell 
}
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs24 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 \intbl \intbl 
{\qr \b1 \cf1 \f0 \ri0 \i0 \fs36 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs36 \sa200 \sb0 
Quotation
\par 
}
}
{\b0 \cf1 \f0 \i0 \brdrt \brdrcf1 \brdrw20 \brdrs \fs24 \brdrr \brdrcf1 \brdrw20 \brdrs \qc \brdrl \brdrcf1 \brdrw20 \brdrs \ri0 \li0 \brdrb \brdrcf1 \brdrw20 \brdrs 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs24 \sa0 \sb0 
Quote Number:\u160\'3f\u160\'3f\u160\'3fQ1594905-1
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Quote Date:\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Dec 13th, 2023 02:14 PM
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Quote Valid Till:\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Jan 13th, 2024
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Quote Printed On:\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Dec 13th, 2023 02:14 PM
\cell 
}
}
}\qr \b0 \cf1 \f0 \strike0 \i0 \brdrt \fs16 \sa0 \brdrr \sb0 \qc \brdrl \ri0 \ul0 \ql \li0 \brdrb \intbl \row }}{
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadl40 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx2740 
\clpadt40 \clpadft3 \clpadl40 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx4440 
\clpadt40 \clpadft3 \clpadl40 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx7760 
\clpadt40 \clpadft3 \clpadl40 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Customer
\par 
}
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b1 \cf1 \f0 \i0 \fs24 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs24 \sa0 \sb0 
University of California, Berkeley
\par 
}
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Payment Terms: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
As per ProCIM (Terms as established. If no terms established, then credit card or COD.)
\cell 
}
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Address: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
55 Laguna St,Ste 117C\line Ste 200\line San Francisco\line California\line 94102-6342\line United States
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Buyer: 
}
}
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Anita Flynn
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Phone: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
(510) 642-6000
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Email: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
aflynn@berkeley.edu
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Fax:
\cell 
}
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Account Manager : Justin Blakely
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Phone: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
408 735-7137 x 9910
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Email: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
justinb@protoexpress.com
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Fax: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
408-735-1408
\cell 
}
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadl200 \clpadfl3 \clbrdrb \clbrdrl \clbrdrr \trql \cellx2740 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 \intbl \row }}{
{\trowd \itap0 \trleft0 
\clpadt20 \clpadft3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs20 \li0 
{\b1 \cf1 \f0 \i0 \fs20 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs20 \sa0 \sb0 
PART NUMBER: 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs20 \sa0 \sb0 
Proper-V2/Stac V1 X1
}
{\b1 \cf1 \f0 \i0 \fs20 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs20 \sa0 \sb0 
\u160\'3f\u160\'3f\u160\'3f\u160\'3fREV: 
}
}
{\b1 \cf1 \f0 \i0 \fs20 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs20 \sa0 \sb0 
\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f
}
}
{\b1 \cf1 \f0 \i0 \fs20 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs20 \sa0 \sb0 
\u160\'3f\u160\'3f\u160\'3f\u160\'3f
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs20 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadl200 \clpadfl3 \clbrdrb \clbrdrl \clbrdrr \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 \intbl \row }}{
{\trowd \itap0 \trleft0 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx1350 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx2640 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx3690 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx4740 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx5990 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx7860 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx9150 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Quote Line Item
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Quantity
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Turn Time
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Price
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
NRE
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Testing
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Other / Misc.
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Line Total
\cell 
}
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadl140 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx1350 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \trql \cellx2640 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \trql \cellx3690 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \trql \cellx4740 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \trql \cellx5990 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \trql \cellx7860 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \trql \cellx9150 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Q1594905-1A
\par 
}
}
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
PCB\line Fabrication
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
16\line Board(s)
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
5 Days
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
$298.67\line Piece\line Price\line 
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
$0.00\line (Tooling\line waived)
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
$0.00\line (Testing will be done,\line charges waived)
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
$0.00
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \qc \cf1 \f0 \ri0 \i0 \fs24 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs24 \sa0 \sb0 
$4778.72
\cell 
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs24 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 \clbrdrl \clbrdrr 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \i1 \fs16 
{\b0 \cf1 \f0 \ul0 \strike0 \i1 \fs16 \sa0 \sb0 
Progress billing may apply. See Terms.
\cell 
}
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i1 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 \clbrdrl \clbrdrr 
\clpadt40 \clpadft3 \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Notes:
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
 2 DIFFERENT PARTS, DUE QTY IS 8 OF EACH PART
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }}{
{\trowd \itap0 \trleft0 
\clpadl200 \clpadfl3 \clbrdrt \clbrdrl \clbrdrr \trql \cellx2220 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs24 \li0 \intbl \row }
{\trowd \itap0 \trleft0 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Layers
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
6
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Indv Brd Dimensions
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
4.900 in 
}
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
x 
}
}
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
3.400 in
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Array
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
[2 Boards] 9.996 in x 3.400 in
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
PCB Fabrication Spec (IPC Spec)
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
IPC-6012 Class 2 - No Coupon
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Route and Retain
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Edge Plated Holes
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Material
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Isola FR370HR
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Scoring
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Min Trace (Outer layer)
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
7.1 mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Material 2
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
None
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Dicing
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Min Space (Outer layer)
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
6 mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Finished Thickness
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
0.055 inches
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Milling
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
None
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Min Trace (Inner layer)
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
10 mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Thickness Tolerance
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
+/-5 mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
UL Marking Required
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Min Space (Inner layer)
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
7 mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Surface Finish
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
ENIG
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
ROHS compliant
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Solder Mask Type
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
LDI-LPI
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Surface Finish 2
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
None
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Edge Plating
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Solder Mask Sides
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Top and Bottom
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Gold Finish Thickness SF1
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
2 Micro Inches
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Etchback
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Solder Mask Color
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Blue
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Gold Fingers
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Electrical Test
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Solder Mask Finish
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Standard (Semi-Gloss)
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Starting Copper Outer
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
0.5 oz
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Controlled Impedance
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
10% tolerance
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Carbon Ink
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Outer Layer Finish Copper
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
1 Oz
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Target impedance specified
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Silk Screen Sides
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Both
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Inner Copper
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
0.5 oz Inners
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Multiple impedance on same layer
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Silk Screen Color
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
White
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Gerbers provided?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Target line width specified
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Logo Allowed
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
In copper or silk screen
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Layer order provided?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Number of target layers
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
1 Layers
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Thru-Hole Via in Pad
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Board outline provided?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Number of Single-ended Impedances
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
1
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Thru-Hole Filled Via
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
None
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Drill file provided?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Number of Differential Impedances
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
0
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
SM Plugged Vias
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Fab drawing provided?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Controlled Dielectric
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Minimum Drill to Copper distance
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
0.0081 inches and above
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
IPC Netlist Provided?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
# of Holes Per Board
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
795 per BD // 1591 per array.
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Socket/BGA Pitch
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
none
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Additional Customer Specification
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Minimum Hole Size
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
8 Mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Blind vias
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Assembly BOM Available ?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Aspect ratio
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
5:1
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Buried vias
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Flex Board?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Minimum Annular Ring Width (Component Holes)
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
3.4 mils
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Controlled depth drilling
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
ITAR?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Internal Slots
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Plated
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Customer Needs Cross Section Certificate
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Arrays need to be created by Sierra ?
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Internal Cutouts
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
None
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Customer Needs Micro Section Coupon
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Individual Route
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Yes
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Counter Sink
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Medical Application
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Choose
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \trql \cellx2220 
\trql \cellx2400 
\trql \cellx3500 
\trql \cellx5720 
\trql \cellx5900 
\trql \cellx7000 
\trql \cellx9220 
\trql \cellx9400 
\clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Laser Route
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Counter Bore
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \i0 \fs16 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
:
\cell 
}
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
No
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
\cell 
}\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 \intbl \intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 \intbl \row }
{\trowd \itap0 \trleft0 
\clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrb \clbrdrl \trql \cellx10500 
\intbl 
{\b0 \cf3 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf3 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
# Not sure due to missing information\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f## Not sure due to discrepancy
\cell 
}
}\b0 \cf3 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }}{
{\trowd \itap0 \trleft0 
\clpadt20 \clpadft3 \clpadb200 \clpadfb3 \clpadl20 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Generic Terms & Conditions:
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs10 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs10 \sa0 \sb0 
\u160\'3f
\par 
}
}
{\b1 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\field {\*\fldinst HYPERLINK "https://www.protoexpress.com/terms-and-conditions/" }{\fldrslt 
{\b1 \cf5 \f0 \ul1 \strike0 \i0 \fs16 \sa0 \sb0 
https://www.protoexpress.com/terms-and-conditions/
}\b1 \cf5 \f0 \ul1 \strike0 \i0 \fs16 \sa0 \sb0 }}
\cell 
}\b1 \cf1 \f0 \strike0 \i0 \fs16 \sa0 \sb0 \ri0 \ul0 \qj \ql \li0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadb40 \clpadfb3 \clpadl40 \clpadfl3 \clpadr40 \clpadfr3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
1. All orders are FOB Sunnyvale, California, USA unless otherwise specified within the Quote. For deliveries outside USA, all Duties and Customs are the responsibility of the customer, unless otherwise agreed upon in writing.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
2. Prices are quoted in US Dollars; Taxes and Shipping Charges are extra as applicable.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
3. This quote is only valid for 30 days unless otherwise agreed upon in writing by our representatives.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
4. Payment terms are mentioned at the top of this Quote.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
5. Prices shown on this document are based on information provided by customer\rquote s Gerber files and associated instructional documents at date of quotation/order. To facilitate quick-turns, customers sometime request us to release orders with a pending PO. Any changes requested to PCB manufacture/assembly processes after placing order, or any new details that emerge in a pending PO, may result in additional charges.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
6. The Turn Time shown is calculated using business days. Weekends and business holidays are excluded in any turn time calculations. Additional turn days may be added to orders that are placed \ldblquote On Hold,\rdblquote  waiting for customer response for resolution of missing information or discrepancies.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
7. Your responsibility to help ensure delivery dates are not changed
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
\line When you place your order our engineering team will start working on it (mostly DFA/DFM checks), and identify any discrepancies or missing information and will contact you by email/phone, likely using your 24 hour contact number. For many orders, such issues will also be posted on your Customer Portal for you to respond online.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
In order to ensure on time completion of your order, you must respond to such communication promptly, so that delivery date is not affected.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
\u160\'3fa)\u160\'3f\u160\'3f If your order is for a very fast turn (1 or 2 day turn time) and your responses are delayed by more than 1 hour, it might lead to a change in delivery date.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
\u160\'3fb)\u160\'3f\u160\'3f If your order is for 3 days or more and your responses are delayed by more than 3 hours, it might lead to a change in delivery date.
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \qj \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt20 \clpadft3 \clpadb200 \clpadfb3 \clpadl20 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Invoicing and Progress Billing:
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadb40 \clpadfb3 \clpadl40 \clpadfl3 \clpadr40 \clpadfr3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
1. Sierra Circuits, Inc reserves the right to send customers, progress invoices for components being procured for the duration of the manufacturing process and will be due payment as per terms stated on the invoices.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
2. For any high value components orders as indicated during quote process, prepayment is required at time of placing orders, and before the order can be released to procurement.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \qj \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadb40 \clpadfb3 \clpadl40 \clpadfl3 \clpadr40 \clpadfr3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
PCB Fabrication Terms & Conditions:\line \line 1. Sale subject to limited warranty. Warranty extends only to bare PCBs and does not apply after components are added by you or others. Our liability shall not exceed price paid by you for the ordered PCBs. No change or addition to these terms, or any additional or different terms on your purchase order, shall be binding on us unless executed in writing by one of our officers.\line 2. If Sierra Circuits is assembling the boards then we will also warranty the Assembly Labor workmanship.\line 3. If IPC Netlist is not provided in 356 format, Sierra Circuits will create a net-list from the incoming customer Gerber files to generate an electrical test program. In such cases, Sierra cannot guarantee, nor can it be liable for the electrical performance of the boards, since the test program itself is derived from the files submitted.\line 4. If you send us your design files in multiple formats (say, Gerbers and ODB++) it is your responsibility to ensure that the design in both formats is the same. We reserve the right to use any of the formats sent to us and will not cross-check between formats for consistency.\line 5. If you are ordering our \u8220\'3fWeb PCBs\u8221\'3f product, the selection you made online, and the product you chose online, takes priority over your fab drawing or readme notes. Example: Say you chose material FR4 online and your fab drawing calls for Rogers material, we will simply process your order using FR4 material. The price quoted online is based on the specifications and product you chose online.\line 6. Manufacturing Optimizations: As with most other PCB manufacturers, we may make simple optimizations to your design to ensure boards are manufactured correctly. Such changes do not affect the electrical functionality of your design. These may include:\line \u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3fA)\u160\'3f\u160\'3f Teardrops may be added to pad/trace interfaces to ensure better connectivity.\line \u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3fB)\u160\'3f\u160\'3f Slivers less than .005\u8221\'3f may be filled in to prevent resist slivers on the panels.\line \u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3fC)\u160\'3f\u160\'3f Soldermask dams that are less than .004\u8221\'3f wide between SMD pads which have a .003\u8221\'3f minimum clearance may be gang relieved.\line \u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3fD)\u160\'3f\u160\'3f Silkscreen may be clipped to ensure it does not get on top of pads/copper features.\line \u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3f\u160\'3fE)\u160\'3f\u160\'3f Non-functional pads may be removed from inner layers.\line 7. No change or addition to these terms above, or any additional or different terms on your purchase order, shall be binding on us unless executed in writing by one of our officers.
\cell 
}
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \qj \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadb40 \clpadfb3 \clpadl40 \clpadfl3 \clpadr40 \clpadfr3 \clbrdrb \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
IMPORTANT: Regarding Critical Program Info/ Anti Tamper Provisions/ USML Categories/ ECCNs
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
\u8226\'3f The Customer understands and acknowledges that non-U.S. persons will have access to the technical data subject in any files that are part of a request for quotation, quotation, order, change order, or purchase order and represents that the Customer reviewed the technical data and it does not contain any Critical Program Information (\rdblquote CPI\rdblquote ) within the meaning of Department of Defense (\rdblquote DoD\rdblquote ) Instruction 5200.39 or require Anti-Tamper (\rdblquote AT\rdblquote ) protections within the meaning of DoD Directive 5200.47E. If any of the technical data references or otherwise identifies U.S. Government systems or programs, the Customer will remove the references and/or identifiers, or will clearly mark the technical data in a conspicuous place.\line \line For the avoidance of doubt, CPI is defined as U.S. capability elements that contribute to the warfighters\rquote  technical advantage, which if compromised, undermines U.S. military preeminence. U.S. capability elements may include, but are not limited to, software algorithms and specific hardware residing on the system, its training equipment, or maintenance support equipment, and AT is defined as systems engineering activities intended to prevent or delay exploitation of CPI in U.S. defense systems in domestic and export configurations to impede countermeasure development, unintended technology transfer, or alteration of a system due to reverse engineering.\line \line \u8226\'3f The Customer further understands and acknowledges that the Customer must provide the correct United States Munitions List (\rdblquote USML\rdblquote ) category of the International Traffic in Arms Regulations (22 C.F.R. \u167\'3f 120) and/or Export Control Classification Number (\rdblquote ECCN\rdblquote ) under the Commerce Control List of the Export Administration Regulations (15 C.F.R. \u167\'3f 774, Supp. No. 1), for the technical data sent and indicate whether the technical data was self-classified or classified by an agency determination.
\par 
}
}
{\b0 \cf1 \f0 \ri0 \i0 \qj \fs16 \li0 
\cell 
}\b0 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \qj \fs16 \li0 \sa0 \sb0 \intbl \row }}{
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadb160 \clpadfb3 \clpadl300 \clpadfl3 \clbrdrt \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Please contact me if you have any questions about this quote.
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Best Regards,
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs20 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs20 \sa0 \sb0 
Justin Blakely
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs20 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Account Manager
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Sierra Circuits, Inc.
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clpadl160 \clpadfl3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Email: 
}
{\b1 \cf5 \f0 \i0 \fs16 
{\b1 \cf5 \f0 \ul1 \strike0 \i0 \fs16 \sa0 \sb0 
justinb@protoexpress.com
\cell 
}
}
}\b1 \cf5 \f0 \ri0 \ul1 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf1 \f0 \ri0 \i0 \ql \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
Phone: 408 735-7137 x 9910
\cell 
}
}\b1 \cf1 \f0 \ri0 \ul0 \strike0 \i0 \ql \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadt40 \clpadft3 \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \cf5 \f0 \ri0 \i0 \ql \fs16 \li0 
{\field {\*\fldinst HYPERLINK "https://www.protoexpress.com/" }{\fldrslt 
{\b1 \cf5 \f0 \ul1 \strike0 \i0 \fs16 \sa0 \sb0 
www.ProtoExpress.com
}\b1 \cf5 \f0 \ul1 \strike0 \i0 \fs16 \sa0 \sb0 }}
\cell 
}\b1 \cf5 \f0 \ri0 \i0 \ql \fs16 \li0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadl160 \clpadfl3 \clbrdrb \brdrcf1 \brdrw20 \brdrs \clbrdrl \brdrcf1 \brdrw20 \brdrs \clbrdrr \brdrcf1 \brdrw20 \brdrs \trql \cellx10500 
\intbl 
{\b1 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b1 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
End of Quote Q1594905-1 from Sierra Circuits, Inc.
\cell 
}
}\b1 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \row }
{\trowd \itap0 \trleft0 
\clpadl100 \clpadfl3 \clbrdrb \clbrdrl \clbrdrr \trql \cellx10500 
\intbl 
{\b0 \qc \cf1 \f0 \ri0 \i0 \fs16 \li0 
{\b0 \cf1 \f0 \ul0 \strike0 \i0 \fs16 \sa0 \sb0 
All Rights Reserved, Sierra Circuits, Inc.
\cell 
}
}\b0 \qc \cf1 \f0 \ri0 \ul0 \strike0 \i0 \fs16 \li0 \sa0 \sb0 \intbl \row }}
}}