[connectivity]
sp=sbl7_1_opt_d32_accel_1.img_update_0_sm35_050_read_pipe0:DDR[0]
sp=sbl7_1_opt_d32_accel_1.sbl7_1_update_0_sm34_048_write_pipe0:DDR[1]
