

================================================================
== Vitis HLS Report for 'cabac_top'
================================================================
* Date:           Thu Mar 30 10:45:19 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cabac_top
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187   |cabac_top_Pipeline_VITIS_LOOP_40_1   |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201   |cabac_top_Pipeline_VITIS_LOOP_29_1   |      584|      584|   5.840 us|   5.840 us|  584|  584|       no|
        |grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209    |cabac_top_Pipeline_VITIS_LOOP_7_1    |        7|      514|  70.000 ns|   5.140 us|    7|  514|       no|
        |grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217  |cabac_top_Pipeline_VITIS_LOOP_40_11  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_decode_decision_fu_227                      |decode_decision                      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261   |cabac_top_Pipeline_VITIS_LOOP_13_1   |       75|      582|   0.750 us|   5.820 us|   75|  582|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 
3 --> 4 
4 --> 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%initd_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %initd"   --->   Operation 28 'read' 'initd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%globalCtx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %globalCtx"   --->   Operation 29 'read' 'globalCtx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tempBst_2_024_loc = alloca i64 1"   --->   Operation 30 'alloca' 'tempBst_2_024_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tempBst_3_025_loc = alloca i64 1"   --->   Operation 31 'alloca' 'tempBst_3_025_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 32 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ctx, void @empty_9, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_8, void @empty, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ctx"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %globalCtx, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_12"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %bitStream, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %bitStream"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bitOut, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bitOut"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %initd"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %initd, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%streamCtxRAM = alloca i64 1" [src/top.cpp:26]   --->   Operation 43 'alloca' 'streamCtxRAM' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 512> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @streamCtxRAM_str, i32 1, void @p_str, void @p_str, i32 512, i32 512, i8 %streamCtxRAM, i8 %streamCtxRAM"   --->   Operation 44 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %streamCtxRAM, void @empty_14, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%ctxTables = alloca i64 1" [src/top.cpp:29]   --->   Operation 46 'alloca' 'ctxTables' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tempBst_0 = alloca i64 1" [src/top.cpp:39]   --->   Operation 47 'alloca' 'tempBst_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tempBst_1 = alloca i64 1" [src/top.cpp:39]   --->   Operation 48 'alloca' 'tempBst_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%initd_firstSlice = trunc i128 %initd_read"   --->   Operation 49 'trunc' 'initd_firstSlice' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%initd_sType = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %initd_read, i32 32, i32 63"   --->   Operation 50 'partselect' 'initd_sType' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i128.i32.i32, i128 %initd_read, i32 64, i32 94" [src/top.cpp:22]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%initd_cabac_init_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %initd_read, i32 96"   --->   Operation 52 'bitselect' 'initd_cabac_init_flag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %initd_firstSlice, void %.preheader.preheader, void %_ifconv" [src/initializer.cpp:99]   --->   Operation 53 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%zext_ln67 = zext i1 %initd_cabac_init_flag" [src/initializer.cpp:67]   --->   Operation 54 'zext' 'zext_ln67' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%initType_1 = xor i1 %initd_cabac_init_flag, i1 1" [src/initializer.cpp:72]   --->   Operation 55 'xor' 'initType_1' <Predicate = (initd_firstSlice)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%zext_ln67_1 = zext i1 %initType_1" [src/initializer.cpp:67]   --->   Operation 56 'zext' 'zext_ln67_1' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i32 %initd_sType, i32 0" [src/initializer.cpp:69]   --->   Operation 57 'icmp' 'icmp_ln69' <Predicate = (initd_firstSlice)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node initType_3)   --->   "%initType_2 = select i1 %icmp_ln69, i2 %zext_ln67, i2 2" [src/initializer.cpp:69]   --->   Operation 58 'select' 'initType_2' <Predicate = (initd_firstSlice)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (2.47ns)   --->   "%icmp_ln69_1 = icmp_eq  i32 %initd_sType, i32 1" [src/initializer.cpp:69]   --->   Operation 59 'icmp' 'icmp_ln69_1' <Predicate = (initd_firstSlice)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.99ns) (out node of the LUT)   --->   "%initType_3 = select i1 %icmp_ln69_1, i2 %zext_ln67_1, i2 %initType_2" [src/initializer.cpp:69]   --->   Operation 60 'select' 'initType_3' <Predicate = (initd_firstSlice)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.95ns)   --->   "%icmp_ln79 = icmp_eq  i2 %initType_3, i2 1" [src/initializer.cpp:79]   --->   Operation 61 'icmp' 'icmp_ln79' <Predicate = (initd_firstSlice)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln79_1 = icmp_eq  i2 %initType_3, i2 0" [src/initializer.cpp:79]   --->   Operation 62 'icmp' 'icmp_ln79_1' <Predicate = (initd_firstSlice)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %initd_read, i32 95"   --->   Operation 63 'bitselect' 'tmp' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.73ns)   --->   "%a_assign = select i1 %tmp, i31 0, i31 %trunc_ln" [src/top.cpp:22]   --->   Operation 64 'select' 'a_assign' <Predicate = (initd_firstSlice)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_31 = trunc i31 %a_assign" [src/top.cpp:22]   --->   Operation 65 'trunc' 'empty_31' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.47ns)   --->   "%cmp_i1_i_i_i_i_i = icmp_ult  i31 %a_assign, i31 51" [src/top.cpp:22]   --->   Operation 66 'icmp' 'cmp_i1_i_i_i_i_i' <Predicate = (initd_firstSlice)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.18ns)   --->   "%qp_assign = select i1 %cmp_i1_i_i_i_i_i, i6 %empty_31, i6 51" [src/top.cpp:22]   --->   Operation 67 'select' 'qp_assign' <Predicate = (initd_firstSlice)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%empty_32 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_32' <Predicate = (initd_firstSlice)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS" [src/initializer.cpp:79]   --->   Operation 69 'call' 'call_ln79' <Predicate = (initd_firstSlice)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%empty_29 = wait i32 @_ssdm_op_Wait"   --->   Operation 70 'wait' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (7.30ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_29_1, i8 %ctx, i64 %globalCtx_read, i8 %streamCtxRAM"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%empty_30 = wait i32 @_ssdm_op_Wait"   --->   Operation 73 'wait' 'empty_30' <Predicate = (!initd_firstSlice)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!initd_firstSlice)> <Delay = 1.58>

State 5 <SV = 1> <Delay = 0.00>
ST_5 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln79 = call void @cabac_top_Pipeline_VITIS_LOOP_40_1, i1 %icmp_ln79, i1 %icmp_ln79_1, i6 %qp_assign, i8 %streamCtxRAM, i8 %B_FRAME_INIT_VALS, i8 %P_FRAME_INIT_VALS, i8 %I_FRAME_INIT_VALS" [src/initializer.cpp:79]   --->   Operation 75 'call' 'call_ln79' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 2> <Delay = 1.58>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_33 = wait i32 @_ssdm_op_Wait"   --->   Operation 76 'wait' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z18initialization_topb9SliceTypeibPVhRN3hls6streamIhLi0EEERj.exit"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 7 <SV = 4> <Delay = 3.35>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%ctxWritten = phi i10 512, void %.preheader.preheader, i10 5, void %_ifconv"   --->   Operation 78 'phi' 'ctxWritten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [2/2] (3.35ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_7_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables"   --->   Operation 80 'call' 'call_ln0' <Predicate = true> <Delay = 3.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_7_1, i10 %ctxWritten, i8 %streamCtxRAM, i8 %ctxTables"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_35' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 83 'wait' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_40_11, i8 %bitStream, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_3_025_loc, i8 %tempBst_2_024_loc"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 3.47>
ST_11 : Operation 85 [1/2] (3.47ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_40_11, i8 %bitStream, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_3_025_loc, i8 %tempBst_2_024_loc"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 3.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 8.57>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%tempBst_3_025_loc_load = load i8 %tempBst_3_025_loc"   --->   Operation 86 'load' 'tempBst_3_025_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tempBst_2_024_loc_load = load i8 %tempBst_2_024_loc"   --->   Operation 87 'load' 'tempBst_2_024_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 88 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [2/2] (8.57ns)   --->   "%call_ret = call i113 @decode_decision, i1 1, i1 0, i32 0, i32 0, i32 0, i8 0, i8 0, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:48]   --->   Operation 89 'call' 'call_ret' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 1.58>
ST_13 : Operation 90 [1/2] (1.58ns)   --->   "%call_ret = call i113 @decode_decision, i1 1, i1 0, i32 0, i32 0, i32 0, i8 0, i8 0, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:48]   --->   Operation 90 'call' 'call_ret' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%binVal = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 91 'extractvalue' 'binVal' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 92 'extractvalue' 'baeState_bstate_held_aligned_word' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 93 'extractvalue' 'baeState_bstate_n_bits_held' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 94 'extractvalue' 'baeState_bstate_currIdx' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 95 'extractvalue' 'baeState_ivlCurrRange_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V = extractvalue i113 %call_ret" [src/top.cpp:48]   --->   Operation 96 'extractvalue' 'baeState_ivlOffset_V' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 8.57>
ST_14 : Operation 97 [2/2] (8.57ns)   --->   "%call_ret8 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V, i32 %baeState_ivlOffset_V, i32 %baeState_bstate_currIdx, i8 %baeState_bstate_n_bits_held, i8 %baeState_bstate_held_aligned_word, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:59]   --->   Operation 97 'call' 'call_ret8' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 1.58>
ST_15 : Operation 98 [1/2] (1.58ns)   --->   "%call_ret8 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V, i32 %baeState_ivlOffset_V, i32 %baeState_bstate_currIdx, i8 %baeState_bstate_n_bits_held, i8 %baeState_bstate_held_aligned_word, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 1, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:59]   --->   Operation 98 'call' 'call_ret8' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%binVal_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 99 'extractvalue' 'binVal_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 100 'extractvalue' 'baeState_bstate_held_aligned_word_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 101 'extractvalue' 'baeState_bstate_n_bits_held_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 102 'extractvalue' 'baeState_bstate_currIdx_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 103 'extractvalue' 'baeState_ivlCurrRange_V_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_1 = extractvalue i113 %call_ret8" [src/top.cpp:59]   --->   Operation 104 'extractvalue' 'baeState_ivlOffset_V_1' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 8.57>
ST_16 : Operation 105 [2/2] (8.57ns)   --->   "%call_ret1 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_1, i32 %baeState_ivlOffset_V_1, i32 %baeState_bstate_currIdx_1, i8 %baeState_bstate_n_bits_held_1, i8 %baeState_bstate_held_aligned_word_1, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:71]   --->   Operation 105 'call' 'call_ret1' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 14> <Delay = 1.58>
ST_17 : Operation 106 [1/2] (1.58ns)   --->   "%call_ret1 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_1, i32 %baeState_ivlOffset_V_1, i32 %baeState_bstate_currIdx_1, i8 %baeState_bstate_n_bits_held_1, i8 %baeState_bstate_held_aligned_word_1, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:71]   --->   Operation 106 'call' 'call_ret1' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%binVal_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 107 'extractvalue' 'binVal_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 108 'extractvalue' 'baeState_bstate_held_aligned_word_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 109 'extractvalue' 'baeState_bstate_n_bits_held_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 110 'extractvalue' 'baeState_bstate_currIdx_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 111 'extractvalue' 'baeState_ivlCurrRange_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_2 = extractvalue i113 %call_ret1" [src/top.cpp:71]   --->   Operation 112 'extractvalue' 'baeState_ivlOffset_V_2' <Predicate = true> <Delay = 0.00>

State 18 <SV = 15> <Delay = 8.57>
ST_18 : Operation 113 [2/2] (8.57ns)   --->   "%call_ret2 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_2, i32 %baeState_ivlOffset_V_2, i32 %baeState_bstate_currIdx_2, i8 %baeState_bstate_n_bits_held_2, i8 %baeState_bstate_held_aligned_word_2, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:80]   --->   Operation 113 'call' 'call_ret2' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 16> <Delay = 1.58>
ST_19 : Operation 114 [1/2] (1.58ns)   --->   "%call_ret2 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_2, i32 %baeState_ivlOffset_V_2, i32 %baeState_bstate_currIdx_2, i8 %baeState_bstate_n_bits_held_2, i8 %baeState_bstate_held_aligned_word_2, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:80]   --->   Operation 114 'call' 'call_ret2' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%binVal_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 115 'extractvalue' 'binVal_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 116 'extractvalue' 'baeState_bstate_held_aligned_word_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 117 'extractvalue' 'baeState_bstate_n_bits_held_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 118 'extractvalue' 'baeState_bstate_currIdx_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 119 'extractvalue' 'baeState_ivlCurrRange_V_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_3 = extractvalue i113 %call_ret2" [src/top.cpp:80]   --->   Operation 120 'extractvalue' 'baeState_ivlOffset_V_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 8.57>
ST_20 : Operation 121 [2/2] (8.57ns)   --->   "%call_ret3 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_3, i32 %baeState_ivlOffset_V_3, i32 %baeState_bstate_currIdx_3, i8 %baeState_bstate_n_bits_held_3, i8 %baeState_bstate_held_aligned_word_3, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:89]   --->   Operation 121 'call' 'call_ret3' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 18> <Delay = 1.58>
ST_21 : Operation 122 [1/2] (1.58ns)   --->   "%call_ret3 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_3, i32 %baeState_ivlOffset_V_3, i32 %baeState_bstate_currIdx_3, i8 %baeState_bstate_n_bits_held_3, i8 %baeState_bstate_held_aligned_word_3, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:89]   --->   Operation 122 'call' 'call_ret3' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 123 [1/1] (0.00ns)   --->   "%binVal_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 123 'extractvalue' 'binVal_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 124 'extractvalue' 'baeState_bstate_held_aligned_word_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 125 'extractvalue' 'baeState_bstate_n_bits_held_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 126 'extractvalue' 'baeState_bstate_currIdx_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 127 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 127 'extractvalue' 'baeState_ivlCurrRange_V_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 128 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_4 = extractvalue i113 %call_ret3" [src/top.cpp:89]   --->   Operation 128 'extractvalue' 'baeState_ivlOffset_V_4' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 8.57>
ST_22 : Operation 129 [2/2] (8.57ns)   --->   "%call_ret4 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_4, i32 %baeState_ivlOffset_V_4, i32 %baeState_bstate_currIdx_4, i8 %baeState_bstate_n_bits_held_4, i8 %baeState_bstate_held_aligned_word_4, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:98]   --->   Operation 129 'call' 'call_ret4' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 20> <Delay = 1.58>
ST_23 : Operation 130 [1/2] (1.58ns)   --->   "%call_ret4 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_4, i32 %baeState_ivlOffset_V_4, i32 %baeState_bstate_currIdx_4, i8 %baeState_bstate_n_bits_held_4, i8 %baeState_bstate_held_aligned_word_4, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:98]   --->   Operation 130 'call' 'call_ret4' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%binVal_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 131 'extractvalue' 'binVal_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%baeState_bstate_held_aligned_word_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 132 'extractvalue' 'baeState_bstate_held_aligned_word_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "%baeState_bstate_n_bits_held_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 133 'extractvalue' 'baeState_bstate_n_bits_held_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (0.00ns)   --->   "%baeState_bstate_currIdx_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 134 'extractvalue' 'baeState_bstate_currIdx_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "%baeState_ivlCurrRange_V_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 135 'extractvalue' 'baeState_ivlCurrRange_V_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (0.00ns)   --->   "%baeState_ivlOffset_V_5 = extractvalue i113 %call_ret4" [src/top.cpp:98]   --->   Operation 136 'extractvalue' 'baeState_ivlOffset_V_5' <Predicate = true> <Delay = 0.00>

State 24 <SV = 21> <Delay = 8.57>
ST_24 : Operation 137 [2/2] (8.57ns)   --->   "%call_ret5 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_5, i32 %baeState_ivlOffset_V_5, i32 %baeState_bstate_currIdx_5, i8 %baeState_bstate_n_bits_held_5, i8 %baeState_bstate_held_aligned_word_5, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:107]   --->   Operation 137 'call' 'call_ret5' <Predicate = true> <Delay = 8.57> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 22> <Delay = 5.06>
ST_25 : Operation 138 [1/2] (1.58ns)   --->   "%call_ret5 = call i113 @decode_decision, i1 0, i1 1, i32 %baeState_ivlCurrRange_V_5, i32 %baeState_ivlOffset_V_5, i32 %baeState_bstate_currIdx_5, i8 %baeState_bstate_n_bits_held_5, i8 %baeState_bstate_held_aligned_word_5, i8 %tempBst_0, i8 %tempBst_1, i8 %tempBst_2_024_loc_load, i8 %tempBst_3_025_loc_load, i1 0, i8 %ctxTables, i8 %lpsTable, i7 %transMPS, i7 %transLPS" [src/top.cpp:107]   --->   Operation 138 'call' 'call_ret5' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%binVal_6 = extractvalue i113 %call_ret5" [src/top.cpp:107]   --->   Operation 139 'extractvalue' 'binVal_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%outVal = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %binVal, i1 %binVal_1, i1 %binVal_2, i1 %binVal_3, i1 %binVal_4, i1 %binVal_5, i1 %binVal_6" [src/top.cpp:115]   --->   Operation 140 'bitconcatenate' 'outVal' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %outVal" [src/top.cpp:115]   --->   Operation 141 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (3.47ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %bitOut, i32 %zext_ln115" [/home/akhilkushe/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 142 'write' 'write_ln173' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 143 [2/2] (7.30ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_13_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 24> <Delay = 0.00>
ST_27 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @cabac_top_Pipeline_VITIS_LOOP_13_1, i8 %ctx, i64 %globalCtx_read, i10 %ctxWritten, i8 %ctxTables, i10 %ctxWritten"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln121 = ret" [src/top.cpp:121]   --->   Operation 145 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ globalCtx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bitStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bitOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ initd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_FRAME_INIT_VALS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ P_FRAME_INIT_VALS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ I_FRAME_INIT_VALS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lpsTable]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transMPS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ transLPS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
initd_read                          (read          ) [ 0000000000000000000000000000]
globalCtx_read                      (read          ) [ 0011111111111111111111111111]
tempBst_2_024_loc                   (alloca        ) [ 0011111111111000000000000000]
tempBst_3_025_loc                   (alloca        ) [ 0011111111111000000000000000]
spectopmodule_ln0                   (spectopmodule ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap   ) [ 0000000000000000000000000000]
specbitsmap_ln0                     (specbitsmap   ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
streamCtxRAM                        (alloca        ) [ 0111111110000000000000000000]
empty                               (specchannel   ) [ 0000000000000000000000000000]
specinterface_ln0                   (specinterface ) [ 0000000000000000000000000000]
ctxTables                           (alloca        ) [ 0011111111111111111111111111]
tempBst_0                           (alloca        ) [ 0011111111111111111111111100]
tempBst_1                           (alloca        ) [ 0011111111111111111111111100]
initd_firstSlice                    (trunc         ) [ 0111111000000000000000000000]
initd_sType                         (partselect    ) [ 0000000000000000000000000000]
trunc_ln                            (partselect    ) [ 0000000000000000000000000000]
initd_cabac_init_flag               (bitselect     ) [ 0000000000000000000000000000]
br_ln99                             (br            ) [ 0000000000000000000000000000]
zext_ln67                           (zext          ) [ 0000000000000000000000000000]
initType_1                          (xor           ) [ 0000000000000000000000000000]
zext_ln67_1                         (zext          ) [ 0000000000000000000000000000]
icmp_ln69                           (icmp          ) [ 0000000000000000000000000000]
initType_2                          (select        ) [ 0000000000000000000000000000]
icmp_ln69_1                         (icmp          ) [ 0000000000000000000000000000]
initType_3                          (select        ) [ 0000000000000000000000000000]
icmp_ln79                           (icmp          ) [ 0000010000000000000000000000]
icmp_ln79_1                         (icmp          ) [ 0000010000000000000000000000]
tmp                                 (bitselect     ) [ 0000000000000000000000000000]
a_assign                            (select        ) [ 0000000000000000000000000000]
empty_31                            (trunc         ) [ 0000000000000000000000000000]
cmp_i1_i_i_i_i_i                    (icmp          ) [ 0000000000000000000000000000]
qp_assign                           (select        ) [ 0000010000000000000000000000]
empty_32                            (wait          ) [ 0000000000000000000000000000]
empty_29                            (wait          ) [ 0000000000000000000000000000]
call_ln0                            (call          ) [ 0000000000000000000000000000]
empty_30                            (wait          ) [ 0000000000000000000000000000]
br_ln0                              (br            ) [ 0000101100000000000000000000]
call_ln79                           (call          ) [ 0000000000000000000000000000]
empty_33                            (wait          ) [ 0000000000000000000000000000]
br_ln0                              (br            ) [ 0000101100000000000000000000]
ctxWritten                          (phi           ) [ 0000000111111111111111111111]
empty_34                            (wait          ) [ 0000000000000000000000000000]
call_ln0                            (call          ) [ 0000000000000000000000000000]
empty_35                            (wait          ) [ 0000000000000000000000000000]
empty_36                            (wait          ) [ 0000000000000000000000000000]
call_ln0                            (call          ) [ 0000000000000000000000000000]
tempBst_3_025_loc_load              (load          ) [ 0000000000000111111111111100]
tempBst_2_024_loc_load              (load          ) [ 0000000000000111111111111100]
empty_37                            (wait          ) [ 0000000000000000000000000000]
call_ret                            (call          ) [ 0000000000000000000000000000]
binVal                              (extractvalue  ) [ 0000000000000011111111111100]
baeState_bstate_held_aligned_word   (extractvalue  ) [ 0000000000000011000000000000]
baeState_bstate_n_bits_held         (extractvalue  ) [ 0000000000000011000000000000]
baeState_bstate_currIdx             (extractvalue  ) [ 0000000000000011000000000000]
baeState_ivlCurrRange_V             (extractvalue  ) [ 0000000000000011000000000000]
baeState_ivlOffset_V                (extractvalue  ) [ 0000000000000011000000000000]
call_ret8                           (call          ) [ 0000000000000000000000000000]
binVal_1                            (extractvalue  ) [ 0000000000000000111111111100]
baeState_bstate_held_aligned_word_1 (extractvalue  ) [ 0000000000000000110000000000]
baeState_bstate_n_bits_held_1       (extractvalue  ) [ 0000000000000000110000000000]
baeState_bstate_currIdx_1           (extractvalue  ) [ 0000000000000000110000000000]
baeState_ivlCurrRange_V_1           (extractvalue  ) [ 0000000000000000110000000000]
baeState_ivlOffset_V_1              (extractvalue  ) [ 0000000000000000110000000000]
call_ret1                           (call          ) [ 0000000000000000000000000000]
binVal_2                            (extractvalue  ) [ 0000000000000000001111111100]
baeState_bstate_held_aligned_word_2 (extractvalue  ) [ 0000000000000000001100000000]
baeState_bstate_n_bits_held_2       (extractvalue  ) [ 0000000000000000001100000000]
baeState_bstate_currIdx_2           (extractvalue  ) [ 0000000000000000001100000000]
baeState_ivlCurrRange_V_2           (extractvalue  ) [ 0000000000000000001100000000]
baeState_ivlOffset_V_2              (extractvalue  ) [ 0000000000000000001100000000]
call_ret2                           (call          ) [ 0000000000000000000000000000]
binVal_3                            (extractvalue  ) [ 0000000000000000000011111100]
baeState_bstate_held_aligned_word_3 (extractvalue  ) [ 0000000000000000000011000000]
baeState_bstate_n_bits_held_3       (extractvalue  ) [ 0000000000000000000011000000]
baeState_bstate_currIdx_3           (extractvalue  ) [ 0000000000000000000011000000]
baeState_ivlCurrRange_V_3           (extractvalue  ) [ 0000000000000000000011000000]
baeState_ivlOffset_V_3              (extractvalue  ) [ 0000000000000000000011000000]
call_ret3                           (call          ) [ 0000000000000000000000000000]
binVal_4                            (extractvalue  ) [ 0000000000000000000000111100]
baeState_bstate_held_aligned_word_4 (extractvalue  ) [ 0000000000000000000000110000]
baeState_bstate_n_bits_held_4       (extractvalue  ) [ 0000000000000000000000110000]
baeState_bstate_currIdx_4           (extractvalue  ) [ 0000000000000000000000110000]
baeState_ivlCurrRange_V_4           (extractvalue  ) [ 0000000000000000000000110000]
baeState_ivlOffset_V_4              (extractvalue  ) [ 0000000000000000000000110000]
call_ret4                           (call          ) [ 0000000000000000000000000000]
binVal_5                            (extractvalue  ) [ 0000000000000000000000001100]
baeState_bstate_held_aligned_word_5 (extractvalue  ) [ 0000000000000000000000001100]
baeState_bstate_n_bits_held_5       (extractvalue  ) [ 0000000000000000000000001100]
baeState_bstate_currIdx_5           (extractvalue  ) [ 0000000000000000000000001100]
baeState_ivlCurrRange_V_5           (extractvalue  ) [ 0000000000000000000000001100]
baeState_ivlOffset_V_5              (extractvalue  ) [ 0000000000000000000000001100]
call_ret5                           (call          ) [ 0000000000000000000000000000]
binVal_6                            (extractvalue  ) [ 0000000000000000000000000000]
outVal                              (bitconcatenate) [ 0000000000000000000000000000]
zext_ln115                          (zext          ) [ 0000000000000000000000000000]
write_ln173                         (write         ) [ 0000000000000000000000000000]
call_ln0                            (call          ) [ 0000000000000000000000000000]
ret_ln121                           (ret           ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="globalCtx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="globalCtx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bitStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bitOut">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitOut"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="initd">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initd"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="B_FRAME_INIT_VALS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_FRAME_INIT_VALS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P_FRAME_INIT_VALS">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P_FRAME_INIT_VALS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="I_FRAME_INIT_VALS">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I_FRAME_INIT_VALS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lpsTable">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lpsTable"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="transMPS">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transMPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="transLPS">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transLPS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamCtxRAM_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cabac_top_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cabac_top_Pipeline_VITIS_LOOP_29_1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cabac_top_Pipeline_VITIS_LOOP_7_1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cabac_top_Pipeline_VITIS_LOOP_40_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decode_decision"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cabac_top_Pipeline_VITIS_LOOP_13_1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="tempBst_2_024_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempBst_2_024_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tempBst_3_025_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempBst_3_025_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="streamCtxRAM_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="streamCtxRAM/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="ctxTables_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctxTables/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tempBst_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempBst_0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tempBst_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempBst_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="initd_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="0"/>
<pin id="156" dir="0" index="1" bw="128" slack="0"/>
<pin id="157" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initd_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="globalCtx_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="globalCtx_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln173_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/25 "/>
</bind>
</comp>

<comp id="173" class="1005" name="ctxWritten_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="1"/>
<pin id="175" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ctxWritten (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="ctxWritten_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="4" slack="2"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctxWritten/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="0" index="4" bw="8" slack="0"/>
<pin id="193" dir="0" index="5" bw="8" slack="0"/>
<pin id="194" dir="0" index="6" bw="8" slack="0"/>
<pin id="195" dir="0" index="7" bw="8" slack="0"/>
<pin id="196" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="64" slack="1"/>
<pin id="205" dir="0" index="3" bw="8" slack="1"/>
<pin id="206" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="10" slack="0"/>
<pin id="212" dir="0" index="2" bw="8" slack="4"/>
<pin id="213" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="7"/>
<pin id="221" dir="0" index="3" bw="8" slack="7"/>
<pin id="222" dir="0" index="4" bw="8" slack="7"/>
<pin id="223" dir="0" index="5" bw="8" slack="7"/>
<pin id="224" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_decode_decision_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="113" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="0" index="3" bw="32" slack="0"/>
<pin id="232" dir="0" index="4" bw="32" slack="0"/>
<pin id="233" dir="0" index="5" bw="32" slack="0"/>
<pin id="234" dir="0" index="6" bw="8" slack="0"/>
<pin id="235" dir="0" index="7" bw="8" slack="0"/>
<pin id="236" dir="0" index="8" bw="8" slack="9"/>
<pin id="237" dir="0" index="9" bw="8" slack="9"/>
<pin id="238" dir="0" index="10" bw="8" slack="0"/>
<pin id="239" dir="0" index="11" bw="8" slack="0"/>
<pin id="240" dir="0" index="12" bw="1" slack="0"/>
<pin id="241" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="242" dir="0" index="14" bw="8" slack="0"/>
<pin id="243" dir="0" index="15" bw="7" slack="0"/>
<pin id="244" dir="0" index="16" bw="7" slack="0"/>
<pin id="245" dir="1" index="17" bw="113" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/12 call_ret8/14 call_ret1/16 call_ret2/18 call_ret3/20 call_ret4/22 call_ret5/24 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="8" slack="0"/>
<pin id="264" dir="0" index="2" bw="64" slack="23"/>
<pin id="265" dir="0" index="3" bw="10" slack="19"/>
<pin id="266" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="5" bw="10" slack="19"/>
<pin id="268" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/26 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="113" slack="0"/>
<pin id="275" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="binVal/13 binVal_1/15 binVal_2/17 binVal_3/19 binVal_4/21 binVal_5/23 binVal_6/25 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="113" slack="0"/>
<pin id="279" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="baeState_bstate_held_aligned_word/13 baeState_bstate_held_aligned_word_1/15 baeState_bstate_held_aligned_word_2/17 baeState_bstate_held_aligned_word_3/19 baeState_bstate_held_aligned_word_4/21 baeState_bstate_held_aligned_word_5/23 "/>
</bind>
</comp>

<comp id="281" class="1004" name="grp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="113" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="baeState_bstate_n_bits_held/13 baeState_bstate_n_bits_held_1/15 baeState_bstate_n_bits_held_2/17 baeState_bstate_n_bits_held_3/19 baeState_bstate_n_bits_held_4/21 baeState_bstate_n_bits_held_5/23 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="113" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="baeState_bstate_currIdx/13 baeState_bstate_currIdx_1/15 baeState_bstate_currIdx_2/17 baeState_bstate_currIdx_3/19 baeState_bstate_currIdx_4/21 baeState_bstate_currIdx_5/23 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="113" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="baeState_ivlCurrRange_V/13 baeState_ivlCurrRange_V_1/15 baeState_ivlCurrRange_V_2/17 baeState_ivlCurrRange_V_3/19 baeState_ivlCurrRange_V_4/21 baeState_ivlCurrRange_V_5/23 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="113" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="baeState_ivlOffset_V/13 baeState_ivlOffset_V_1/15 baeState_ivlOffset_V_2/17 baeState_ivlOffset_V_3/19 baeState_ivlOffset_V_4/21 baeState_ivlOffset_V_5/23 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="baeState_bstate_held_aligned_word baeState_bstate_held_aligned_word_1 baeState_bstate_held_aligned_word_2 baeState_bstate_held_aligned_word_3 baeState_bstate_held_aligned_word_4 baeState_bstate_held_aligned_word_5 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="baeState_bstate_n_bits_held baeState_bstate_n_bits_held_1 baeState_bstate_n_bits_held_2 baeState_bstate_n_bits_held_3 baeState_bstate_n_bits_held_4 baeState_bstate_n_bits_held_5 "/>
</bind>
</comp>

<comp id="307" class="1005" name="reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baeState_bstate_currIdx baeState_bstate_currIdx_1 baeState_bstate_currIdx_2 baeState_bstate_currIdx_3 baeState_bstate_currIdx_4 baeState_bstate_currIdx_5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baeState_ivlCurrRange_V baeState_ivlCurrRange_V_1 baeState_ivlCurrRange_V_2 baeState_ivlCurrRange_V_3 baeState_ivlCurrRange_V_4 baeState_ivlCurrRange_V_5 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baeState_ivlOffset_V baeState_ivlOffset_V_1 baeState_ivlOffset_V_2 baeState_ivlOffset_V_3 baeState_ivlOffset_V_4 baeState_ivlOffset_V_5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="initd_firstSlice_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="0"/>
<pin id="324" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="initd_firstSlice/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="initd_sType_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="128" slack="0"/>
<pin id="329" dir="0" index="2" bw="7" slack="0"/>
<pin id="330" dir="0" index="3" bw="7" slack="0"/>
<pin id="331" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="initd_sType/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="31" slack="0"/>
<pin id="338" dir="0" index="1" bw="128" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="0" index="3" bw="8" slack="0"/>
<pin id="341" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="initd_cabac_init_flag_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="128" slack="0"/>
<pin id="349" dir="0" index="2" bw="8" slack="0"/>
<pin id="350" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="initd_cabac_init_flag/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln67_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="initType_1_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="initType_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="zext_ln67_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_1/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln69_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="initType_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="2" slack="0"/>
<pin id="378" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="initType_2/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln69_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="initType_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="2" slack="0"/>
<pin id="392" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="initType_3/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln79_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln79_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="128" slack="0"/>
<pin id="413" dir="0" index="2" bw="8" slack="0"/>
<pin id="414" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="a_assign_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="31" slack="0"/>
<pin id="422" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="empty_31_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="31" slack="0"/>
<pin id="428" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_31/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="cmp_i1_i_i_i_i_i_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="31" slack="0"/>
<pin id="432" dir="0" index="1" bw="7" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i1_i_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="qp_assign_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="6" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qp_assign/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tempBst_3_025_loc_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="9"/>
<pin id="447" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempBst_3_025_loc_load/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tempBst_2_024_loc_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="9"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tempBst_2_024_loc_load/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="outVal_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="12"/>
<pin id="456" dir="0" index="2" bw="1" slack="10"/>
<pin id="457" dir="0" index="3" bw="1" slack="8"/>
<pin id="458" dir="0" index="4" bw="1" slack="6"/>
<pin id="459" dir="0" index="5" bw="1" slack="4"/>
<pin id="460" dir="0" index="6" bw="1" slack="2"/>
<pin id="461" dir="0" index="7" bw="1" slack="0"/>
<pin id="462" dir="1" index="8" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="outVal/25 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln115_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/25 "/>
</bind>
</comp>

<comp id="470" class="1005" name="globalCtx_read_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="globalCtx_read "/>
</bind>
</comp>

<comp id="476" class="1005" name="tempBst_2_024_loc_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="7"/>
<pin id="478" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tempBst_2_024_loc "/>
</bind>
</comp>

<comp id="482" class="1005" name="tempBst_3_025_loc_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="7"/>
<pin id="484" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tempBst_3_025_loc "/>
</bind>
</comp>

<comp id="488" class="1005" name="streamCtxRAM_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="streamCtxRAM "/>
</bind>
</comp>

<comp id="495" class="1005" name="tempBst_0_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="7"/>
<pin id="497" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tempBst_0 "/>
</bind>
</comp>

<comp id="501" class="1005" name="tempBst_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="7"/>
<pin id="503" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tempBst_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="initd_firstSlice_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="3"/>
<pin id="509" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="initd_firstSlice "/>
</bind>
</comp>

<comp id="511" class="1005" name="icmp_ln79_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="516" class="1005" name="icmp_ln79_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln79_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="qp_assign_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="1"/>
<pin id="523" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="qp_assign "/>
</bind>
</comp>

<comp id="532" class="1005" name="binVal_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="12"/>
<pin id="534" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="binVal "/>
</bind>
</comp>

<comp id="537" class="1005" name="binVal_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="10"/>
<pin id="539" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="binVal_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="binVal_2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="8"/>
<pin id="544" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="binVal_2 "/>
</bind>
</comp>

<comp id="547" class="1005" name="binVal_3_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="6"/>
<pin id="549" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="binVal_3 "/>
</bind>
</comp>

<comp id="552" class="1005" name="binVal_4_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="4"/>
<pin id="554" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="binVal_4 "/>
</bind>
</comp>

<comp id="557" class="1005" name="binVal_5_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2"/>
<pin id="559" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="binVal_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="126" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="108" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="110" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="173" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="173" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="186"><net_src comp="178" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="197"><net_src comp="104" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="10" pin="0"/><net_sink comp="187" pin=5"/></net>

<net id="199"><net_src comp="12" pin="0"/><net_sink comp="187" pin=6"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="187" pin=7"/></net>

<net id="207"><net_src comp="106" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="215"><net_src comp="112" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="178" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="225"><net_src comp="114" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="246"><net_src comp="116" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="247"><net_src comp="86" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="248"><net_src comp="118" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="249"><net_src comp="120" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="250"><net_src comp="120" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="251"><net_src comp="120" pin="0"/><net_sink comp="227" pin=5"/></net>

<net id="252"><net_src comp="122" pin="0"/><net_sink comp="227" pin=6"/></net>

<net id="253"><net_src comp="122" pin="0"/><net_sink comp="227" pin=7"/></net>

<net id="254"><net_src comp="86" pin="0"/><net_sink comp="227" pin=12"/></net>

<net id="255"><net_src comp="16" pin="0"/><net_sink comp="227" pin=14"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="227" pin=15"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="227" pin=16"/></net>

<net id="258"><net_src comp="118" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="260"><net_src comp="118" pin="0"/><net_sink comp="227" pin=12"/></net>

<net id="269"><net_src comp="128" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="173" pin="1"/><net_sink comp="261" pin=3"/></net>

<net id="272"><net_src comp="173" pin="1"/><net_sink comp="261" pin=5"/></net>

<net id="276"><net_src comp="227" pin="17"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="227" pin="17"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="227" pin="17"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="227" pin="17"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="227" pin="17"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="227" pin="17"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="277" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="227" pin=7"/></net>

<net id="305"><net_src comp="281" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="227" pin=6"/></net>

<net id="310"><net_src comp="285" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="227" pin=5"/></net>

<net id="315"><net_src comp="289" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="227" pin=3"/></net>

<net id="320"><net_src comp="293" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="227" pin=4"/></net>

<net id="325"><net_src comp="154" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="72" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="154" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="74" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="76" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="342"><net_src comp="78" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="154" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="80" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="351"><net_src comp="82" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="154" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="84" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="346" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="346" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="86" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="326" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="354" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="88" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="326" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="364" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="374" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="90" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="407"><net_src comp="388" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="92" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="415"><net_src comp="82" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="154" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="423"><net_src comp="410" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="96" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="336" pin="4"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="418" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="98" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="441"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="426" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="100" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="444"><net_src comp="436" pin="3"/><net_sink comp="187" pin=3"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="227" pin=11"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="227" pin=10"/></net>

<net id="463"><net_src comp="124" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="273" pin="1"/><net_sink comp="453" pin=7"/></net>

<net id="468"><net_src comp="453" pin="8"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="473"><net_src comp="160" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="479"><net_src comp="130" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="217" pin=5"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="485"><net_src comp="134" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="491"><net_src comp="138" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="187" pin=4"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="498"><net_src comp="146" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="227" pin=8"/></net>

<net id="504"><net_src comp="150" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="217" pin=3"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="227" pin=9"/></net>

<net id="510"><net_src comp="322" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="396" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="519"><net_src comp="403" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="524"><net_src comp="436" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="187" pin=3"/></net>

<net id="535"><net_src comp="273" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="540"><net_src comp="273" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="545"><net_src comp="273" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="453" pin=3"/></net>

<net id="550"><net_src comp="273" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="453" pin=4"/></net>

<net id="555"><net_src comp="273" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="453" pin=5"/></net>

<net id="560"><net_src comp="273" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="453" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx | {26 27 }
	Port: bitOut | {25 }
 - Input state : 
	Port: cabac_top : ctx | {2 3 }
	Port: cabac_top : globalCtx | {1 }
	Port: cabac_top : bitStream | {10 11 }
	Port: cabac_top : initd | {1 }
	Port: cabac_top : B_FRAME_INIT_VALS | {1 5 }
	Port: cabac_top : P_FRAME_INIT_VALS | {1 5 }
	Port: cabac_top : I_FRAME_INIT_VALS | {1 5 }
	Port: cabac_top : lpsTable | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: cabac_top : transMPS | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
	Port: cabac_top : transLPS | {12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
  - Chain level:
	State 1
		empty : 1
		specinterface_ln0 : 1
		br_ln99 : 1
		zext_ln67 : 1
		initType_1 : 1
		zext_ln67_1 : 1
		icmp_ln69 : 1
		initType_2 : 2
		icmp_ln69_1 : 1
		initType_3 : 2
		icmp_ln79 : 3
		icmp_ln79_1 : 3
		a_assign : 1
		empty_31 : 2
		cmp_i1_i_i_i_i_i : 2
		qp_assign : 3
		call_ln79 : 4
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		call_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		call_ret : 1
	State 13
		binVal : 1
		baeState_bstate_held_aligned_word : 1
		baeState_bstate_n_bits_held : 1
		baeState_bstate_currIdx : 1
		baeState_ivlCurrRange_V : 1
		baeState_ivlOffset_V : 1
	State 14
	State 15
		binVal_1 : 1
		baeState_bstate_held_aligned_word_1 : 1
		baeState_bstate_n_bits_held_1 : 1
		baeState_bstate_currIdx_1 : 1
		baeState_ivlCurrRange_V_1 : 1
		baeState_ivlOffset_V_1 : 1
	State 16
	State 17
		binVal_2 : 1
		baeState_bstate_held_aligned_word_2 : 1
		baeState_bstate_n_bits_held_2 : 1
		baeState_bstate_currIdx_2 : 1
		baeState_ivlCurrRange_V_2 : 1
		baeState_ivlOffset_V_2 : 1
	State 18
	State 19
		binVal_3 : 1
		baeState_bstate_held_aligned_word_3 : 1
		baeState_bstate_n_bits_held_3 : 1
		baeState_bstate_currIdx_3 : 1
		baeState_ivlCurrRange_V_3 : 1
		baeState_ivlOffset_V_3 : 1
	State 20
	State 21
		binVal_4 : 1
		baeState_bstate_held_aligned_word_4 : 1
		baeState_bstate_n_bits_held_4 : 1
		baeState_bstate_currIdx_4 : 1
		baeState_ivlCurrRange_V_4 : 1
		baeState_ivlOffset_V_4 : 1
	State 22
	State 23
		binVal_5 : 1
		baeState_bstate_held_aligned_word_5 : 1
		baeState_bstate_n_bits_held_5 : 1
		baeState_bstate_currIdx_5 : 1
		baeState_ivlCurrRange_V_5 : 1
		baeState_ivlOffset_V_5 : 1
	State 24
	State 25
		binVal_6 : 1
		outVal : 2
		zext_ln115 : 3
		write_ln173 : 4
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |  grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187 |    0    |  4.764  |    66   |   202   |
|          |  grp_cabac_top_Pipeline_VITIS_LOOP_29_1_fu_201 |    0    |  1.588  |    26   |    33   |
|   call   |  grp_cabac_top_Pipeline_VITIS_LOOP_7_1_fu_209  |    0    |    0    |    20   |    24   |
|          | grp_cabac_top_Pipeline_VITIS_LOOP_40_11_fu_217 |    0    |    0    |    21   |    19   |
|          |           grp_decode_decision_fu_227           |    0    |  15.88  |   795   |   789   |
|          |  grp_cabac_top_Pipeline_VITIS_LOOP_13_1_fu_261 |    0    |  4.764  |    45   |    42   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln69_fu_368                |    0    |    0    |    0    |    18   |
|          |               icmp_ln69_1_fu_382               |    0    |    0    |    0    |    18   |
|   icmp   |                icmp_ln79_fu_396                |    0    |    0    |    0    |    8    |
|          |               icmp_ln79_1_fu_403               |    0    |    0    |    0    |    8    |
|          |             cmp_i1_i_i_i_i_i_fu_430            |    0    |    0    |    0    |    17   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                initType_2_fu_374               |    0    |    0    |    0    |    2    |
|  select  |                initType_3_fu_388               |    0    |    0    |    0    |    2    |
|          |                 a_assign_fu_418                |    0    |    0    |    0    |    31   |
|          |                qp_assign_fu_436                |    0    |    0    |    0    |    6    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|    xor   |                initType_1_fu_358               |    0    |    0    |    0    |    2    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   read   |             initd_read_read_fu_154             |    0    |    0    |    0    |    0    |
|          |           globalCtx_read_read_fu_160           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   write  |            write_ln173_write_fu_166            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                   grp_fu_273                   |    0    |    0    |    0    |    0    |
|          |                   grp_fu_277                   |    0    |    0    |    0    |    0    |
|extractvalue|                   grp_fu_281                   |    0    |    0    |    0    |    0    |
|          |                   grp_fu_285                   |    0    |    0    |    0    |    0    |
|          |                   grp_fu_289                   |    0    |    0    |    0    |    0    |
|          |                   grp_fu_293                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   trunc  |             initd_firstSlice_fu_322            |    0    |    0    |    0    |    0    |
|          |                 empty_31_fu_426                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|partselect|               initd_sType_fu_326               |    0    |    0    |    0    |    0    |
|          |                 trunc_ln_fu_336                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
| bitselect|          initd_cabac_init_flag_fu_346          |    0    |    0    |    0    |    0    |
|          |                   tmp_fu_410                   |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|          |                zext_ln67_fu_354                |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln67_1_fu_364               |    0    |    0    |    0    |    0    |
|          |                zext_ln115_fu_465               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                  outVal_fu_453                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    0    |  26.996 |   973   |   1221  |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|B_FRAME_INIT_VALS|    0   |    8   |    1   |    -   |
|I_FRAME_INIT_VALS|    0   |    8   |    1   |    -   |
|P_FRAME_INIT_VALS|    0   |    8   |    1   |    -   |
|    ctxTables    |    1   |    0   |    0   |    0   |
|     lpsTable    |    1   |    0   |    0   |    -   |
|     transLPS    |    0   |    7   |   14   |    -   |
|     transMPS    |    0   |    7   |   14   |    -   |
+-----------------+--------+--------+--------+--------+
|      Total      |    2   |   38   |   31   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     binVal_1_reg_537    |    1   |
|     binVal_2_reg_542    |    1   |
|     binVal_3_reg_547    |    1   |
|     binVal_4_reg_552    |    1   |
|     binVal_5_reg_557    |    1   |
|      binVal_reg_532     |    1   |
|    ctxWritten_reg_173   |   10   |
|  globalCtx_read_reg_470 |   64   |
|   icmp_ln79_1_reg_516   |    1   |
|    icmp_ln79_reg_511    |    1   |
| initd_firstSlice_reg_507|    1   |
|    qp_assign_reg_521    |    6   |
|         reg_297         |    8   |
|         reg_302         |    8   |
|         reg_307         |   32   |
|         reg_312         |   32   |
|         reg_317         |   32   |
|   streamCtxRAM_reg_488  |    8   |
|    tempBst_0_reg_495    |    8   |
|    tempBst_1_reg_501    |    8   |
|tempBst_2_024_loc_reg_476|    8   |
|tempBst_3_025_loc_reg_482|    8   |
+-------------------------+--------+
|          Total          |   241  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|               ctxWritten_reg_173              |  p0  |   3  |  10  |   30   ||    9    |
| grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187 |  p1  |   2  |   1  |    2   ||    9    |
| grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187 |  p2  |   2  |   1  |    2   ||    9    |
| grp_cabac_top_Pipeline_VITIS_LOOP_40_1_fu_187 |  p3  |   2  |   6  |   12   ||    9    |
|           grp_decode_decision_fu_227          |  p1  |   2  |   1  |    2   |
|           grp_decode_decision_fu_227          |  p2  |   2  |   1  |    2   |
|           grp_decode_decision_fu_227          |  p3  |   2  |  32  |   64   ||    9    |
|           grp_decode_decision_fu_227          |  p4  |   2  |  32  |   64   ||    9    |
|           grp_decode_decision_fu_227          |  p5  |   2  |  32  |   64   ||    9    |
|           grp_decode_decision_fu_227          |  p6  |   2  |   8  |   16   ||    9    |
|           grp_decode_decision_fu_227          |  p7  |   2  |   8  |   16   ||    9    |
|           grp_decode_decision_fu_227          |  p12 |   2  |   1  |    2   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   276  || 19.1753 ||    81   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   26   |   973  |  1221  |    -   |
|   Memory  |    2   |    -   |    -   |   38   |   31   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   81   |    -   |
|  Register |    -   |    -   |    -   |   241  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   46   |  1252  |  1333  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
