
RM_stm32sw_v6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eba8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d18  0800ed78  0800ed78  0001ed78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fa90  0800fa90  0001fa90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fa98  0800fa98  0001fa98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800fa9c  0800fa9c  0001fa9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000310  20000000  0800faa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003774  20000310  0800fdb0  00020310  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20003a84  0800fdb0  00023a84  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020310  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001ec07  00000000  00000000  00020340  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000383c  00000000  00000000  0003ef47  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001668  00000000  00000000  00042788  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001658  00000000  00000000  00043df0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000afea  00000000  00000000  00045448  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006a31  00000000  00000000  00050432  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00056e63  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006ee0  00000000  00000000  00056ee0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000310 	.word	0x20000310
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ed60 	.word	0x0800ed60

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000314 	.word	0x20000314
 800020c:	0800ed60 	.word	0x0800ed60

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800041e:	f1a4 0401 	sub.w	r4, r4, #1
 8000422:	d1e9      	bne.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f092 0f00 	teq	r2, #0
 80005ca:	bf14      	ite	ne
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	4770      	bxeq	lr
 80005d2:	b530      	push	{r4, r5, lr}
 80005d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	e720      	b.n	8000424 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_ul2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	e00a      	b.n	800060a <__aeabi_l2d+0x16>

080005f4 <__aeabi_l2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000602:	d502      	bpl.n	800060a <__aeabi_l2d+0x16>
 8000604:	4240      	negs	r0, r0
 8000606:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800060a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800060e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000612:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000616:	f43f aedc 	beq.w	80003d2 <__adddf3+0xe6>
 800061a:	f04f 0203 	mov.w	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000632:	f1c2 0320 	rsb	r3, r2, #32
 8000636:	fa00 fc03 	lsl.w	ip, r0, r3
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000642:	ea40 000e 	orr.w	r0, r0, lr
 8000646:	fa21 f102 	lsr.w	r1, r1, r2
 800064a:	4414      	add	r4, r2
 800064c:	e6c1      	b.n	80003d2 <__adddf3+0xe6>
 800064e:	bf00      	nop

08000650 <__aeabi_dmul>:
 8000650:	b570      	push	{r4, r5, r6, lr}
 8000652:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000656:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800065a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800065e:	bf1d      	ittte	ne
 8000660:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000664:	ea94 0f0c 	teqne	r4, ip
 8000668:	ea95 0f0c 	teqne	r5, ip
 800066c:	f000 f8de 	bleq	800082c <__aeabi_dmul+0x1dc>
 8000670:	442c      	add	r4, r5
 8000672:	ea81 0603 	eor.w	r6, r1, r3
 8000676:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800067a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800067e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000682:	bf18      	it	ne
 8000684:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000688:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800068c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000690:	d038      	beq.n	8000704 <__aeabi_dmul+0xb4>
 8000692:	fba0 ce02 	umull	ip, lr, r0, r2
 8000696:	f04f 0500 	mov.w	r5, #0
 800069a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800069e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006a6:	f04f 0600 	mov.w	r6, #0
 80006aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006ae:	f09c 0f00 	teq	ip, #0
 80006b2:	bf18      	it	ne
 80006b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006c4:	d204      	bcs.n	80006d0 <__aeabi_dmul+0x80>
 80006c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ca:	416d      	adcs	r5, r5
 80006cc:	eb46 0606 	adc.w	r6, r6, r6
 80006d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e8:	bf88      	it	hi
 80006ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ee:	d81e      	bhi.n	800072e <__aeabi_dmul+0xde>
 80006f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006f4:	bf08      	it	eq
 80006f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006fa:	f150 0000 	adcs.w	r0, r0, #0
 80006fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000708:	ea46 0101 	orr.w	r1, r6, r1
 800070c:	ea40 0002 	orr.w	r0, r0, r2
 8000710:	ea81 0103 	eor.w	r1, r1, r3
 8000714:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000718:	bfc2      	ittt	gt
 800071a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800071e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000722:	bd70      	popgt	{r4, r5, r6, pc}
 8000724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000728:	f04f 0e00 	mov.w	lr, #0
 800072c:	3c01      	subs	r4, #1
 800072e:	f300 80ab 	bgt.w	8000888 <__aeabi_dmul+0x238>
 8000732:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000736:	bfde      	ittt	le
 8000738:	2000      	movle	r0, #0
 800073a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800073e:	bd70      	pople	{r4, r5, r6, pc}
 8000740:	f1c4 0400 	rsb	r4, r4, #0
 8000744:	3c20      	subs	r4, #32
 8000746:	da35      	bge.n	80007b4 <__aeabi_dmul+0x164>
 8000748:	340c      	adds	r4, #12
 800074a:	dc1b      	bgt.n	8000784 <__aeabi_dmul+0x134>
 800074c:	f104 0414 	add.w	r4, r4, #20
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f305 	lsl.w	r3, r0, r5
 8000758:	fa20 f004 	lsr.w	r0, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000768:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800076c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000770:	fa21 f604 	lsr.w	r6, r1, r4
 8000774:	eb42 0106 	adc.w	r1, r2, r6
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f1c4 040c 	rsb	r4, r4, #12
 8000788:	f1c4 0520 	rsb	r5, r4, #32
 800078c:	fa00 f304 	lsl.w	r3, r0, r4
 8000790:	fa20 f005 	lsr.w	r0, r0, r5
 8000794:	fa01 f204 	lsl.w	r2, r1, r4
 8000798:	ea40 0002 	orr.w	r0, r0, r2
 800079c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007a4:	f141 0100 	adc.w	r1, r1, #0
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f1c4 0520 	rsb	r5, r4, #32
 80007b8:	fa00 f205 	lsl.w	r2, r0, r5
 80007bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c0:	fa20 f304 	lsr.w	r3, r0, r4
 80007c4:	fa01 f205 	lsl.w	r2, r1, r5
 80007c8:	ea43 0302 	orr.w	r3, r3, r2
 80007cc:	fa21 f004 	lsr.w	r0, r1, r4
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	fa21 f204 	lsr.w	r2, r1, r4
 80007d8:	ea20 0002 	bic.w	r0, r0, r2
 80007dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007e4:	bf08      	it	eq
 80007e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ea:	bd70      	pop	{r4, r5, r6, pc}
 80007ec:	f094 0f00 	teq	r4, #0
 80007f0:	d10f      	bne.n	8000812 <__aeabi_dmul+0x1c2>
 80007f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007f6:	0040      	lsls	r0, r0, #1
 80007f8:	eb41 0101 	adc.w	r1, r1, r1
 80007fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3c01      	subeq	r4, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1a6>
 8000806:	ea41 0106 	orr.w	r1, r1, r6
 800080a:	f095 0f00 	teq	r5, #0
 800080e:	bf18      	it	ne
 8000810:	4770      	bxne	lr
 8000812:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000816:	0052      	lsls	r2, r2, #1
 8000818:	eb43 0303 	adc.w	r3, r3, r3
 800081c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000820:	bf08      	it	eq
 8000822:	3d01      	subeq	r5, #1
 8000824:	d0f7      	beq.n	8000816 <__aeabi_dmul+0x1c6>
 8000826:	ea43 0306 	orr.w	r3, r3, r6
 800082a:	4770      	bx	lr
 800082c:	ea94 0f0c 	teq	r4, ip
 8000830:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000834:	bf18      	it	ne
 8000836:	ea95 0f0c 	teqne	r5, ip
 800083a:	d00c      	beq.n	8000856 <__aeabi_dmul+0x206>
 800083c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000840:	bf18      	it	ne
 8000842:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000846:	d1d1      	bne.n	80007ec <__aeabi_dmul+0x19c>
 8000848:	ea81 0103 	eor.w	r1, r1, r3
 800084c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085a:	bf06      	itte	eq
 800085c:	4610      	moveq	r0, r2
 800085e:	4619      	moveq	r1, r3
 8000860:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000864:	d019      	beq.n	800089a <__aeabi_dmul+0x24a>
 8000866:	ea94 0f0c 	teq	r4, ip
 800086a:	d102      	bne.n	8000872 <__aeabi_dmul+0x222>
 800086c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000870:	d113      	bne.n	800089a <__aeabi_dmul+0x24a>
 8000872:	ea95 0f0c 	teq	r5, ip
 8000876:	d105      	bne.n	8000884 <__aeabi_dmul+0x234>
 8000878:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800087c:	bf1c      	itt	ne
 800087e:	4610      	movne	r0, r2
 8000880:	4619      	movne	r1, r3
 8000882:	d10a      	bne.n	800089a <__aeabi_dmul+0x24a>
 8000884:	ea81 0103 	eor.w	r1, r1, r3
 8000888:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800088c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000890:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000894:	f04f 0000 	mov.w	r0, #0
 8000898:	bd70      	pop	{r4, r5, r6, pc}
 800089a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800089e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008a2:	bd70      	pop	{r4, r5, r6, pc}

080008a4 <__aeabi_ddiv>:
 80008a4:	b570      	push	{r4, r5, r6, lr}
 80008a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008b2:	bf1d      	ittte	ne
 80008b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b8:	ea94 0f0c 	teqne	r4, ip
 80008bc:	ea95 0f0c 	teqne	r5, ip
 80008c0:	f000 f8a7 	bleq	8000a12 <__aeabi_ddiv+0x16e>
 80008c4:	eba4 0405 	sub.w	r4, r4, r5
 80008c8:	ea81 0e03 	eor.w	lr, r1, r3
 80008cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008d4:	f000 8088 	beq.w	80009e8 <__aeabi_ddiv+0x144>
 80008d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008fc:	429d      	cmp	r5, r3
 80008fe:	bf08      	it	eq
 8000900:	4296      	cmpeq	r6, r2
 8000902:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000906:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800090a:	d202      	bcs.n	8000912 <__aeabi_ddiv+0x6e>
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	1ab6      	subs	r6, r6, r2
 8000914:	eb65 0503 	sbc.w	r5, r5, r3
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000922:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 000c 	orrcs.w	r0, r0, ip
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000980:	ea55 0e06 	orrs.w	lr, r5, r6
 8000984:	d018      	beq.n	80009b8 <__aeabi_ddiv+0x114>
 8000986:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800098a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800098e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000992:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000996:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800099a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800099e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009a2:	d1c0      	bne.n	8000926 <__aeabi_ddiv+0x82>
 80009a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a8:	d10b      	bne.n	80009c2 <__aeabi_ddiv+0x11e>
 80009aa:	ea41 0100 	orr.w	r1, r1, r0
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009b6:	e7b6      	b.n	8000926 <__aeabi_ddiv+0x82>
 80009b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009bc:	bf04      	itt	eq
 80009be:	4301      	orreq	r1, r0
 80009c0:	2000      	moveq	r0, #0
 80009c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009c6:	bf88      	it	hi
 80009c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009cc:	f63f aeaf 	bhi.w	800072e <__aeabi_dmul+0xde>
 80009d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009d4:	bf04      	itt	eq
 80009d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009de:	f150 0000 	adcs.w	r0, r0, #0
 80009e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	pop	{r4, r5, r6, pc}
 80009e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009f4:	bfc2      	ittt	gt
 80009f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000a00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a04:	f04f 0e00 	mov.w	lr, #0
 8000a08:	3c01      	subs	r4, #1
 8000a0a:	e690      	b.n	800072e <__aeabi_dmul+0xde>
 8000a0c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a10:	e68d      	b.n	800072e <__aeabi_dmul+0xde>
 8000a12:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a16:	ea94 0f0c 	teq	r4, ip
 8000a1a:	bf08      	it	eq
 8000a1c:	ea95 0f0c 	teqeq	r5, ip
 8000a20:	f43f af3b 	beq.w	800089a <__aeabi_dmul+0x24a>
 8000a24:	ea94 0f0c 	teq	r4, ip
 8000a28:	d10a      	bne.n	8000a40 <__aeabi_ddiv+0x19c>
 8000a2a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a2e:	f47f af34 	bne.w	800089a <__aeabi_dmul+0x24a>
 8000a32:	ea95 0f0c 	teq	r5, ip
 8000a36:	f47f af25 	bne.w	8000884 <__aeabi_dmul+0x234>
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	e72c      	b.n	800089a <__aeabi_dmul+0x24a>
 8000a40:	ea95 0f0c 	teq	r5, ip
 8000a44:	d106      	bne.n	8000a54 <__aeabi_ddiv+0x1b0>
 8000a46:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a4a:	f43f aefd 	beq.w	8000848 <__aeabi_dmul+0x1f8>
 8000a4e:	4610      	mov	r0, r2
 8000a50:	4619      	mov	r1, r3
 8000a52:	e722      	b.n	800089a <__aeabi_dmul+0x24a>
 8000a54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a5e:	f47f aec5 	bne.w	80007ec <__aeabi_dmul+0x19c>
 8000a62:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a66:	f47f af0d 	bne.w	8000884 <__aeabi_dmul+0x234>
 8000a6a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a6e:	f47f aeeb 	bne.w	8000848 <__aeabi_dmul+0x1f8>
 8000a72:	e712      	b.n	800089a <__aeabi_dmul+0x24a>

08000a74 <__gedf2>:
 8000a74:	f04f 3cff 	mov.w	ip, #4294967295
 8000a78:	e006      	b.n	8000a88 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__ledf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	e002      	b.n	8000a88 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__cmpdf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	bf18      	it	ne
 8000a9a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a9e:	d01b      	beq.n	8000ad8 <__cmpdf2+0x54>
 8000aa0:	b001      	add	sp, #4
 8000aa2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aa6:	bf0c      	ite	eq
 8000aa8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aac:	ea91 0f03 	teqne	r1, r3
 8000ab0:	bf02      	ittt	eq
 8000ab2:	ea90 0f02 	teqeq	r0, r2
 8000ab6:	2000      	moveq	r0, #0
 8000ab8:	4770      	bxeq	lr
 8000aba:	f110 0f00 	cmn.w	r0, #0
 8000abe:	ea91 0f03 	teq	r1, r3
 8000ac2:	bf58      	it	pl
 8000ac4:	4299      	cmppl	r1, r3
 8000ac6:	bf08      	it	eq
 8000ac8:	4290      	cmpeq	r0, r2
 8000aca:	bf2c      	ite	cs
 8000acc:	17d8      	asrcs	r0, r3, #31
 8000ace:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ad2:	f040 0001 	orr.w	r0, r0, #1
 8000ad6:	4770      	bx	lr
 8000ad8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d102      	bne.n	8000ae8 <__cmpdf2+0x64>
 8000ae2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ae6:	d107      	bne.n	8000af8 <__cmpdf2+0x74>
 8000ae8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af0:	d1d6      	bne.n	8000aa0 <__cmpdf2+0x1c>
 8000af2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000af6:	d0d3      	beq.n	8000aa0 <__cmpdf2+0x1c>
 8000af8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdrcmple>:
 8000b00:	4684      	mov	ip, r0
 8000b02:	4610      	mov	r0, r2
 8000b04:	4662      	mov	r2, ip
 8000b06:	468c      	mov	ip, r1
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4663      	mov	r3, ip
 8000b0c:	e000      	b.n	8000b10 <__aeabi_cdcmpeq>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_cdcmpeq>:
 8000b10:	b501      	push	{r0, lr}
 8000b12:	f7ff ffb7 	bl	8000a84 <__cmpdf2>
 8000b16:	2800      	cmp	r0, #0
 8000b18:	bf48      	it	mi
 8000b1a:	f110 0f00 	cmnmi.w	r0, #0
 8000b1e:	bd01      	pop	{r0, pc}

08000b20 <__aeabi_dcmpeq>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff fff4 	bl	8000b10 <__aeabi_cdcmpeq>
 8000b28:	bf0c      	ite	eq
 8000b2a:	2001      	moveq	r0, #1
 8000b2c:	2000      	movne	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmplt>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffea 	bl	8000b10 <__aeabi_cdcmpeq>
 8000b3c:	bf34      	ite	cc
 8000b3e:	2001      	movcc	r0, #1
 8000b40:	2000      	movcs	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmple>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffe0 	bl	8000b10 <__aeabi_cdcmpeq>
 8000b50:	bf94      	ite	ls
 8000b52:	2001      	movls	r0, #1
 8000b54:	2000      	movhi	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpge>:
 8000b5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b60:	f7ff ffce 	bl	8000b00 <__aeabi_cdrcmple>
 8000b64:	bf94      	ite	ls
 8000b66:	2001      	movls	r0, #1
 8000b68:	2000      	movhi	r0, #0
 8000b6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6e:	bf00      	nop

08000b70 <__aeabi_dcmpgt>:
 8000b70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b74:	f7ff ffc4 	bl	8000b00 <__aeabi_cdrcmple>
 8000b78:	bf34      	ite	cc
 8000b7a:	2001      	movcc	r0, #1
 8000b7c:	2000      	movcs	r0, #0
 8000b7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b82:	bf00      	nop

08000b84 <__aeabi_dcmpun>:
 8000b84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x10>
 8000b8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b92:	d10a      	bne.n	8000baa <__aeabi_dcmpun+0x26>
 8000b94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	d102      	bne.n	8000ba4 <__aeabi_dcmpun+0x20>
 8000b9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ba2:	d102      	bne.n	8000baa <__aeabi_dcmpun+0x26>
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0001 	mov.w	r0, #1
 8000bae:	4770      	bx	lr

08000bb0 <__aeabi_d2iz>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb8:	d215      	bcs.n	8000be6 <__aeabi_d2iz+0x36>
 8000bba:	d511      	bpl.n	8000be0 <__aeabi_d2iz+0x30>
 8000bbc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bc4:	d912      	bls.n	8000bec <__aeabi_d2iz+0x3c>
 8000bc6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bce:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bd2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bd6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bda:	bf18      	it	ne
 8000bdc:	4240      	negne	r0, r0
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d105      	bne.n	8000bf8 <__aeabi_d2iz+0x48>
 8000bec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	bf08      	it	eq
 8000bf2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop

08000c00 <__aeabi_d2uiz>:
 8000c00:	004a      	lsls	r2, r1, #1
 8000c02:	d211      	bcs.n	8000c28 <__aeabi_d2uiz+0x28>
 8000c04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c08:	d211      	bcs.n	8000c2e <__aeabi_d2uiz+0x2e>
 8000c0a:	d50d      	bpl.n	8000c28 <__aeabi_d2uiz+0x28>
 8000c0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c14:	d40e      	bmi.n	8000c34 <__aeabi_d2uiz+0x34>
 8000c16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c22:	fa23 f002 	lsr.w	r0, r3, r2
 8000c26:	4770      	bx	lr
 8000c28:	f04f 0000 	mov.w	r0, #0
 8000c2c:	4770      	bx	lr
 8000c2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c32:	d102      	bne.n	8000c3a <__aeabi_d2uiz+0x3a>
 8000c34:	f04f 30ff 	mov.w	r0, #4294967295
 8000c38:	4770      	bx	lr
 8000c3a:	f04f 0000 	mov.w	r0, #0
 8000c3e:	4770      	bx	lr

08000c40 <__aeabi_d2f>:
 8000c40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c48:	bf24      	itt	cs
 8000c4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c52:	d90d      	bls.n	8000c70 <__aeabi_d2f+0x30>
 8000c54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c68:	bf08      	it	eq
 8000c6a:	f020 0001 	biceq.w	r0, r0, #1
 8000c6e:	4770      	bx	lr
 8000c70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c74:	d121      	bne.n	8000cba <__aeabi_d2f+0x7a>
 8000c76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c7a:	bfbc      	itt	lt
 8000c7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c80:	4770      	bxlt	lr
 8000c82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c8a:	f1c2 0218 	rsb	r2, r2, #24
 8000c8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c96:	fa20 f002 	lsr.w	r0, r0, r2
 8000c9a:	bf18      	it	ne
 8000c9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ca0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cac:	ea40 000c 	orr.w	r0, r0, ip
 8000cb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000cb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb8:	e7cc      	b.n	8000c54 <__aeabi_d2f+0x14>
 8000cba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cbe:	d107      	bne.n	8000cd0 <__aeabi_d2f+0x90>
 8000cc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cc4:	bf1e      	ittt	ne
 8000cc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cce:	4770      	bxne	lr
 8000cd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop

08000ce0 <__aeabi_uldivmod>:
 8000ce0:	b953      	cbnz	r3, 8000cf8 <__aeabi_uldivmod+0x18>
 8000ce2:	b94a      	cbnz	r2, 8000cf8 <__aeabi_uldivmod+0x18>
 8000ce4:	2900      	cmp	r1, #0
 8000ce6:	bf08      	it	eq
 8000ce8:	2800      	cmpeq	r0, #0
 8000cea:	bf1c      	itt	ne
 8000cec:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000cf4:	f000 b97a 	b.w	8000fec <__aeabi_idiv0>
 8000cf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d00:	f000 f806 	bl	8000d10 <__udivmoddi4>
 8000d04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d0c:	b004      	add	sp, #16
 8000d0e:	4770      	bx	lr

08000d10 <__udivmoddi4>:
 8000d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d14:	468c      	mov	ip, r1
 8000d16:	460d      	mov	r5, r1
 8000d18:	4604      	mov	r4, r0
 8000d1a:	9e08      	ldr	r6, [sp, #32]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d151      	bne.n	8000dc4 <__udivmoddi4+0xb4>
 8000d20:	428a      	cmp	r2, r1
 8000d22:	4617      	mov	r7, r2
 8000d24:	d96d      	bls.n	8000e02 <__udivmoddi4+0xf2>
 8000d26:	fab2 fe82 	clz	lr, r2
 8000d2a:	f1be 0f00 	cmp.w	lr, #0
 8000d2e:	d00b      	beq.n	8000d48 <__udivmoddi4+0x38>
 8000d30:	f1ce 0c20 	rsb	ip, lr, #32
 8000d34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d4c:	0c25      	lsrs	r5, r4, #16
 8000d4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d52:	fa1f f987 	uxth.w	r9, r7
 8000d56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d5e:	fb08 f309 	mul.w	r3, r8, r9
 8000d62:	42ab      	cmp	r3, r5
 8000d64:	d90a      	bls.n	8000d7c <__udivmoddi4+0x6c>
 8000d66:	19ed      	adds	r5, r5, r7
 8000d68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d6c:	f080 8123 	bcs.w	8000fb6 <__udivmoddi4+0x2a6>
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	f240 8120 	bls.w	8000fb6 <__udivmoddi4+0x2a6>
 8000d76:	f1a8 0802 	sub.w	r8, r8, #2
 8000d7a:	443d      	add	r5, r7
 8000d7c:	1aed      	subs	r5, r5, r3
 8000d7e:	b2a4      	uxth	r4, r4
 8000d80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000d84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000d88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d8c:	fb00 f909 	mul.w	r9, r0, r9
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	d909      	bls.n	8000da8 <__udivmoddi4+0x98>
 8000d94:	19e4      	adds	r4, r4, r7
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	f080 810a 	bcs.w	8000fb2 <__udivmoddi4+0x2a2>
 8000d9e:	45a1      	cmp	r9, r4
 8000da0:	f240 8107 	bls.w	8000fb2 <__udivmoddi4+0x2a2>
 8000da4:	3802      	subs	r0, #2
 8000da6:	443c      	add	r4, r7
 8000da8:	eba4 0409 	sub.w	r4, r4, r9
 8000dac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db0:	2100      	movs	r1, #0
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d061      	beq.n	8000e7a <__udivmoddi4+0x16a>
 8000db6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dba:	2300      	movs	r3, #0
 8000dbc:	6034      	str	r4, [r6, #0]
 8000dbe:	6073      	str	r3, [r6, #4]
 8000dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc4:	428b      	cmp	r3, r1
 8000dc6:	d907      	bls.n	8000dd8 <__udivmoddi4+0xc8>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d054      	beq.n	8000e76 <__udivmoddi4+0x166>
 8000dcc:	2100      	movs	r1, #0
 8000dce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd8:	fab3 f183 	clz	r1, r3
 8000ddc:	2900      	cmp	r1, #0
 8000dde:	f040 808e 	bne.w	8000efe <__udivmoddi4+0x1ee>
 8000de2:	42ab      	cmp	r3, r5
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xdc>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 80fa 	bhi.w	8000fe0 <__udivmoddi4+0x2d0>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb65 0503 	sbc.w	r5, r5, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	46ac      	mov	ip, r5
 8000df6:	2e00      	cmp	r6, #0
 8000df8:	d03f      	beq.n	8000e7a <__udivmoddi4+0x16a>
 8000dfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	b912      	cbnz	r2, 8000e0a <__udivmoddi4+0xfa>
 8000e04:	2701      	movs	r7, #1
 8000e06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e0a:	fab7 fe87 	clz	lr, r7
 8000e0e:	f1be 0f00 	cmp.w	lr, #0
 8000e12:	d134      	bne.n	8000e7e <__udivmoddi4+0x16e>
 8000e14:	1beb      	subs	r3, r5, r7
 8000e16:	0c3a      	lsrs	r2, r7, #16
 8000e18:	fa1f fc87 	uxth.w	ip, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e22:	0c25      	lsrs	r5, r4, #16
 8000e24:	fb02 3318 	mls	r3, r2, r8, r3
 8000e28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e2c:	fb0c f308 	mul.w	r3, ip, r8
 8000e30:	42ab      	cmp	r3, r5
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x134>
 8000e34:	19ed      	adds	r5, r5, r7
 8000e36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x132>
 8000e3c:	42ab      	cmp	r3, r5
 8000e3e:	f200 80d1 	bhi.w	8000fe4 <__udivmoddi4+0x2d4>
 8000e42:	4680      	mov	r8, r0
 8000e44:	1aed      	subs	r5, r5, r3
 8000e46:	b2a3      	uxth	r3, r4
 8000e48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e54:	fb0c fc00 	mul.w	ip, ip, r0
 8000e58:	45a4      	cmp	ip, r4
 8000e5a:	d907      	bls.n	8000e6c <__udivmoddi4+0x15c>
 8000e5c:	19e4      	adds	r4, r4, r7
 8000e5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x15a>
 8000e64:	45a4      	cmp	ip, r4
 8000e66:	f200 80b8 	bhi.w	8000fda <__udivmoddi4+0x2ca>
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	eba4 040c 	sub.w	r4, r4, ip
 8000e70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e74:	e79d      	b.n	8000db2 <__udivmoddi4+0xa2>
 8000e76:	4631      	mov	r1, r6
 8000e78:	4630      	mov	r0, r6
 8000e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e7e:	f1ce 0420 	rsb	r4, lr, #32
 8000e82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000e86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000e8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000e8e:	0c3a      	lsrs	r2, r7, #16
 8000e90:	fa25 f404 	lsr.w	r4, r5, r4
 8000e94:	ea48 0803 	orr.w	r8, r8, r3
 8000e98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ea0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ea4:	fa1f fc87 	uxth.w	ip, r7
 8000ea8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000eac:	fb01 f30c 	mul.w	r3, r1, ip
 8000eb0:	42ab      	cmp	r3, r5
 8000eb2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000eb6:	d909      	bls.n	8000ecc <__udivmoddi4+0x1bc>
 8000eb8:	19ed      	adds	r5, r5, r7
 8000eba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ebe:	f080 808a 	bcs.w	8000fd6 <__udivmoddi4+0x2c6>
 8000ec2:	42ab      	cmp	r3, r5
 8000ec4:	f240 8087 	bls.w	8000fd6 <__udivmoddi4+0x2c6>
 8000ec8:	3902      	subs	r1, #2
 8000eca:	443d      	add	r5, r7
 8000ecc:	1aeb      	subs	r3, r5, r3
 8000ece:	fa1f f588 	uxth.w	r5, r8
 8000ed2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ed6:	fb02 3310 	mls	r3, r2, r0, r3
 8000eda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ede:	fb00 f30c 	mul.w	r3, r0, ip
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1e6>
 8000ee6:	19ed      	adds	r5, r5, r7
 8000ee8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000eec:	d26f      	bcs.n	8000fce <__udivmoddi4+0x2be>
 8000eee:	42ab      	cmp	r3, r5
 8000ef0:	d96d      	bls.n	8000fce <__udivmoddi4+0x2be>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	443d      	add	r5, r7
 8000ef6:	1aeb      	subs	r3, r5, r3
 8000ef8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000efc:	e78f      	b.n	8000e1e <__udivmoddi4+0x10e>
 8000efe:	f1c1 0720 	rsb	r7, r1, #32
 8000f02:	fa22 f807 	lsr.w	r8, r2, r7
 8000f06:	408b      	lsls	r3, r1
 8000f08:	fa05 f401 	lsl.w	r4, r5, r1
 8000f0c:	ea48 0303 	orr.w	r3, r8, r3
 8000f10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f18:	40fd      	lsrs	r5, r7
 8000f1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f2a:	fa1f f883 	uxth.w	r8, r3
 8000f2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f32:	fb09 f408 	mul.w	r4, r9, r8
 8000f36:	42ac      	cmp	r4, r5
 8000f38:	fa02 f201 	lsl.w	r2, r2, r1
 8000f3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f40:	d908      	bls.n	8000f54 <__udivmoddi4+0x244>
 8000f42:	18ed      	adds	r5, r5, r3
 8000f44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f48:	d243      	bcs.n	8000fd2 <__udivmoddi4+0x2c2>
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	d941      	bls.n	8000fd2 <__udivmoddi4+0x2c2>
 8000f4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f52:	441d      	add	r5, r3
 8000f54:	1b2d      	subs	r5, r5, r4
 8000f56:	fa1f fe8e 	uxth.w	lr, lr
 8000f5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f66:	fb00 f808 	mul.w	r8, r0, r8
 8000f6a:	45a0      	cmp	r8, r4
 8000f6c:	d907      	bls.n	8000f7e <__udivmoddi4+0x26e>
 8000f6e:	18e4      	adds	r4, r4, r3
 8000f70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f74:	d229      	bcs.n	8000fca <__udivmoddi4+0x2ba>
 8000f76:	45a0      	cmp	r8, r4
 8000f78:	d927      	bls.n	8000fca <__udivmoddi4+0x2ba>
 8000f7a:	3802      	subs	r0, #2
 8000f7c:	441c      	add	r4, r3
 8000f7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f82:	eba4 0408 	sub.w	r4, r4, r8
 8000f86:	fba0 8902 	umull	r8, r9, r0, r2
 8000f8a:	454c      	cmp	r4, r9
 8000f8c:	46c6      	mov	lr, r8
 8000f8e:	464d      	mov	r5, r9
 8000f90:	d315      	bcc.n	8000fbe <__udivmoddi4+0x2ae>
 8000f92:	d012      	beq.n	8000fba <__udivmoddi4+0x2aa>
 8000f94:	b156      	cbz	r6, 8000fac <__udivmoddi4+0x29c>
 8000f96:	ebba 030e 	subs.w	r3, sl, lr
 8000f9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000fa2:	40cb      	lsrs	r3, r1
 8000fa4:	431f      	orrs	r7, r3
 8000fa6:	40cc      	lsrs	r4, r1
 8000fa8:	6037      	str	r7, [r6, #0]
 8000faa:	6074      	str	r4, [r6, #4]
 8000fac:	2100      	movs	r1, #0
 8000fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	e6f8      	b.n	8000da8 <__udivmoddi4+0x98>
 8000fb6:	4690      	mov	r8, r2
 8000fb8:	e6e0      	b.n	8000d7c <__udivmoddi4+0x6c>
 8000fba:	45c2      	cmp	sl, r8
 8000fbc:	d2ea      	bcs.n	8000f94 <__udivmoddi4+0x284>
 8000fbe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fc2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fc6:	3801      	subs	r0, #1
 8000fc8:	e7e4      	b.n	8000f94 <__udivmoddi4+0x284>
 8000fca:	4628      	mov	r0, r5
 8000fcc:	e7d7      	b.n	8000f7e <__udivmoddi4+0x26e>
 8000fce:	4640      	mov	r0, r8
 8000fd0:	e791      	b.n	8000ef6 <__udivmoddi4+0x1e6>
 8000fd2:	4681      	mov	r9, r0
 8000fd4:	e7be      	b.n	8000f54 <__udivmoddi4+0x244>
 8000fd6:	4601      	mov	r1, r0
 8000fd8:	e778      	b.n	8000ecc <__udivmoddi4+0x1bc>
 8000fda:	3802      	subs	r0, #2
 8000fdc:	443c      	add	r4, r7
 8000fde:	e745      	b.n	8000e6c <__udivmoddi4+0x15c>
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	e708      	b.n	8000df6 <__udivmoddi4+0xe6>
 8000fe4:	f1a8 0802 	sub.w	r8, r8, #2
 8000fe8:	443d      	add	r5, r7
 8000fea:	e72b      	b.n	8000e44 <__udivmoddi4+0x134>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ff4:	4a0e      	ldr	r2, [pc, #56]	; (8001030 <HAL_Init+0x40>)
 8000ff6:	4b0e      	ldr	r3, [pc, #56]	; (8001030 <HAL_Init+0x40>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ffe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001000:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <HAL_Init+0x40>)
 8001002:	4b0b      	ldr	r3, [pc, #44]	; (8001030 <HAL_Init+0x40>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800100a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800100c:	4a08      	ldr	r2, [pc, #32]	; (8001030 <HAL_Init+0x40>)
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <HAL_Init+0x40>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001016:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001018:	2003      	movs	r0, #3
 800101a:	f000 fbbf 	bl	800179c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800101e:	2000      	movs	r0, #0
 8001020:	f000 f808 	bl	8001034 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001024:	f009 fc96 	bl	800a954 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001028:	2300      	movs	r3, #0
}
 800102a:	4618      	mov	r0, r3
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40023c00 	.word	0x40023c00

08001034 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800103c:	4b12      	ldr	r3, [pc, #72]	; (8001088 <HAL_InitTick+0x54>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b12      	ldr	r3, [pc, #72]	; (800108c <HAL_InitTick+0x58>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	4619      	mov	r1, r3
 8001046:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800104a:	fbb3 f3f1 	udiv	r3, r3, r1
 800104e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001052:	4618      	mov	r0, r3
 8001054:	f000 fbd7 	bl	8001806 <HAL_SYSTICK_Config>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e00e      	b.n	8001080 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2b0f      	cmp	r3, #15
 8001066:	d80a      	bhi.n	800107e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001068:	2200      	movs	r2, #0
 800106a:	6879      	ldr	r1, [r7, #4]
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f000 fb9f 	bl	80017b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001074:	4a06      	ldr	r2, [pc, #24]	; (8001090 <HAL_InitTick+0x5c>)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800107a:	2300      	movs	r3, #0
 800107c:	e000      	b.n	8001080 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	20000138 	.word	0x20000138
 800108c:	20000004 	.word	0x20000004
 8001090:	20000000 	.word	0x20000000

08001094 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001098:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <HAL_IncTick+0x20>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	461a      	mov	r2, r3
 800109e:	4b06      	ldr	r3, [pc, #24]	; (80010b8 <HAL_IncTick+0x24>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4413      	add	r3, r2
 80010a4:	4a04      	ldr	r2, [pc, #16]	; (80010b8 <HAL_IncTick+0x24>)
 80010a6:	6013      	str	r3, [r2, #0]
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	20000004 	.word	0x20000004
 80010b8:	20000350 	.word	0x20000350

080010bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
  return uwTick;
 80010c0:	4b03      	ldr	r3, [pc, #12]	; (80010d0 <HAL_GetTick+0x14>)
 80010c2:	681b      	ldr	r3, [r3, #0]
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop
 80010d0:	20000350 	.word	0x20000350

080010d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b084      	sub	sp, #16
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010dc:	f7ff ffee 	bl	80010bc <HAL_GetTick>
 80010e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010ec:	d005      	beq.n	80010fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ee:	4b09      	ldr	r3, [pc, #36]	; (8001114 <HAL_Delay+0x40>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	461a      	mov	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	4413      	add	r3, r2
 80010f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010fa:	bf00      	nop
 80010fc:	f7ff ffde 	bl	80010bc <HAL_GetTick>
 8001100:	4602      	mov	r2, r0
 8001102:	68bb      	ldr	r3, [r7, #8]
 8001104:	1ad2      	subs	r2, r2, r3
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d3f7      	bcc.n	80010fc <HAL_Delay+0x28>
  {
  }
}
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000004 	.word	0x20000004

08001118 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001120:	2300      	movs	r3, #0
 8001122:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d101      	bne.n	800112e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800112a:	2301      	movs	r3, #1
 800112c:	e033      	b.n	8001196 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001132:	2b00      	cmp	r3, #0
 8001134:	d109      	bne.n	800114a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001136:	6878      	ldr	r0, [r7, #4]
 8001138:	f009 fc34 	bl	800a9a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2200      	movs	r2, #0
 8001146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114e:	f003 0310 	and.w	r3, r3, #16
 8001152:	2b00      	cmp	r3, #0
 8001154:	d118      	bne.n	8001188 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800115e:	f023 0302 	bic.w	r3, r3, #2
 8001162:	f043 0202 	orr.w	r2, r3, #2
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f000 f94c 	bl	8001408 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800117a:	f023 0303 	bic.w	r3, r3, #3
 800117e:	f043 0201 	orr.w	r2, r3, #1
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	641a      	str	r2, [r3, #64]	; 0x40
 8001186:	e001      	b.n	800118c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2200      	movs	r2, #0
 8001190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001194:	7bfb      	ldrb	r3, [r7, #15]
}
 8001196:	4618      	mov	r0, r3
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011a0:	b490      	push	{r4, r7}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80011aa:	2300      	movs	r3, #0
 80011ac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d101      	bne.n	80011bc <HAL_ADC_ConfigChannel+0x1c>
 80011b8:	2302      	movs	r3, #2
 80011ba:	e115      	b.n	80013e8 <HAL_ADC_ConfigChannel+0x248>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2201      	movs	r2, #1
 80011c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2b09      	cmp	r3, #9
 80011ca:	d926      	bls.n	800121a <HAL_ADC_ConfigChannel+0x7a>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	68d9      	ldr	r1, [r3, #12]
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	b29b      	uxth	r3, r3
 80011dc:	4618      	mov	r0, r3
 80011de:	4603      	mov	r3, r0
 80011e0:	005b      	lsls	r3, r3, #1
 80011e2:	4403      	add	r3, r0
 80011e4:	3b1e      	subs	r3, #30
 80011e6:	2007      	movs	r0, #7
 80011e8:	fa00 f303 	lsl.w	r3, r0, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	400b      	ands	r3, r1
 80011f0:	60d3      	str	r3, [r2, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	68d9      	ldr	r1, [r3, #12]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	6898      	ldr	r0, [r3, #8]
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	b29b      	uxth	r3, r3
 8001206:	461c      	mov	r4, r3
 8001208:	4623      	mov	r3, r4
 800120a:	005b      	lsls	r3, r3, #1
 800120c:	4423      	add	r3, r4
 800120e:	3b1e      	subs	r3, #30
 8001210:	fa00 f303 	lsl.w	r3, r0, r3
 8001214:	430b      	orrs	r3, r1
 8001216:	60d3      	str	r3, [r2, #12]
 8001218:	e023      	b.n	8001262 <HAL_ADC_ConfigChannel+0xc2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6919      	ldr	r1, [r3, #16]
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	b29b      	uxth	r3, r3
 800122a:	4618      	mov	r0, r3
 800122c:	4603      	mov	r3, r0
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	4403      	add	r3, r0
 8001232:	2007      	movs	r0, #7
 8001234:	fa00 f303 	lsl.w	r3, r0, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	400b      	ands	r3, r1
 800123c:	6113      	str	r3, [r2, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	6919      	ldr	r1, [r3, #16]
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	6898      	ldr	r0, [r3, #8]
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	b29b      	uxth	r3, r3
 8001252:	461c      	mov	r4, r3
 8001254:	4623      	mov	r3, r4
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4423      	add	r3, r4
 800125a:	fa00 f303 	lsl.w	r3, r0, r3
 800125e:	430b      	orrs	r3, r1
 8001260:	6113      	str	r3, [r2, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	685b      	ldr	r3, [r3, #4]
 8001266:	2b06      	cmp	r3, #6
 8001268:	d824      	bhi.n	80012b4 <HAL_ADC_ConfigChannel+0x114>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6819      	ldr	r1, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685a      	ldr	r2, [r3, #4]
 8001278:	4613      	mov	r3, r2
 800127a:	009b      	lsls	r3, r3, #2
 800127c:	4413      	add	r3, r2
 800127e:	3b05      	subs	r3, #5
 8001280:	221f      	movs	r2, #31
 8001282:	fa02 f303 	lsl.w	r3, r2, r3
 8001286:	43db      	mvns	r3, r3
 8001288:	4003      	ands	r3, r0
 800128a:	634b      	str	r3, [r1, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6819      	ldr	r1, [r3, #0]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	b29b      	uxth	r3, r3
 800129c:	461c      	mov	r4, r3
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685a      	ldr	r2, [r3, #4]
 80012a2:	4613      	mov	r3, r2
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	4413      	add	r3, r2
 80012a8:	3b05      	subs	r3, #5
 80012aa:	fa04 f303 	lsl.w	r3, r4, r3
 80012ae:	4303      	orrs	r3, r0
 80012b0:	634b      	str	r3, [r1, #52]	; 0x34
 80012b2:	e04c      	b.n	800134e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	2b0c      	cmp	r3, #12
 80012ba:	d824      	bhi.n	8001306 <HAL_ADC_ConfigChannel+0x166>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	6819      	ldr	r1, [r3, #0]
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	685a      	ldr	r2, [r3, #4]
 80012ca:	4613      	mov	r3, r2
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	4413      	add	r3, r2
 80012d0:	3b23      	subs	r3, #35	; 0x23
 80012d2:	221f      	movs	r2, #31
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	4003      	ands	r3, r0
 80012dc:	630b      	str	r3, [r1, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6819      	ldr	r1, [r3, #0]
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	b29b      	uxth	r3, r3
 80012ee:	461c      	mov	r4, r3
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685a      	ldr	r2, [r3, #4]
 80012f4:	4613      	mov	r3, r2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	4413      	add	r3, r2
 80012fa:	3b23      	subs	r3, #35	; 0x23
 80012fc:	fa04 f303 	lsl.w	r3, r4, r3
 8001300:	4303      	orrs	r3, r0
 8001302:	630b      	str	r3, [r1, #48]	; 0x30
 8001304:	e023      	b.n	800134e <HAL_ADC_ConfigChannel+0x1ae>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6819      	ldr	r1, [r3, #0]
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	685a      	ldr	r2, [r3, #4]
 8001314:	4613      	mov	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	4413      	add	r3, r2
 800131a:	3b41      	subs	r3, #65	; 0x41
 800131c:	221f      	movs	r2, #31
 800131e:	fa02 f303 	lsl.w	r3, r2, r3
 8001322:	43db      	mvns	r3, r3
 8001324:	4003      	ands	r3, r0
 8001326:	62cb      	str	r3, [r1, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6819      	ldr	r1, [r3, #0]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	b29b      	uxth	r3, r3
 8001338:	461c      	mov	r4, r3
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	4613      	mov	r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	4413      	add	r3, r2
 8001344:	3b41      	subs	r3, #65	; 0x41
 8001346:	fa04 f303 	lsl.w	r3, r4, r3
 800134a:	4303      	orrs	r3, r0
 800134c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800134e:	4b29      	ldr	r3, [pc, #164]	; (80013f4 <HAL_ADC_ConfigChannel+0x254>)
 8001350:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a28      	ldr	r2, [pc, #160]	; (80013f8 <HAL_ADC_ConfigChannel+0x258>)
 8001358:	4293      	cmp	r3, r2
 800135a:	d10f      	bne.n	800137c <HAL_ADC_ConfigChannel+0x1dc>
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b12      	cmp	r3, #18
 8001362:	d10b      	bne.n	800137c <HAL_ADC_ConfigChannel+0x1dc>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a1d      	ldr	r2, [pc, #116]	; (80013f8 <HAL_ADC_ConfigChannel+0x258>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d12b      	bne.n	80013de <HAL_ADC_ConfigChannel+0x23e>
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a1c      	ldr	r2, [pc, #112]	; (80013fc <HAL_ADC_ConfigChannel+0x25c>)
 800138c:	4293      	cmp	r3, r2
 800138e:	d003      	beq.n	8001398 <HAL_ADC_ConfigChannel+0x1f8>
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2b11      	cmp	r3, #17
 8001396:	d122      	bne.n	80013de <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a11      	ldr	r2, [pc, #68]	; (80013fc <HAL_ADC_ConfigChannel+0x25c>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d111      	bne.n	80013de <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <HAL_ADC_ConfigChannel+0x260>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a11      	ldr	r2, [pc, #68]	; (8001404 <HAL_ADC_ConfigChannel+0x264>)
 80013c0:	fba2 2303 	umull	r2, r3, r2, r3
 80013c4:	0c9a      	lsrs	r2, r3, #18
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80013d0:	e002      	b.n	80013d8 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d1f9      	bne.n	80013d2 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3710      	adds	r7, #16
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bc90      	pop	{r4, r7}
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	40012300 	.word	0x40012300
 80013f8:	40012000 	.word	0x40012000
 80013fc:	10000012 	.word	0x10000012
 8001400:	20000138 	.word	0x20000138
 8001404:	431bde83 	.word	0x431bde83

08001408 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001408:	b480      	push	{r7}
 800140a:	b085      	sub	sp, #20
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001410:	4b79      	ldr	r3, [pc, #484]	; (80015f8 <ADC_Init+0x1f0>)
 8001412:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	685a      	ldr	r2, [r3, #4]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	431a      	orrs	r2, r3
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	6852      	ldr	r2, [r2, #4]
 8001438:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800143c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6812      	ldr	r2, [r2, #0]
 8001446:	6851      	ldr	r1, [r2, #4]
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6912      	ldr	r2, [r2, #16]
 800144c:	0212      	lsls	r2, r2, #8
 800144e:	430a      	orrs	r2, r1
 8001450:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	6812      	ldr	r2, [r2, #0]
 800145a:	6852      	ldr	r2, [r2, #4]
 800145c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001460:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	6812      	ldr	r2, [r2, #0]
 800146a:	6851      	ldr	r1, [r2, #4]
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6892      	ldr	r2, [r2, #8]
 8001470:	430a      	orrs	r2, r1
 8001472:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	6812      	ldr	r2, [r2, #0]
 800147c:	6892      	ldr	r2, [r2, #8]
 800147e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001482:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6812      	ldr	r2, [r2, #0]
 800148c:	6891      	ldr	r1, [r2, #8]
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	68d2      	ldr	r2, [r2, #12]
 8001492:	430a      	orrs	r2, r1
 8001494:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800149a:	4a58      	ldr	r2, [pc, #352]	; (80015fc <ADC_Init+0x1f4>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d022      	beq.n	80014e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	6812      	ldr	r2, [r2, #0]
 80014a8:	6892      	ldr	r2, [r2, #8]
 80014aa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6812      	ldr	r2, [r2, #0]
 80014b8:	6891      	ldr	r1, [r2, #8]
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80014be:	430a      	orrs	r2, r1
 80014c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	687a      	ldr	r2, [r7, #4]
 80014c8:	6812      	ldr	r2, [r2, #0]
 80014ca:	6892      	ldr	r2, [r2, #8]
 80014cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	6812      	ldr	r2, [r2, #0]
 80014da:	6891      	ldr	r1, [r2, #8]
 80014dc:	687a      	ldr	r2, [r7, #4]
 80014de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80014e0:	430a      	orrs	r2, r1
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	e00f      	b.n	8001506 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	6812      	ldr	r2, [r2, #0]
 80014ee:	6892      	ldr	r2, [r2, #8]
 80014f0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	6812      	ldr	r2, [r2, #0]
 80014fe:	6892      	ldr	r2, [r2, #8]
 8001500:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001504:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	6812      	ldr	r2, [r2, #0]
 800150e:	6892      	ldr	r2, [r2, #8]
 8001510:	f022 0202 	bic.w	r2, r2, #2
 8001514:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	6812      	ldr	r2, [r2, #0]
 800151e:	6891      	ldr	r1, [r2, #8]
 8001520:	687a      	ldr	r2, [r7, #4]
 8001522:	7e12      	ldrb	r2, [r2, #24]
 8001524:	0052      	lsls	r2, r2, #1
 8001526:	430a      	orrs	r2, r1
 8001528:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d01b      	beq.n	800156c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	687a      	ldr	r2, [r7, #4]
 800153a:	6812      	ldr	r2, [r2, #0]
 800153c:	6852      	ldr	r2, [r2, #4]
 800153e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001542:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	687a      	ldr	r2, [r7, #4]
 800154a:	6812      	ldr	r2, [r2, #0]
 800154c:	6852      	ldr	r2, [r2, #4]
 800154e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001552:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	687a      	ldr	r2, [r7, #4]
 800155a:	6812      	ldr	r2, [r2, #0]
 800155c:	6851      	ldr	r1, [r2, #4]
 800155e:	687a      	ldr	r2, [r7, #4]
 8001560:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001562:	3a01      	subs	r2, #1
 8001564:	0352      	lsls	r2, r2, #13
 8001566:	430a      	orrs	r2, r1
 8001568:	605a      	str	r2, [r3, #4]
 800156a:	e007      	b.n	800157c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	6812      	ldr	r2, [r2, #0]
 8001574:	6852      	ldr	r2, [r2, #4]
 8001576:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800157a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	6812      	ldr	r2, [r2, #0]
 8001584:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001586:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800158a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	6812      	ldr	r2, [r2, #0]
 8001594:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	69d2      	ldr	r2, [r2, #28]
 800159a:	3a01      	subs	r2, #1
 800159c:	0512      	lsls	r2, r2, #20
 800159e:	430a      	orrs	r2, r1
 80015a0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	6812      	ldr	r2, [r2, #0]
 80015aa:	6892      	ldr	r2, [r2, #8]
 80015ac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80015b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	6891      	ldr	r1, [r2, #8]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 80015c2:	0252      	lsls	r2, r2, #9
 80015c4:	430a      	orrs	r2, r1
 80015c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	6812      	ldr	r2, [r2, #0]
 80015d0:	6892      	ldr	r2, [r2, #8]
 80015d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80015d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	687a      	ldr	r2, [r7, #4]
 80015de:	6812      	ldr	r2, [r2, #0]
 80015e0:	6891      	ldr	r1, [r2, #8]
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	6952      	ldr	r2, [r2, #20]
 80015e6:	0292      	lsls	r2, r2, #10
 80015e8:	430a      	orrs	r2, r1
 80015ea:	609a      	str	r2, [r3, #8]
}
 80015ec:	bf00      	nop
 80015ee:	3714      	adds	r7, #20
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	40012300 	.word	0x40012300
 80015fc:	0f000001 	.word	0x0f000001

08001600 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f003 0307 	and.w	r3, r3, #7
 800160e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001610:	4b0c      	ldr	r3, [pc, #48]	; (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001616:	68ba      	ldr	r2, [r7, #8]
 8001618:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800161c:	4013      	ands	r3, r2
 800161e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001624:	68bb      	ldr	r3, [r7, #8]
 8001626:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001628:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800162c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001630:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001632:	4a04      	ldr	r2, [pc, #16]	; (8001644 <__NVIC_SetPriorityGrouping+0x44>)
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	60d3      	str	r3, [r2, #12]
}
 8001638:	bf00      	nop
 800163a:	3714      	adds	r7, #20
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000ed00 	.word	0xe000ed00

08001648 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800164c:	4b04      	ldr	r3, [pc, #16]	; (8001660 <__NVIC_GetPriorityGrouping+0x18>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	0a1b      	lsrs	r3, r3, #8
 8001652:	f003 0307 	and.w	r3, r3, #7
}
 8001656:	4618      	mov	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	e000ed00 	.word	0xe000ed00

08001664 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800166e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001672:	2b00      	cmp	r3, #0
 8001674:	db0b      	blt.n	800168e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001676:	4909      	ldr	r1, [pc, #36]	; (800169c <__NVIC_EnableIRQ+0x38>)
 8001678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167c:	095b      	lsrs	r3, r3, #5
 800167e:	79fa      	ldrb	r2, [r7, #7]
 8001680:	f002 021f 	and.w	r2, r2, #31
 8001684:	2001      	movs	r0, #1
 8001686:	fa00 f202 	lsl.w	r2, r0, r2
 800168a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000e100 	.word	0xe000e100

080016a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	4603      	mov	r3, r0
 80016a8:	6039      	str	r1, [r7, #0]
 80016aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	db0a      	blt.n	80016ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b4:	490d      	ldr	r1, [pc, #52]	; (80016ec <__NVIC_SetPriority+0x4c>)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	683a      	ldr	r2, [r7, #0]
 80016bc:	b2d2      	uxtb	r2, r2
 80016be:	0112      	lsls	r2, r2, #4
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	440b      	add	r3, r1
 80016c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016c8:	e00a      	b.n	80016e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ca:	4909      	ldr	r1, [pc, #36]	; (80016f0 <__NVIC_SetPriority+0x50>)
 80016cc:	79fb      	ldrb	r3, [r7, #7]
 80016ce:	f003 030f 	and.w	r3, r3, #15
 80016d2:	3b04      	subs	r3, #4
 80016d4:	683a      	ldr	r2, [r7, #0]
 80016d6:	b2d2      	uxtb	r2, r2
 80016d8:	0112      	lsls	r2, r2, #4
 80016da:	b2d2      	uxtb	r2, r2
 80016dc:	440b      	add	r3, r1
 80016de:	761a      	strb	r2, [r3, #24]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr
 80016ec:	e000e100 	.word	0xe000e100
 80016f0:	e000ed00 	.word	0xe000ed00

080016f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b089      	sub	sp, #36	; 0x24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f1c3 0307 	rsb	r3, r3, #7
 800170e:	2b04      	cmp	r3, #4
 8001710:	bf28      	it	cs
 8001712:	2304      	movcs	r3, #4
 8001714:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	3304      	adds	r3, #4
 800171a:	2b06      	cmp	r3, #6
 800171c:	d902      	bls.n	8001724 <NVIC_EncodePriority+0x30>
 800171e:	69fb      	ldr	r3, [r7, #28]
 8001720:	3b03      	subs	r3, #3
 8001722:	e000      	b.n	8001726 <NVIC_EncodePriority+0x32>
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001728:	2201      	movs	r2, #1
 800172a:	69bb      	ldr	r3, [r7, #24]
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	1e5a      	subs	r2, r3, #1
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	401a      	ands	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800173a:	2101      	movs	r1, #1
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	fa01 f303 	lsl.w	r3, r1, r3
 8001742:	1e59      	subs	r1, r3, #1
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001748:	4313      	orrs	r3, r2
         );
}
 800174a:	4618      	mov	r0, r3
 800174c:	3724      	adds	r7, #36	; 0x24
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
	...

08001758 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	3b01      	subs	r3, #1
 8001764:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001768:	d301      	bcc.n	800176e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800176a:	2301      	movs	r3, #1
 800176c:	e00f      	b.n	800178e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800176e:	4a0a      	ldr	r2, [pc, #40]	; (8001798 <SysTick_Config+0x40>)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	3b01      	subs	r3, #1
 8001774:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001776:	210f      	movs	r1, #15
 8001778:	f04f 30ff 	mov.w	r0, #4294967295
 800177c:	f7ff ff90 	bl	80016a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <SysTick_Config+0x40>)
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001786:	4b04      	ldr	r3, [pc, #16]	; (8001798 <SysTick_Config+0x40>)
 8001788:	2207      	movs	r2, #7
 800178a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	e000e010 	.word	0xe000e010

0800179c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f7ff ff2b 	bl	8001600 <__NVIC_SetPriorityGrouping>
}
 80017aa:	bf00      	nop
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b086      	sub	sp, #24
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	4603      	mov	r3, r0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017c4:	f7ff ff40 	bl	8001648 <__NVIC_GetPriorityGrouping>
 80017c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	68b9      	ldr	r1, [r7, #8]
 80017ce:	6978      	ldr	r0, [r7, #20]
 80017d0:	f7ff ff90 	bl	80016f4 <NVIC_EncodePriority>
 80017d4:	4602      	mov	r2, r0
 80017d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff ff5f 	bl	80016a0 <__NVIC_SetPriority>
}
 80017e2:	bf00      	nop
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b082      	sub	sp, #8
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	4603      	mov	r3, r0
 80017f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff ff33 	bl	8001664 <__NVIC_EnableIRQ>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b082      	sub	sp, #8
 800180a:	af00      	add	r7, sp, #0
 800180c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f7ff ffa2 	bl	8001758 <SysTick_Config>
 8001814:	4603      	mov	r3, r0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b086      	sub	sp, #24
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800182c:	f7ff fc46 	bl	80010bc <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d101      	bne.n	800183c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e099      	b.n	8001970 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2202      	movs	r2, #2
 8001848:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	6812      	ldr	r2, [r2, #0]
 8001854:	6812      	ldr	r2, [r2, #0]
 8001856:	f022 0201 	bic.w	r2, r2, #1
 800185a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800185c:	e00f      	b.n	800187e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800185e:	f7ff fc2d 	bl	80010bc <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b05      	cmp	r3, #5
 800186a:	d908      	bls.n	800187e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2220      	movs	r2, #32
 8001870:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2203      	movs	r2, #3
 8001876:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e078      	b.n	8001970 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	2b00      	cmp	r3, #0
 800188a:	d1e8      	bne.n	800185e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	4b38      	ldr	r3, [pc, #224]	; (8001978 <HAL_DMA_Init+0x158>)
 8001898:	4013      	ands	r3, r2
 800189a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	685a      	ldr	r2, [r3, #4]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	691b      	ldr	r3, [r3, #16]
 80018b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	699b      	ldr	r3, [r3, #24]
 80018bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6a1b      	ldr	r3, [r3, #32]
 80018c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	2b04      	cmp	r3, #4
 80018d6:	d107      	bne.n	80018e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e0:	4313      	orrs	r3, r2
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018f8:	697b      	ldr	r3, [r7, #20]
 80018fa:	f023 0307 	bic.w	r3, r3, #7
 80018fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	4313      	orrs	r3, r2
 8001908:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800190e:	2b04      	cmp	r3, #4
 8001910:	d117      	bne.n	8001942 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	4313      	orrs	r3, r2
 800191a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001920:	2b00      	cmp	r3, #0
 8001922:	d00e      	beq.n	8001942 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f000 fa91 	bl	8001e4c <DMA_CheckFifoParam>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d008      	beq.n	8001942 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2240      	movs	r2, #64	; 0x40
 8001934:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2201      	movs	r2, #1
 800193a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800193e:	2301      	movs	r3, #1
 8001940:	e016      	b.n	8001970 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	697a      	ldr	r2, [r7, #20]
 8001948:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800194a:	6878      	ldr	r0, [r7, #4]
 800194c:	f000 fa48 	bl	8001de0 <DMA_CalcBaseAndBitshift>
 8001950:	4603      	mov	r3, r0
 8001952:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001958:	223f      	movs	r2, #63	; 0x3f
 800195a:	409a      	lsls	r2, r3
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800196e:	2300      	movs	r3, #0
}
 8001970:	4618      	mov	r0, r3
 8001972:	3718      	adds	r7, #24
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	f010803f 	.word	0xf010803f

0800197c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
 8001988:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800198a:	2300      	movs	r3, #0
 800198c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001992:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800199a:	2b01      	cmp	r3, #1
 800199c:	d101      	bne.n	80019a2 <HAL_DMA_Start_IT+0x26>
 800199e:	2302      	movs	r3, #2
 80019a0:	e040      	b.n	8001a24 <HAL_DMA_Start_IT+0xa8>
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	2201      	movs	r2, #1
 80019a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019b0:	b2db      	uxtb	r3, r3
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d12f      	bne.n	8001a16 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2202      	movs	r2, #2
 80019ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2200      	movs	r2, #0
 80019c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	68f8      	ldr	r0, [r7, #12]
 80019cc:	f000 f9da 	bl	8001d84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019d4:	223f      	movs	r2, #63	; 0x3f
 80019d6:	409a      	lsls	r2, r3
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68fa      	ldr	r2, [r7, #12]
 80019e2:	6812      	ldr	r2, [r2, #0]
 80019e4:	6812      	ldr	r2, [r2, #0]
 80019e6:	f042 0216 	orr.w	r2, r2, #22
 80019ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d007      	beq.n	8001a04 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	68fa      	ldr	r2, [r7, #12]
 80019fa:	6812      	ldr	r2, [r2, #0]
 80019fc:	6812      	ldr	r2, [r2, #0]
 80019fe:	f042 0208 	orr.w	r2, r2, #8
 8001a02:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68fa      	ldr	r2, [r7, #12]
 8001a0a:	6812      	ldr	r2, [r2, #0]
 8001a0c:	6812      	ldr	r2, [r2, #0]
 8001a0e:	f042 0201 	orr.w	r2, r2, #1
 8001a12:	601a      	str	r2, [r3, #0]
 8001a14:	e005      	b.n	8001a22 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001a22:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	3718      	adds	r7, #24
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}

08001a2c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	b083      	sub	sp, #12
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	2b02      	cmp	r3, #2
 8001a3e:	d004      	beq.n	8001a4a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2280      	movs	r2, #128	; 0x80
 8001a44:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e00c      	b.n	8001a64 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2205      	movs	r2, #5
 8001a4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	6812      	ldr	r2, [r2, #0]
 8001a5a:	6812      	ldr	r2, [r2, #0]
 8001a5c:	f022 0201 	bic.w	r2, r2, #1
 8001a60:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	370c      	adds	r7, #12
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6e:	4770      	bx	lr

08001a70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a7c:	4b92      	ldr	r3, [pc, #584]	; (8001cc8 <HAL_DMA_IRQHandler+0x258>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a92      	ldr	r2, [pc, #584]	; (8001ccc <HAL_DMA_IRQHandler+0x25c>)
 8001a82:	fba2 2303 	umull	r2, r3, r2, r3
 8001a86:	0a9b      	lsrs	r3, r3, #10
 8001a88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a9a:	2208      	movs	r2, #8
 8001a9c:	409a      	lsls	r2, r3
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d01a      	beq.n	8001adc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d013      	beq.n	8001adc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	6812      	ldr	r2, [r2, #0]
 8001abe:	f022 0204 	bic.w	r2, r2, #4
 8001ac2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ac8:	2208      	movs	r2, #8
 8001aca:	409a      	lsls	r2, r3
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ad4:	f043 0201 	orr.w	r2, r3, #1
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d012      	beq.n	8001b12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d00b      	beq.n	8001b12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001afe:	2201      	movs	r2, #1
 8001b00:	409a      	lsls	r2, r3
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b0a:	f043 0202 	orr.w	r2, r3, #2
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b16:	2204      	movs	r2, #4
 8001b18:	409a      	lsls	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d012      	beq.n	8001b48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f003 0302 	and.w	r3, r3, #2
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d00b      	beq.n	8001b48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b34:	2204      	movs	r2, #4
 8001b36:	409a      	lsls	r2, r3
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b40:	f043 0204 	orr.w	r2, r3, #4
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b4c:	2210      	movs	r2, #16
 8001b4e:	409a      	lsls	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4013      	ands	r3, r2
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d043      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d03c      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6a:	2210      	movs	r2, #16
 8001b6c:	409a      	lsls	r2, r3
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d018      	beq.n	8001bb2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d108      	bne.n	8001ba0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d024      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4798      	blx	r3
 8001b9e:	e01f      	b.n	8001be0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d01b      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	4798      	blx	r3
 8001bb0:	e016      	b.n	8001be0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d107      	bne.n	8001bd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	6812      	ldr	r2, [r2, #0]
 8001bc8:	6812      	ldr	r2, [r2, #0]
 8001bca:	f022 0208 	bic.w	r2, r2, #8
 8001bce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d003      	beq.n	8001be0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001be4:	2220      	movs	r2, #32
 8001be6:	409a      	lsls	r2, r3
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	4013      	ands	r3, r2
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 808e 	beq.w	8001d0e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0310 	and.w	r3, r3, #16
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	f000 8086 	beq.w	8001d0e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c06:	2220      	movs	r2, #32
 8001c08:	409a      	lsls	r2, r3
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	2b05      	cmp	r3, #5
 8001c18:	d136      	bne.n	8001c88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	687a      	ldr	r2, [r7, #4]
 8001c20:	6812      	ldr	r2, [r2, #0]
 8001c22:	6812      	ldr	r2, [r2, #0]
 8001c24:	f022 0216 	bic.w	r2, r2, #22
 8001c28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	687a      	ldr	r2, [r7, #4]
 8001c30:	6812      	ldr	r2, [r2, #0]
 8001c32:	6952      	ldr	r2, [r2, #20]
 8001c34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d103      	bne.n	8001c4a <HAL_DMA_IRQHandler+0x1da>
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d007      	beq.n	8001c5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	6812      	ldr	r2, [r2, #0]
 8001c52:	6812      	ldr	r2, [r2, #0]
 8001c54:	f022 0208 	bic.w	r2, r2, #8
 8001c58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c5e:	223f      	movs	r2, #63	; 0x3f
 8001c60:	409a      	lsls	r2, r3
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2201      	movs	r2, #1
 8001c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d07d      	beq.n	8001d7a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	4798      	blx	r3
        }
        return;
 8001c86:	e078      	b.n	8001d7a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d01c      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d108      	bne.n	8001cb6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d030      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	4798      	blx	r3
 8001cb4:	e02b      	b.n	8001d0e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d027      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
 8001cc6:	e022      	b.n	8001d0e <HAL_DMA_IRQHandler+0x29e>
 8001cc8:	20000138 	.word	0x20000138
 8001ccc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d10f      	bne.n	8001cfe <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	687a      	ldr	r2, [r7, #4]
 8001ce4:	6812      	ldr	r2, [r2, #0]
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	f022 0210 	bic.w	r2, r2, #16
 8001cec:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d003      	beq.n	8001d0e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d032      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d022      	beq.n	8001d68 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2205      	movs	r2, #5
 8001d26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	6812      	ldr	r2, [r2, #0]
 8001d34:	f022 0201 	bic.w	r2, r2, #1
 8001d38:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	60bb      	str	r3, [r7, #8]
 8001d40:	697a      	ldr	r2, [r7, #20]
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d807      	bhi.n	8001d56 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0301 	and.w	r3, r3, #1
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d1f2      	bne.n	8001d3a <HAL_DMA_IRQHandler+0x2ca>
 8001d54:	e000      	b.n	8001d58 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001d56:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d005      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d74:	6878      	ldr	r0, [r7, #4]
 8001d76:	4798      	blx	r3
 8001d78:	e000      	b.n	8001d7c <HAL_DMA_IRQHandler+0x30c>
        return;
 8001d7a:	bf00      	nop
    }
  }
}
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop

08001d84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b085      	sub	sp, #20
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
 8001d90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	68fa      	ldr	r2, [r7, #12]
 8001d98:	6812      	ldr	r2, [r2, #0]
 8001d9a:	6812      	ldr	r2, [r2, #0]
 8001d9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001da0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	683a      	ldr	r2, [r7, #0]
 8001da8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	2b40      	cmp	r3, #64	; 0x40
 8001db0:	d108      	bne.n	8001dc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	687a      	ldr	r2, [r7, #4]
 8001db8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001dc2:	e007      	b.n	8001dd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	68ba      	ldr	r2, [r7, #8]
 8001dca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	60da      	str	r2, [r3, #12]
}
 8001dd4:	bf00      	nop
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	3b10      	subs	r3, #16
 8001df0:	4a14      	ldr	r2, [pc, #80]	; (8001e44 <DMA_CalcBaseAndBitshift+0x64>)
 8001df2:	fba2 2303 	umull	r2, r3, r2, r3
 8001df6:	091b      	lsrs	r3, r3, #4
 8001df8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001dfa:	4a13      	ldr	r2, [pc, #76]	; (8001e48 <DMA_CalcBaseAndBitshift+0x68>)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	4413      	add	r3, r2
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	461a      	mov	r2, r3
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2b03      	cmp	r3, #3
 8001e0c:	d909      	bls.n	8001e22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e16:	f023 0303 	bic.w	r3, r3, #3
 8001e1a:	1d1a      	adds	r2, r3, #4
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	659a      	str	r2, [r3, #88]	; 0x58
 8001e20:	e007      	b.n	8001e32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e2a:	f023 0303 	bic.w	r3, r3, #3
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	3714      	adds	r7, #20
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	aaaaaaab 	.word	0xaaaaaaab
 8001e48:	0800f684 	.word	0x0800f684

08001e4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d11f      	bne.n	8001ea6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2b03      	cmp	r3, #3
 8001e6a:	d855      	bhi.n	8001f18 <DMA_CheckFifoParam+0xcc>
 8001e6c:	a201      	add	r2, pc, #4	; (adr r2, 8001e74 <DMA_CheckFifoParam+0x28>)
 8001e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e72:	bf00      	nop
 8001e74:	08001e85 	.word	0x08001e85
 8001e78:	08001e97 	.word	0x08001e97
 8001e7c:	08001e85 	.word	0x08001e85
 8001e80:	08001f19 	.word	0x08001f19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d045      	beq.n	8001f1c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001e94:	e042      	b.n	8001f1c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001e9e:	d13f      	bne.n	8001f20 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ea4:	e03c      	b.n	8001f20 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	699b      	ldr	r3, [r3, #24]
 8001eaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001eae:	d121      	bne.n	8001ef4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d836      	bhi.n	8001f24 <DMA_CheckFifoParam+0xd8>
 8001eb6:	a201      	add	r2, pc, #4	; (adr r2, 8001ebc <DMA_CheckFifoParam+0x70>)
 8001eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ebc:	08001ecd 	.word	0x08001ecd
 8001ec0:	08001ed3 	.word	0x08001ed3
 8001ec4:	08001ecd 	.word	0x08001ecd
 8001ec8:	08001ee5 	.word	0x08001ee5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	73fb      	strb	r3, [r7, #15]
      break;
 8001ed0:	e02f      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d024      	beq.n	8001f28 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ee2:	e021      	b.n	8001f28 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001eec:	d11e      	bne.n	8001f2c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001ef2:	e01b      	b.n	8001f2c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	2b02      	cmp	r3, #2
 8001ef8:	d902      	bls.n	8001f00 <DMA_CheckFifoParam+0xb4>
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	d003      	beq.n	8001f06 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001efe:	e018      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	73fb      	strb	r3, [r7, #15]
      break;
 8001f04:	e015      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d00e      	beq.n	8001f30 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	73fb      	strb	r3, [r7, #15]
      break;
 8001f16:	e00b      	b.n	8001f30 <DMA_CheckFifoParam+0xe4>
      break;
 8001f18:	bf00      	nop
 8001f1a:	e00a      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      break;
 8001f1c:	bf00      	nop
 8001f1e:	e008      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      break;
 8001f20:	bf00      	nop
 8001f22:	e006      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      break;
 8001f24:	bf00      	nop
 8001f26:	e004      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      break;
 8001f28:	bf00      	nop
 8001f2a:	e002      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      break;   
 8001f2c:	bf00      	nop
 8001f2e:	e000      	b.n	8001f32 <DMA_CheckFifoParam+0xe6>
      break;
 8001f30:	bf00      	nop
    }
  } 
  
  return status; 
 8001f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	; 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f56:	2300      	movs	r3, #0
 8001f58:	61fb      	str	r3, [r7, #28]
 8001f5a:	e165      	b.n	8002228 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	69fb      	ldr	r3, [r7, #28]
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001f70:	693a      	ldr	r2, [r7, #16]
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	f040 8154 	bne.w	8002222 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	d00b      	beq.n	8001f9a <HAL_GPIO_Init+0x5a>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2b02      	cmp	r3, #2
 8001f88:	d007      	beq.n	8001f9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f8e:	2b11      	cmp	r3, #17
 8001f90:	d003      	beq.n	8001f9a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	2b12      	cmp	r3, #18
 8001f98:	d130      	bne.n	8001ffc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	68da      	ldr	r2, [r3, #12]
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	fa02 f303 	lsl.w	r3, r2, r3
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	69ba      	ldr	r2, [r7, #24]
 8001fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	091b      	lsrs	r3, r3, #4
 8001fe6:	f003 0201 	and.w	r2, r3, #1
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff0:	69ba      	ldr	r2, [r7, #24]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	2203      	movs	r2, #3
 8002008:	fa02 f303 	lsl.w	r3, r2, r3
 800200c:	43db      	mvns	r3, r3
 800200e:	69ba      	ldr	r2, [r7, #24]
 8002010:	4013      	ands	r3, r2
 8002012:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	fa02 f303 	lsl.w	r3, r2, r3
 8002020:	69ba      	ldr	r2, [r7, #24]
 8002022:	4313      	orrs	r3, r2
 8002024:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	2b02      	cmp	r3, #2
 8002032:	d003      	beq.n	800203c <HAL_GPIO_Init+0xfc>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b12      	cmp	r3, #18
 800203a:	d123      	bne.n	8002084 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800203c:	69fb      	ldr	r3, [r7, #28]
 800203e:	08da      	lsrs	r2, r3, #3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3208      	adds	r2, #8
 8002044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002048:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	f003 0307 	and.w	r3, r3, #7
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	220f      	movs	r2, #15
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	43db      	mvns	r3, r3
 800205a:	69ba      	ldr	r2, [r7, #24]
 800205c:	4013      	ands	r3, r2
 800205e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	691a      	ldr	r2, [r3, #16]
 8002064:	69fb      	ldr	r3, [r7, #28]
 8002066:	f003 0307 	and.w	r3, r3, #7
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	fa02 f303 	lsl.w	r3, r2, r3
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	4313      	orrs	r3, r2
 8002074:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	08da      	lsrs	r2, r3, #3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	3208      	adds	r2, #8
 800207e:	69b9      	ldr	r1, [r7, #24]
 8002080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	005b      	lsls	r3, r3, #1
 800208e:	2203      	movs	r2, #3
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	43db      	mvns	r3, r3
 8002096:	69ba      	ldr	r2, [r7, #24]
 8002098:	4013      	ands	r3, r2
 800209a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0203 	and.w	r2, r3, #3
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4313      	orrs	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 80ae 	beq.w	8002222 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	4a5c      	ldr	r2, [pc, #368]	; (800223c <HAL_GPIO_Init+0x2fc>)
 80020cc:	4b5b      	ldr	r3, [pc, #364]	; (800223c <HAL_GPIO_Init+0x2fc>)
 80020ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020d4:	6453      	str	r3, [r2, #68]	; 0x44
 80020d6:	4b59      	ldr	r3, [pc, #356]	; (800223c <HAL_GPIO_Init+0x2fc>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020de:	60fb      	str	r3, [r7, #12]
 80020e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80020e2:	4a57      	ldr	r2, [pc, #348]	; (8002240 <HAL_GPIO_Init+0x300>)
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	089b      	lsrs	r3, r3, #2
 80020e8:	3302      	adds	r3, #2
 80020ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	220f      	movs	r2, #15
 80020fa:	fa02 f303 	lsl.w	r3, r2, r3
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a4e      	ldr	r2, [pc, #312]	; (8002244 <HAL_GPIO_Init+0x304>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d025      	beq.n	800215a <HAL_GPIO_Init+0x21a>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4a4d      	ldr	r2, [pc, #308]	; (8002248 <HAL_GPIO_Init+0x308>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d01f      	beq.n	8002156 <HAL_GPIO_Init+0x216>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a4c      	ldr	r2, [pc, #304]	; (800224c <HAL_GPIO_Init+0x30c>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d019      	beq.n	8002152 <HAL_GPIO_Init+0x212>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a4b      	ldr	r2, [pc, #300]	; (8002250 <HAL_GPIO_Init+0x310>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d013      	beq.n	800214e <HAL_GPIO_Init+0x20e>
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a4a      	ldr	r2, [pc, #296]	; (8002254 <HAL_GPIO_Init+0x314>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d00d      	beq.n	800214a <HAL_GPIO_Init+0x20a>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a49      	ldr	r2, [pc, #292]	; (8002258 <HAL_GPIO_Init+0x318>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d007      	beq.n	8002146 <HAL_GPIO_Init+0x206>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a48      	ldr	r2, [pc, #288]	; (800225c <HAL_GPIO_Init+0x31c>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d101      	bne.n	8002142 <HAL_GPIO_Init+0x202>
 800213e:	2306      	movs	r3, #6
 8002140:	e00c      	b.n	800215c <HAL_GPIO_Init+0x21c>
 8002142:	2307      	movs	r3, #7
 8002144:	e00a      	b.n	800215c <HAL_GPIO_Init+0x21c>
 8002146:	2305      	movs	r3, #5
 8002148:	e008      	b.n	800215c <HAL_GPIO_Init+0x21c>
 800214a:	2304      	movs	r3, #4
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x21c>
 800214e:	2303      	movs	r3, #3
 8002150:	e004      	b.n	800215c <HAL_GPIO_Init+0x21c>
 8002152:	2302      	movs	r3, #2
 8002154:	e002      	b.n	800215c <HAL_GPIO_Init+0x21c>
 8002156:	2301      	movs	r3, #1
 8002158:	e000      	b.n	800215c <HAL_GPIO_Init+0x21c>
 800215a:	2300      	movs	r3, #0
 800215c:	69fa      	ldr	r2, [r7, #28]
 800215e:	f002 0203 	and.w	r2, r2, #3
 8002162:	0092      	lsls	r2, r2, #2
 8002164:	4093      	lsls	r3, r2
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4313      	orrs	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800216c:	4934      	ldr	r1, [pc, #208]	; (8002240 <HAL_GPIO_Init+0x300>)
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	089b      	lsrs	r3, r3, #2
 8002172:	3302      	adds	r3, #2
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800217a:	4b39      	ldr	r3, [pc, #228]	; (8002260 <HAL_GPIO_Init+0x320>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	43db      	mvns	r3, r3
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	4013      	ands	r3, r2
 8002188:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002192:	2b00      	cmp	r3, #0
 8002194:	d003      	beq.n	800219e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002196:	69ba      	ldr	r2, [r7, #24]
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800219e:	4a30      	ldr	r2, [pc, #192]	; (8002260 <HAL_GPIO_Init+0x320>)
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80021a4:	4b2e      	ldr	r3, [pc, #184]	; (8002260 <HAL_GPIO_Init+0x320>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	43db      	mvns	r3, r3
 80021ae:	69ba      	ldr	r2, [r7, #24]
 80021b0:	4013      	ands	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	685b      	ldr	r3, [r3, #4]
 80021b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d003      	beq.n	80021c8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80021c8:	4a25      	ldr	r2, [pc, #148]	; (8002260 <HAL_GPIO_Init+0x320>)
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021ce:	4b24      	ldr	r3, [pc, #144]	; (8002260 <HAL_GPIO_Init+0x320>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	43db      	mvns	r3, r3
 80021d8:	69ba      	ldr	r2, [r7, #24]
 80021da:	4013      	ands	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d003      	beq.n	80021f2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80021ea:	69ba      	ldr	r2, [r7, #24]
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4313      	orrs	r3, r2
 80021f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021f2:	4a1b      	ldr	r2, [pc, #108]	; (8002260 <HAL_GPIO_Init+0x320>)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021f8:	4b19      	ldr	r3, [pc, #100]	; (8002260 <HAL_GPIO_Init+0x320>)
 80021fa:	68db      	ldr	r3, [r3, #12]
 80021fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	43db      	mvns	r3, r3
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	4013      	ands	r3, r2
 8002206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d003      	beq.n	800221c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	4313      	orrs	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800221c:	4a10      	ldr	r2, [pc, #64]	; (8002260 <HAL_GPIO_Init+0x320>)
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	3301      	adds	r3, #1
 8002226:	61fb      	str	r3, [r7, #28]
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	2b0f      	cmp	r3, #15
 800222c:	f67f ae96 	bls.w	8001f5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002230:	bf00      	nop
 8002232:	3724      	adds	r7, #36	; 0x24
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr
 800223c:	40023800 	.word	0x40023800
 8002240:	40013800 	.word	0x40013800
 8002244:	40020000 	.word	0x40020000
 8002248:	40020400 	.word	0x40020400
 800224c:	40020800 	.word	0x40020800
 8002250:	40020c00 	.word	0x40020c00
 8002254:	40021000 	.word	0x40021000
 8002258:	40021400 	.word	0x40021400
 800225c:	40021800 	.word	0x40021800
 8002260:	40013c00 	.word	0x40013c00

08002264 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002264:	b480      	push	{r7}
 8002266:	b085      	sub	sp, #20
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	460b      	mov	r3, r1
 800226e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691a      	ldr	r2, [r3, #16]
 8002274:	887b      	ldrh	r3, [r7, #2]
 8002276:	4013      	ands	r3, r2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d002      	beq.n	8002282 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800227c:	2301      	movs	r3, #1
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	e001      	b.n	8002286 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002282:	2300      	movs	r3, #0
 8002284:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002286:	7bfb      	ldrb	r3, [r7, #15]
}
 8002288:	4618      	mov	r0, r3
 800228a:	3714      	adds	r7, #20
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	460b      	mov	r3, r1
 800229e:	807b      	strh	r3, [r7, #2]
 80022a0:	4613      	mov	r3, r2
 80022a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022a4:	787b      	ldrb	r3, [r7, #1]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d003      	beq.n	80022b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022aa:	887a      	ldrh	r2, [r7, #2]
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022b0:	e003      	b.n	80022ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022b2:	887b      	ldrh	r3, [r7, #2]
 80022b4:	041a      	lsls	r2, r3, #16
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	619a      	str	r2, [r3, #24]
}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr

080022c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
 80022ce:	460b      	mov	r3, r1
 80022d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695a      	ldr	r2, [r3, #20]
 80022d6:	887b      	ldrh	r3, [r7, #2]
 80022d8:	401a      	ands	r2, r3
 80022da:	887b      	ldrh	r3, [r7, #2]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d104      	bne.n	80022ea <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80022e0:	887b      	ldrh	r3, [r7, #2]
 80022e2:	041a      	lsls	r2, r3, #16
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80022e8:	e002      	b.n	80022f0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80022ea:	887a      	ldrh	r2, [r7, #2]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	619a      	str	r2, [r3, #24]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr

080022fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80022fc:	b590      	push	{r4, r7, lr}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e11f      	b.n	800254e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d106      	bne.n	8002328 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f008 fb82 	bl	800aa2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2224      	movs	r2, #36	; 0x24
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	6812      	ldr	r2, [r2, #0]
 800233a:	f022 0201 	bic.w	r2, r2, #1
 800233e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	687a      	ldr	r2, [r7, #4]
 8002346:	6812      	ldr	r2, [r2, #0]
 8002348:	6812      	ldr	r2, [r2, #0]
 800234a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800234e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	687a      	ldr	r2, [r7, #4]
 8002356:	6812      	ldr	r2, [r2, #0]
 8002358:	6812      	ldr	r2, [r2, #0]
 800235a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800235e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002360:	f000 fa46 	bl	80027f0 <HAL_RCC_GetPCLK1Freq>
 8002364:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	4a7b      	ldr	r2, [pc, #492]	; (8002558 <HAL_I2C_Init+0x25c>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d807      	bhi.n	8002380 <HAL_I2C_Init+0x84>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4a7a      	ldr	r2, [pc, #488]	; (800255c <HAL_I2C_Init+0x260>)
 8002374:	4293      	cmp	r3, r2
 8002376:	bf94      	ite	ls
 8002378:	2301      	movls	r3, #1
 800237a:	2300      	movhi	r3, #0
 800237c:	b2db      	uxtb	r3, r3
 800237e:	e006      	b.n	800238e <HAL_I2C_Init+0x92>
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	4a77      	ldr	r2, [pc, #476]	; (8002560 <HAL_I2C_Init+0x264>)
 8002384:	4293      	cmp	r3, r2
 8002386:	bf94      	ite	ls
 8002388:	2301      	movls	r3, #1
 800238a:	2300      	movhi	r3, #0
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e0db      	b.n	800254e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	4a72      	ldr	r2, [pc, #456]	; (8002564 <HAL_I2C_Init+0x268>)
 800239a:	fba2 2303 	umull	r2, r3, r2, r3
 800239e:	0c9b      	lsrs	r3, r3, #18
 80023a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	687a      	ldr	r2, [r7, #4]
 80023a8:	6812      	ldr	r2, [r2, #0]
 80023aa:	6852      	ldr	r2, [r2, #4]
 80023ac:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 80023b0:	68ba      	ldr	r2, [r7, #8]
 80023b2:	430a      	orrs	r2, r1
 80023b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	4863      	ldr	r0, [pc, #396]	; (8002558 <HAL_I2C_Init+0x25c>)
 80023ca:	4283      	cmp	r3, r0
 80023cc:	d802      	bhi.n	80023d4 <HAL_I2C_Init+0xd8>
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	3301      	adds	r3, #1
 80023d2:	e009      	b.n	80023e8 <HAL_I2C_Init+0xec>
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80023da:	fb00 f303 	mul.w	r3, r0, r3
 80023de:	4862      	ldr	r0, [pc, #392]	; (8002568 <HAL_I2C_Init+0x26c>)
 80023e0:	fba0 0303 	umull	r0, r3, r0, r3
 80023e4:	099b      	lsrs	r3, r3, #6
 80023e6:	3301      	adds	r3, #1
 80023e8:	430b      	orrs	r3, r1
 80023ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6818      	ldr	r0, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	69db      	ldr	r3, [r3, #28]
 80023f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80023fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	4955      	ldr	r1, [pc, #340]	; (8002558 <HAL_I2C_Init+0x25c>)
 8002404:	428b      	cmp	r3, r1
 8002406:	d80d      	bhi.n	8002424 <HAL_I2C_Init+0x128>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	1e59      	subs	r1, r3, #1
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	fbb1 f3f3 	udiv	r3, r1, r3
 8002416:	3301      	adds	r3, #1
 8002418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241c:	2b04      	cmp	r3, #4
 800241e:	bf38      	it	cc
 8002420:	2304      	movcc	r3, #4
 8002422:	e04f      	b.n	80024c4 <HAL_I2C_Init+0x1c8>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d111      	bne.n	8002450 <HAL_I2C_Init+0x154>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	1e5c      	subs	r4, r3, #1
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6859      	ldr	r1, [r3, #4]
 8002434:	460b      	mov	r3, r1
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	440b      	add	r3, r1
 800243a:	fbb4 f3f3 	udiv	r3, r4, r3
 800243e:	3301      	adds	r3, #1
 8002440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002444:	2b00      	cmp	r3, #0
 8002446:	bf0c      	ite	eq
 8002448:	2301      	moveq	r3, #1
 800244a:	2300      	movne	r3, #0
 800244c:	b2db      	uxtb	r3, r3
 800244e:	e012      	b.n	8002476 <HAL_I2C_Init+0x17a>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	1e5c      	subs	r4, r3, #1
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6859      	ldr	r1, [r3, #4]
 8002458:	460b      	mov	r3, r1
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	0099      	lsls	r1, r3, #2
 8002460:	440b      	add	r3, r1
 8002462:	fbb4 f3f3 	udiv	r3, r4, r3
 8002466:	3301      	adds	r3, #1
 8002468:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800246c:	2b00      	cmp	r3, #0
 800246e:	bf0c      	ite	eq
 8002470:	2301      	moveq	r3, #1
 8002472:	2300      	movne	r3, #0
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d001      	beq.n	800247e <HAL_I2C_Init+0x182>
 800247a:	2301      	movs	r3, #1
 800247c:	e022      	b.n	80024c4 <HAL_I2C_Init+0x1c8>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d10e      	bne.n	80024a4 <HAL_I2C_Init+0x1a8>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	1e5c      	subs	r4, r3, #1
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6859      	ldr	r1, [r3, #4]
 800248e:	460b      	mov	r3, r1
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	440b      	add	r3, r1
 8002494:	fbb4 f3f3 	udiv	r3, r4, r3
 8002498:	3301      	adds	r3, #1
 800249a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800249e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024a2:	e00f      	b.n	80024c4 <HAL_I2C_Init+0x1c8>
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	1e5c      	subs	r4, r3, #1
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6859      	ldr	r1, [r3, #4]
 80024ac:	460b      	mov	r3, r1
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	0099      	lsls	r1, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	fbb4 f3f3 	udiv	r3, r4, r3
 80024ba:	3301      	adds	r3, #1
 80024bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024c4:	4313      	orrs	r3, r2
 80024c6:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	6812      	ldr	r2, [r2, #0]
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	69d0      	ldr	r0, [r2, #28]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	6a12      	ldr	r2, [r2, #32]
 80024de:	4302      	orrs	r2, r0
 80024e0:	430a      	orrs	r2, r1
 80024e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80024f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	6908      	ldr	r0, [r1, #16]
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	68c9      	ldr	r1, [r1, #12]
 80024fe:	4301      	orrs	r1, r0
 8002500:	430b      	orrs	r3, r1
 8002502:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	6812      	ldr	r2, [r2, #0]
 800250c:	68d2      	ldr	r2, [r2, #12]
 800250e:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	6950      	ldr	r0, [r2, #20]
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	6992      	ldr	r2, [r2, #24]
 800251a:	4302      	orrs	r2, r0
 800251c:	430a      	orrs	r2, r1
 800251e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	687a      	ldr	r2, [r7, #4]
 8002526:	6812      	ldr	r2, [r2, #0]
 8002528:	6812      	ldr	r2, [r2, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2200      	movs	r2, #0
 8002534:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2220      	movs	r2, #32
 800253a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2200      	movs	r2, #0
 8002542:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	bd90      	pop	{r4, r7, pc}
 8002556:	bf00      	nop
 8002558:	000186a0 	.word	0x000186a0
 800255c:	001e847f 	.word	0x001e847f
 8002560:	003d08ff 	.word	0x003d08ff
 8002564:	431bde83 	.word	0x431bde83
 8002568:	10624dd3 	.word	0x10624dd3

0800256c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002572:	2300      	movs	r3, #0
 8002574:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	603b      	str	r3, [r7, #0]
 800257a:	4a20      	ldr	r2, [pc, #128]	; (80025fc <HAL_PWREx_EnableOverDrive+0x90>)
 800257c:	4b1f      	ldr	r3, [pc, #124]	; (80025fc <HAL_PWREx_EnableOverDrive+0x90>)
 800257e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002584:	6413      	str	r3, [r2, #64]	; 0x40
 8002586:	4b1d      	ldr	r3, [pc, #116]	; (80025fc <HAL_PWREx_EnableOverDrive+0x90>)
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800258e:	603b      	str	r3, [r7, #0]
 8002590:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002592:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <HAL_PWREx_EnableOverDrive+0x94>)
 8002594:	2201      	movs	r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002598:	f7fe fd90 	bl	80010bc <HAL_GetTick>
 800259c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800259e:	e009      	b.n	80025b4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025a0:	f7fe fd8c 	bl	80010bc <HAL_GetTick>
 80025a4:	4602      	mov	r2, r0
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	1ad3      	subs	r3, r2, r3
 80025aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025ae:	d901      	bls.n	80025b4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80025b0:	2303      	movs	r3, #3
 80025b2:	e01f      	b.n	80025f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80025b4:	4b13      	ldr	r3, [pc, #76]	; (8002604 <HAL_PWREx_EnableOverDrive+0x98>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025c0:	d1ee      	bne.n	80025a0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80025c2:	4b11      	ldr	r3, [pc, #68]	; (8002608 <HAL_PWREx_EnableOverDrive+0x9c>)
 80025c4:	2201      	movs	r2, #1
 80025c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025c8:	f7fe fd78 	bl	80010bc <HAL_GetTick>
 80025cc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025ce:	e009      	b.n	80025e4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80025d0:	f7fe fd74 	bl	80010bc <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025de:	d901      	bls.n	80025e4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80025e0:	2303      	movs	r3, #3
 80025e2:	e007      	b.n	80025f4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80025e4:	4b07      	ldr	r3, [pc, #28]	; (8002604 <HAL_PWREx_EnableOverDrive+0x98>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ec:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80025f0:	d1ee      	bne.n	80025d0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	3708      	adds	r7, #8
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40023800 	.word	0x40023800
 8002600:	420e0040 	.word	0x420e0040
 8002604:	40007000 	.word	0x40007000
 8002608:	420e0044 	.word	0x420e0044

0800260c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
 8002614:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e0cc      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002620:	4b68      	ldr	r3, [pc, #416]	; (80027c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 020f 	and.w	r2, r3, #15
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d20c      	bcs.n	8002648 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b65      	ldr	r3, [pc, #404]	; (80027c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	b2d2      	uxtb	r2, r2
 8002634:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002636:	4b63      	ldr	r3, [pc, #396]	; (80027c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 020f 	and.w	r2, r3, #15
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	429a      	cmp	r2, r3
 8002642:	d001      	beq.n	8002648 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e0b8      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f003 0302 	and.w	r3, r3, #2
 8002650:	2b00      	cmp	r3, #0
 8002652:	d020      	beq.n	8002696 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b00      	cmp	r3, #0
 800265e:	d005      	beq.n	800266c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002660:	4a59      	ldr	r2, [pc, #356]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002662:	4b59      	ldr	r3, [pc, #356]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002664:	689b      	ldr	r3, [r3, #8]
 8002666:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800266a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f003 0308 	and.w	r3, r3, #8
 8002674:	2b00      	cmp	r3, #0
 8002676:	d005      	beq.n	8002684 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002678:	4a53      	ldr	r2, [pc, #332]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 800267a:	4b53      	ldr	r3, [pc, #332]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002682:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002684:	4950      	ldr	r1, [pc, #320]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002686:	4b50      	ldr	r3, [pc, #320]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	4313      	orrs	r3, r2
 8002694:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0301 	and.w	r3, r3, #1
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d044      	beq.n	800272c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d107      	bne.n	80026ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026aa:	4b47      	ldr	r3, [pc, #284]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d119      	bne.n	80026ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026b6:	2301      	movs	r3, #1
 80026b8:	e07f      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	2b02      	cmp	r3, #2
 80026c0:	d003      	beq.n	80026ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80026c6:	2b03      	cmp	r3, #3
 80026c8:	d107      	bne.n	80026da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ca:	4b3f      	ldr	r3, [pc, #252]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d109      	bne.n	80026ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e06f      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026da:	4b3b      	ldr	r3, [pc, #236]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f003 0302 	and.w	r3, r3, #2
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e067      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80026ea:	4937      	ldr	r1, [pc, #220]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 80026ec:	4b36      	ldr	r3, [pc, #216]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f023 0203 	bic.w	r2, r3, #3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80026fc:	f7fe fcde 	bl	80010bc <HAL_GetTick>
 8002700:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002702:	e00a      	b.n	800271a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002704:	f7fe fcda 	bl	80010bc <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002712:	4293      	cmp	r3, r2
 8002714:	d901      	bls.n	800271a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e04f      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800271a:	4b2b      	ldr	r3, [pc, #172]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 020c 	and.w	r2, r3, #12
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	429a      	cmp	r2, r3
 800272a:	d1eb      	bne.n	8002704 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800272c:	4b25      	ldr	r3, [pc, #148]	; (80027c4 <HAL_RCC_ClockConfig+0x1b8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 020f 	and.w	r2, r3, #15
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	d90c      	bls.n	8002754 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273a:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <HAL_RCC_ClockConfig+0x1b8>)
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b20      	ldr	r3, [pc, #128]	; (80027c4 <HAL_RCC_ClockConfig+0x1b8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 020f 	and.w	r2, r3, #15
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e032      	b.n	80027ba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0304 	and.w	r3, r3, #4
 800275c:	2b00      	cmp	r3, #0
 800275e:	d008      	beq.n	8002772 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002760:	4919      	ldr	r1, [pc, #100]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002762:	4b19      	ldr	r3, [pc, #100]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	4313      	orrs	r3, r2
 8002770:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f003 0308 	and.w	r3, r3, #8
 800277a:	2b00      	cmp	r3, #0
 800277c:	d009      	beq.n	8002792 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800277e:	4912      	ldr	r1, [pc, #72]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002780:	4b11      	ldr	r3, [pc, #68]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691b      	ldr	r3, [r3, #16]
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	4313      	orrs	r3, r2
 8002790:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002792:	f000 fb7f 	bl	8002e94 <HAL_RCC_GetSysClockFreq>
 8002796:	4601      	mov	r1, r0
 8002798:	4b0b      	ldr	r3, [pc, #44]	; (80027c8 <HAL_RCC_ClockConfig+0x1bc>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	4a0a      	ldr	r2, [pc, #40]	; (80027cc <HAL_RCC_ClockConfig+0x1c0>)
 80027a4:	5cd3      	ldrb	r3, [r2, r3]
 80027a6:	fa21 f303 	lsr.w	r3, r1, r3
 80027aa:	4a09      	ldr	r2, [pc, #36]	; (80027d0 <HAL_RCC_ClockConfig+0x1c4>)
 80027ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80027ae:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <HAL_RCC_ClockConfig+0x1c8>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fe fc3e 	bl	8001034 <HAL_InitTick>

  return HAL_OK;
 80027b8:	2300      	movs	r3, #0
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	3710      	adds	r7, #16
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023c00 	.word	0x40023c00
 80027c8:	40023800 	.word	0x40023800
 80027cc:	0800f68c 	.word	0x0800f68c
 80027d0:	20000138 	.word	0x20000138
 80027d4:	20000000 	.word	0x20000000

080027d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027dc:	4b03      	ldr	r3, [pc, #12]	; (80027ec <HAL_RCC_GetHCLKFreq+0x14>)
 80027de:	681b      	ldr	r3, [r3, #0]
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000138 	.word	0x20000138

080027f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80027f4:	f7ff fff0 	bl	80027d8 <HAL_RCC_GetHCLKFreq>
 80027f8:	4601      	mov	r1, r0
 80027fa:	4b05      	ldr	r3, [pc, #20]	; (8002810 <HAL_RCC_GetPCLK1Freq+0x20>)
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	0a9b      	lsrs	r3, r3, #10
 8002800:	f003 0307 	and.w	r3, r3, #7
 8002804:	4a03      	ldr	r2, [pc, #12]	; (8002814 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002806:	5cd3      	ldrb	r3, [r2, r3]
 8002808:	fa21 f303 	lsr.w	r3, r1, r3
}
 800280c:	4618      	mov	r0, r3
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40023800 	.word	0x40023800
 8002814:	0800f69c 	.word	0x0800f69c

08002818 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800281c:	f7ff ffdc 	bl	80027d8 <HAL_RCC_GetHCLKFreq>
 8002820:	4601      	mov	r1, r0
 8002822:	4b05      	ldr	r3, [pc, #20]	; (8002838 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002824:	689b      	ldr	r3, [r3, #8]
 8002826:	0b5b      	lsrs	r3, r3, #13
 8002828:	f003 0307 	and.w	r3, r3, #7
 800282c:	4a03      	ldr	r2, [pc, #12]	; (800283c <HAL_RCC_GetPCLK2Freq+0x24>)
 800282e:	5cd3      	ldrb	r3, [r2, r3]
 8002830:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002834:	4618      	mov	r0, r3
 8002836:	bd80      	pop	{r7, pc}
 8002838:	40023800 	.word	0x40023800
 800283c:	0800f69c 	.word	0x0800f69c

08002840 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b08c      	sub	sp, #48	; 0x30
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002848:	2300      	movs	r3, #0
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800284c:	2300      	movs	r3, #0
 800284e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8002850:	2300      	movs	r3, #0
 8002852:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8002854:	2300      	movs	r3, #0
 8002856:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800285c:	2300      	movs	r3, #0
 800285e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8002860:	2300      	movs	r3, #0
 8002862:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8002864:	2300      	movs	r3, #0
 8002866:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8002868:	2300      	movs	r3, #0
 800286a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b00      	cmp	r3, #0
 8002876:	d010      	beq.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8002878:	496f      	ldr	r1, [pc, #444]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800287a:	4b6f      	ldr	r3, [pc, #444]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800287c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002880:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002888:	4313      	orrs	r3, r2
 800288a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8002896:	2301      	movs	r3, #1
 8002898:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f003 0302 	and.w	r3, r3, #2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d010      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80028a6:	4964      	ldr	r1, [pc, #400]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028a8:	4b63      	ldr	r3, [pc, #396]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028ae:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028b6:	4313      	orrs	r3, r2
 80028b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d101      	bne.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80028c4:	2301      	movs	r3, #1
 80028c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0304 	and.w	r3, r3, #4
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d017      	beq.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80028d4:	4958      	ldr	r1, [pc, #352]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028d6:	4b58      	ldr	r3, [pc, #352]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80028d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80028dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	4313      	orrs	r3, r2
 80028e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80028f2:	d101      	bne.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80028f4:	2301      	movs	r3, #1
 80028f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8002900:	2301      	movs	r3, #1
 8002902:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0308 	and.w	r3, r3, #8
 800290c:	2b00      	cmp	r3, #0
 800290e:	d017      	beq.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002910:	4949      	ldr	r1, [pc, #292]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002912:	4b49      	ldr	r3, [pc, #292]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002914:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002918:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002920:	4313      	orrs	r3, r2
 8002922:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800292a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800292e:	d101      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8002930:	2301      	movs	r3, #1
 8002932:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002938:	2b00      	cmp	r3, #0
 800293a:	d101      	bne.n	8002940 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800293c:	2301      	movs	r3, #1
 800293e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0320 	and.w	r3, r3, #32
 8002948:	2b00      	cmp	r3, #0
 800294a:	f000 808a 	beq.w	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	60bb      	str	r3, [r7, #8]
 8002952:	4a39      	ldr	r2, [pc, #228]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002954:	4b38      	ldr	r3, [pc, #224]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002958:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800295c:	6413      	str	r3, [r2, #64]	; 0x40
 800295e:	4b36      	ldr	r3, [pc, #216]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002962:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002966:	60bb      	str	r3, [r7, #8]
 8002968:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800296a:	4a34      	ldr	r2, [pc, #208]	; (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800296c:	4b33      	ldr	r3, [pc, #204]	; (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002974:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002976:	f7fe fba1 	bl	80010bc <HAL_GetTick>
 800297a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800297c:	e008      	b.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800297e:	f7fe fb9d 	bl	80010bc <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e278      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002990:	4b2a      	ldr	r3, [pc, #168]	; (8002a3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0f0      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800299c:	4b26      	ldr	r3, [pc, #152]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800299e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029a4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d02f      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80029b4:	6a3b      	ldr	r3, [r7, #32]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d028      	beq.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029ba:	4b1f      	ldr	r3, [pc, #124]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029c2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80029c4:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029c6:	2201      	movs	r2, #1
 80029c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80029ca:	4b1d      	ldr	r3, [pc, #116]	; (8002a40 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80029d0:	4a19      	ldr	r2, [pc, #100]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80029d6:	4b18      	ldr	r3, [pc, #96]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80029d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029da:	f003 0301 	and.w	r3, r3, #1
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d114      	bne.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80029e2:	f7fe fb6b 	bl	80010bc <HAL_GetTick>
 80029e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e8:	e00a      	b.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ea:	f7fe fb67 	bl	80010bc <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e240      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a00:	4b0d      	ldr	r3, [pc, #52]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002a02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0ee      	beq.n	80029ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a18:	d114      	bne.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8002a1a:	4907      	ldr	r1, [pc, #28]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002a1c:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a28:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8002a2c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a30:	4313      	orrs	r3, r2
 8002a32:	608b      	str	r3, [r1, #8]
 8002a34:	e00c      	b.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002a36:	bf00      	nop
 8002a38:	40023800 	.word	0x40023800
 8002a3c:	40007000 	.word	0x40007000
 8002a40:	42470e40 	.word	0x42470e40
 8002a44:	4a4a      	ldr	r2, [pc, #296]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a46:	4b4a      	ldr	r3, [pc, #296]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a48:	689b      	ldr	r3, [r3, #8]
 8002a4a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002a4e:	6093      	str	r3, [r2, #8]
 8002a50:	4947      	ldr	r1, [pc, #284]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a52:	4b47      	ldr	r3, [pc, #284]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a54:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0310 	and.w	r3, r3, #16
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d004      	beq.n	8002a78 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002a6e:	4a41      	ldr	r2, [pc, #260]	; (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002a76:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d00a      	beq.n	8002a9a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8002a84:	493a      	ldr	r1, [pc, #232]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a86:	4b3a      	ldr	r3, [pc, #232]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002a88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a8c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a94:	4313      	orrs	r3, r2
 8002a96:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00a      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002aa6:	4932      	ldr	r1, [pc, #200]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aa8:	4b31      	ldr	r3, [pc, #196]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002aae:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d011      	beq.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002ac8:	4929      	ldr	r1, [pc, #164]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002aca:	4b29      	ldr	r3, [pc, #164]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002acc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ad0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ae2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ae6:	d101      	bne.n	8002aec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d00a      	beq.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8002af8:	491d      	ldr	r1, [pc, #116]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002afa:	4b1d      	ldr	r3, [pc, #116]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002afc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b00:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d011      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8002b1a:	4915      	ldr	r1, [pc, #84]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002b1c:	4b14      	ldr	r3, [pc, #80]	; (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002b1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b22:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002b38:	d101      	bne.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8002b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d005      	beq.n	8002b50 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002b4c:	f040 80ff 	bne.w	8002d4e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002b50:	4b09      	ldr	r3, [pc, #36]	; (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002b56:	f7fe fab1 	bl	80010bc <HAL_GetTick>
 8002b5a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b5c:	e00e      	b.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002b5e:	f7fe faad 	bl	80010bc <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d907      	bls.n	8002b7c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e188      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002b70:	40023800 	.word	0x40023800
 8002b74:	424711e0 	.word	0x424711e0
 8002b78:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002b7c:	4b7e      	ldr	r3, [pc, #504]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d1ea      	bne.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0301 	and.w	r3, r3, #1
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d009      	beq.n	8002bb0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d028      	beq.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d124      	bne.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002bb0:	4b71      	ldr	r3, [pc, #452]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bb6:	0c1b      	lsrs	r3, r3, #16
 8002bb8:	f003 0303 	and.w	r3, r3, #3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	005b      	lsls	r3, r3, #1
 8002bc0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002bc2:	4b6d      	ldr	r3, [pc, #436]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bc8:	0e1b      	lsrs	r3, r3, #24
 8002bca:	f003 030f 	and.w	r3, r3, #15
 8002bce:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8002bd0:	4969      	ldr	r1, [pc, #420]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	019b      	lsls	r3, r3, #6
 8002bdc:	431a      	orrs	r2, r3
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	085b      	lsrs	r3, r3, #1
 8002be2:	3b01      	subs	r3, #1
 8002be4:	041b      	lsls	r3, r3, #16
 8002be6:	431a      	orrs	r2, r3
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	061b      	lsls	r3, r3, #24
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	695b      	ldr	r3, [r3, #20]
 8002bf2:	071b      	lsls	r3, r3, #28
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d004      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c0e:	d00a      	beq.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d035      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c24:	d130      	bne.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c26:	4b54      	ldr	r3, [pc, #336]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c2c:	0c1b      	lsrs	r3, r3, #16
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	3301      	adds	r3, #1
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002c38:	4b4f      	ldr	r3, [pc, #316]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c3e:	0f1b      	lsrs	r3, r3, #28
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002c46:	494c      	ldr	r1, [pc, #304]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685a      	ldr	r2, [r3, #4]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	019b      	lsls	r3, r3, #6
 8002c52:	431a      	orrs	r2, r3
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	085b      	lsrs	r3, r3, #1
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	041b      	lsls	r3, r3, #16
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	061b      	lsls	r3, r3, #24
 8002c64:	431a      	orrs	r2, r3
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	071b      	lsls	r3, r3, #28
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002c70:	4941      	ldr	r1, [pc, #260]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c72:	4b41      	ldr	r3, [pc, #260]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002c74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c78:	f023 021f 	bic.w	r2, r3, #31
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c80:	3b01      	subs	r3, #1
 8002c82:	4313      	orrs	r3, r2
 8002c84:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d029      	beq.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002c98:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c9c:	d124      	bne.n	8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002c9e:	4b36      	ldr	r3, [pc, #216]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ca4:	0c1b      	lsrs	r3, r3, #16
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	3301      	adds	r3, #1
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002cb0:	4b31      	ldr	r3, [pc, #196]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002cb6:	0f1b      	lsrs	r3, r3, #28
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8002cbe:	492e      	ldr	r1, [pc, #184]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685a      	ldr	r2, [r3, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	019b      	lsls	r3, r3, #6
 8002cca:	431a      	orrs	r2, r3
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	68db      	ldr	r3, [r3, #12]
 8002cd0:	085b      	lsrs	r3, r3, #1
 8002cd2:	3b01      	subs	r3, #1
 8002cd4:	041b      	lsls	r3, r3, #16
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	061b      	lsls	r3, r3, #24
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	071b      	lsls	r3, r3, #28
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d016      	beq.n	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002cf4:	4920      	ldr	r1, [pc, #128]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685a      	ldr	r2, [r3, #4]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	019b      	lsls	r3, r3, #6
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	085b      	lsrs	r3, r3, #1
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	041b      	lsls	r3, r3, #16
 8002d0c:	431a      	orrs	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	061b      	lsls	r3, r3, #24
 8002d14:	431a      	orrs	r2, r3
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	071b      	lsls	r3, r3, #28
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002d22:	4b16      	ldr	r3, [pc, #88]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d28:	f7fe f9c8 	bl	80010bc <HAL_GetTick>
 8002d2c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002d30:	f7fe f9c4 	bl	80010bc <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e09f      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002d42:	4b0d      	ldr	r3, [pc, #52]	; (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f0      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8002d4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	f040 8095 	bne.w	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002d56:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002d5c:	f7fe f9ae 	bl	80010bc <HAL_GetTick>
 8002d60:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d62:	e00f      	b.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002d64:	f7fe f9aa 	bl	80010bc <HAL_GetTick>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	1ad3      	subs	r3, r2, r3
 8002d6e:	2b02      	cmp	r3, #2
 8002d70:	d908      	bls.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e085      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002d76:	bf00      	nop
 8002d78:	40023800 	.word	0x40023800
 8002d7c:	42470068 	.word	0x42470068
 8002d80:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002d84:	4b41      	ldr	r3, [pc, #260]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002d8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002d90:	d0e8      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0304 	and.w	r3, r3, #4
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d003      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d009      	beq.n	8002dba <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d02b      	beq.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d127      	bne.n	8002e0a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8002dba:	4b34      	ldr	r3, [pc, #208]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc0:	0c1b      	lsrs	r3, r3, #16
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	005b      	lsls	r3, r3, #1
 8002dca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8002dcc:	492f      	ldr	r1, [pc, #188]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	699a      	ldr	r2, [r3, #24]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	69db      	ldr	r3, [r3, #28]
 8002dd6:	019b      	lsls	r3, r3, #6
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	085b      	lsrs	r3, r3, #1
 8002dde:	3b01      	subs	r3, #1
 8002de0:	041b      	lsls	r3, r3, #16
 8002de2:	431a      	orrs	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de8:	061b      	lsls	r3, r3, #24
 8002dea:	4313      	orrs	r3, r2
 8002dec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002df0:	4926      	ldr	r1, [pc, #152]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002df2:	4b26      	ldr	r3, [pc, #152]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002df4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002df8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e00:	3b01      	subs	r3, #1
 8002e02:	021b      	lsls	r3, r3, #8
 8002e04:	4313      	orrs	r3, r2
 8002e06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d01d      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002e1e:	d118      	bne.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002e20:	4b1a      	ldr	r3, [pc, #104]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e26:	0e1b      	lsrs	r3, r3, #24
 8002e28:	f003 030f 	and.w	r3, r3, #15
 8002e2c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8002e2e:	4917      	ldr	r1, [pc, #92]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	699a      	ldr	r2, [r3, #24]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	69db      	ldr	r3, [r3, #28]
 8002e38:	019b      	lsls	r3, r3, #6
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6a1b      	ldr	r3, [r3, #32]
 8002e40:	085b      	lsrs	r3, r3, #1
 8002e42:	3b01      	subs	r3, #1
 8002e44:	041b      	lsls	r3, r3, #16
 8002e46:	431a      	orrs	r2, r3
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	061b      	lsls	r3, r3, #24
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002e54:	2201      	movs	r2, #1
 8002e56:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002e58:	f7fe f930 	bl	80010bc <HAL_GetTick>
 8002e5c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002e60:	f7fe f92c 	bl	80010bc <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e007      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002e72:	4b06      	ldr	r3, [pc, #24]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002e7a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002e7e:	d1ef      	bne.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3730      	adds	r7, #48	; 0x30
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	42470070 	.word	0x42470070

08002e94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e98:	b091      	sub	sp, #68	; 0x44
 8002e9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t pllvco = 0U;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllp = 0U;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t pllr = 0U;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002eb0:	4b9e      	ldr	r3, [pc, #632]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f003 030c 	and.w	r3, r3, #12
 8002eb8:	2b0c      	cmp	r3, #12
 8002eba:	f200 812d 	bhi.w	8003118 <HAL_RCC_GetSysClockFreq+0x284>
 8002ebe:	a201      	add	r2, pc, #4	; (adr r2, 8002ec4 <HAL_RCC_GetSysClockFreq+0x30>)
 8002ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ec4:	08002ef9 	.word	0x08002ef9
 8002ec8:	08003119 	.word	0x08003119
 8002ecc:	08003119 	.word	0x08003119
 8002ed0:	08003119 	.word	0x08003119
 8002ed4:	08002eff 	.word	0x08002eff
 8002ed8:	08003119 	.word	0x08003119
 8002edc:	08003119 	.word	0x08003119
 8002ee0:	08003119 	.word	0x08003119
 8002ee4:	08002f05 	.word	0x08002f05
 8002ee8:	08003119 	.word	0x08003119
 8002eec:	08003119 	.word	0x08003119
 8002ef0:	08003119 	.word	0x08003119
 8002ef4:	0800301b 	.word	0x0800301b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ef8:	4b8d      	ldr	r3, [pc, #564]	; (8003130 <HAL_RCC_GetSysClockFreq+0x29c>)
 8002efa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002efc:	e10f      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002efe:	4b8d      	ldr	r3, [pc, #564]	; (8003134 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f00:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f02:	e10c      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f04:	4b89      	ldr	r3, [pc, #548]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f0c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f0e:	4b87      	ldr	r3, [pc, #540]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d023      	beq.n	8002f62 <HAL_RCC_GetSysClockFreq+0xce>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f1a:	4b84      	ldr	r3, [pc, #528]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	099b      	lsrs	r3, r3, #6
 8002f20:	f04f 0400 	mov.w	r4, #0
 8002f24:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	ea03 0301 	and.w	r3, r3, r1
 8002f30:	ea04 0402 	and.w	r4, r4, r2
 8002f34:	4a7f      	ldr	r2, [pc, #508]	; (8003134 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f36:	fb02 f104 	mul.w	r1, r2, r4
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	fb02 f203 	mul.w	r2, r2, r3
 8002f40:	440a      	add	r2, r1
 8002f42:	497c      	ldr	r1, [pc, #496]	; (8003134 <HAL_RCC_GetSysClockFreq+0x2a0>)
 8002f44:	fba3 0101 	umull	r0, r1, r3, r1
 8002f48:	1853      	adds	r3, r2, r1
 8002f4a:	4619      	mov	r1, r3
 8002f4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f4e:	f04f 0400 	mov.w	r4, #0
 8002f52:	461a      	mov	r2, r3
 8002f54:	4623      	mov	r3, r4
 8002f56:	f7fd fec3 	bl	8000ce0 <__aeabi_uldivmod>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	460c      	mov	r4, r1
 8002f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f60:	e04d      	b.n	8002ffe <HAL_RCC_GetSysClockFreq+0x16a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f62:	4b72      	ldr	r3, [pc, #456]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	099b      	lsrs	r3, r3, #6
 8002f68:	f04f 0400 	mov.w	r4, #0
 8002f6c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	ea01 0103 	and.w	r1, r1, r3
 8002f78:	ea02 0204 	and.w	r2, r2, r4
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	4614      	mov	r4, r2
 8002f80:	0160      	lsls	r0, r4, #5
 8002f82:	6278      	str	r0, [r7, #36]	; 0x24
 8002f84:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f86:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8002f8a:	6278      	str	r0, [r7, #36]	; 0x24
 8002f8c:	015b      	lsls	r3, r3, #5
 8002f8e:	623b      	str	r3, [r7, #32]
 8002f90:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8002f94:	1a5b      	subs	r3, r3, r1
 8002f96:	eb64 0402 	sbc.w	r4, r4, r2
 8002f9a:	ea4f 1984 	mov.w	r9, r4, lsl #6
 8002f9e:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 8002fa2:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8002fa6:	ebb8 0803 	subs.w	r8, r8, r3
 8002faa:	eb69 0904 	sbc.w	r9, r9, r4
 8002fae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002fb2:	61fb      	str	r3, [r7, #28]
 8002fb4:	69fb      	ldr	r3, [r7, #28]
 8002fb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fba:	61fb      	str	r3, [r7, #28]
 8002fbc:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002fc6:	eb18 0801 	adds.w	r8, r8, r1
 8002fca:	eb49 0902 	adc.w	r9, r9, r2
 8002fce:	ea4f 2389 	mov.w	r3, r9, lsl #10
 8002fd2:	617b      	str	r3, [r7, #20]
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	ea43 5398 	orr.w	r3, r3, r8, lsr #22
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	ea4f 2388 	mov.w	r3, r8, lsl #10
 8002fe0:	613b      	str	r3, [r7, #16]
 8002fe2:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8002fe6:	4640      	mov	r0, r8
 8002fe8:	4649      	mov	r1, r9
 8002fea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fec:	f04f 0400 	mov.w	r4, #0
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4623      	mov	r3, r4
 8002ff4:	f7fd fe74 	bl	8000ce0 <__aeabi_uldivmod>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	460c      	mov	r4, r1
 8002ffc:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002ffe:	4b4b      	ldr	r3, [pc, #300]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	0c1b      	lsrs	r3, r3, #16
 8003004:	f003 0303 	and.w	r3, r3, #3
 8003008:	3301      	adds	r3, #1
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800300e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003012:	fbb2 f3f3 	udiv	r3, r2, r3
 8003016:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003018:	e081      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800301a:	4b44      	ldr	r3, [pc, #272]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003022:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003024:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d023      	beq.n	8003078 <HAL_RCC_GetSysClockFreq+0x1e4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003030:	4b3e      	ldr	r3, [pc, #248]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	099b      	lsrs	r3, r3, #6
 8003036:	f04f 0400 	mov.w	r4, #0
 800303a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	ea03 0301 	and.w	r3, r3, r1
 8003046:	ea04 0402 	and.w	r4, r4, r2
 800304a:	4a3a      	ldr	r2, [pc, #232]	; (8003134 <HAL_RCC_GetSysClockFreq+0x2a0>)
 800304c:	fb02 f104 	mul.w	r1, r2, r4
 8003050:	2200      	movs	r2, #0
 8003052:	fb02 f203 	mul.w	r2, r2, r3
 8003056:	440a      	add	r2, r1
 8003058:	4936      	ldr	r1, [pc, #216]	; (8003134 <HAL_RCC_GetSysClockFreq+0x2a0>)
 800305a:	fba3 0101 	umull	r0, r1, r3, r1
 800305e:	1853      	adds	r3, r2, r1
 8003060:	4619      	mov	r1, r3
 8003062:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003064:	f04f 0400 	mov.w	r4, #0
 8003068:	461a      	mov	r2, r3
 800306a:	4623      	mov	r3, r4
 800306c:	f7fd fe38 	bl	8000ce0 <__aeabi_uldivmod>
 8003070:	4603      	mov	r3, r0
 8003072:	460c      	mov	r4, r1
 8003074:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003076:	e043      	b.n	8003100 <HAL_RCC_GetSysClockFreq+0x26c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003078:	4b2c      	ldr	r3, [pc, #176]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	099b      	lsrs	r3, r3, #6
 800307e:	f04f 0400 	mov.w	r4, #0
 8003082:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	ea01 0103 	and.w	r1, r1, r3
 800308e:	ea02 0204 	and.w	r2, r2, r4
 8003092:	460b      	mov	r3, r1
 8003094:	4614      	mov	r4, r2
 8003096:	0160      	lsls	r0, r4, #5
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	68f8      	ldr	r0, [r7, #12]
 800309c:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80030a0:	60f8      	str	r0, [r7, #12]
 80030a2:	015b      	lsls	r3, r3, #5
 80030a4:	60bb      	str	r3, [r7, #8]
 80030a6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80030aa:	1a5b      	subs	r3, r3, r1
 80030ac:	eb64 0402 	sbc.w	r4, r4, r2
 80030b0:	01a6      	lsls	r6, r4, #6
 80030b2:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80030b6:	019d      	lsls	r5, r3, #6
 80030b8:	1aed      	subs	r5, r5, r3
 80030ba:	eb66 0604 	sbc.w	r6, r6, r4
 80030be:	00f3      	lsls	r3, r6, #3
 80030c0:	607b      	str	r3, [r7, #4]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80030c8:	607b      	str	r3, [r7, #4]
 80030ca:	00eb      	lsls	r3, r5, #3
 80030cc:	603b      	str	r3, [r7, #0]
 80030ce:	e897 0060 	ldmia.w	r7, {r5, r6}
 80030d2:	186d      	adds	r5, r5, r1
 80030d4:	eb46 0602 	adc.w	r6, r6, r2
 80030d8:	ea4f 2b86 	mov.w	fp, r6, lsl #10
 80030dc:	ea4b 5b95 	orr.w	fp, fp, r5, lsr #22
 80030e0:	ea4f 2a85 	mov.w	sl, r5, lsl #10
 80030e4:	4655      	mov	r5, sl
 80030e6:	465e      	mov	r6, fp
 80030e8:	4628      	mov	r0, r5
 80030ea:	4631      	mov	r1, r6
 80030ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030ee:	f04f 0400 	mov.w	r4, #0
 80030f2:	461a      	mov	r2, r3
 80030f4:	4623      	mov	r3, r4
 80030f6:	f7fd fdf3 	bl	8000ce0 <__aeabi_uldivmod>
 80030fa:	4603      	mov	r3, r0
 80030fc:	460c      	mov	r4, r1
 80030fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003100:	4b0a      	ldr	r3, [pc, #40]	; (800312c <HAL_RCC_GetSysClockFreq+0x298>)
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	0f1b      	lsrs	r3, r3, #28
 8003106:	f003 0307 	and.w	r3, r3, #7
 800310a:	62fb      	str	r3, [r7, #44]	; 0x2c

      sysclockfreq = pllvco/pllr;
 800310c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800310e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003110:	fbb2 f3f3 	udiv	r3, r2, r3
 8003114:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003116:	e002      	b.n	800311e <HAL_RCC_GetSysClockFreq+0x28a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003118:	4b05      	ldr	r3, [pc, #20]	; (8003130 <HAL_RCC_GetSysClockFreq+0x29c>)
 800311a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800311c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800311e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003120:	4618      	mov	r0, r3
 8003122:	3744      	adds	r7, #68	; 0x44
 8003124:	46bd      	mov	sp, r7
 8003126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800312a:	bf00      	nop
 800312c:	40023800 	.word	0x40023800
 8003130:	00f42400 	.word	0x00f42400
 8003134:	017d7840 	.word	0x017d7840

08003138 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003140:	2300      	movs	r3, #0
 8003142:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0301 	and.w	r3, r3, #1
 800314c:	2b00      	cmp	r3, #0
 800314e:	f000 8083 	beq.w	8003258 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003152:	4b95      	ldr	r3, [pc, #596]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f003 030c 	and.w	r3, r3, #12
 800315a:	2b04      	cmp	r3, #4
 800315c:	d019      	beq.n	8003192 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800315e:	4b92      	ldr	r3, [pc, #584]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003166:	2b08      	cmp	r3, #8
 8003168:	d106      	bne.n	8003178 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800316a:	4b8f      	ldr	r3, [pc, #572]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003172:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003176:	d00c      	beq.n	8003192 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003178:	4b8b      	ldr	r3, [pc, #556]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003180:	2b0c      	cmp	r3, #12
 8003182:	d112      	bne.n	80031aa <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003184:	4b88      	ldr	r3, [pc, #544]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800318c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003190:	d10b      	bne.n	80031aa <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003192:	4b85      	ldr	r3, [pc, #532]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d05b      	beq.n	8003256 <HAL_RCC_OscConfig+0x11e>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d157      	bne.n	8003256 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	e216      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031b2:	d106      	bne.n	80031c2 <HAL_RCC_OscConfig+0x8a>
 80031b4:	4a7c      	ldr	r2, [pc, #496]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031b6:	4b7c      	ldr	r3, [pc, #496]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	e01d      	b.n	80031fe <HAL_RCC_OscConfig+0xc6>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031ca:	d10c      	bne.n	80031e6 <HAL_RCC_OscConfig+0xae>
 80031cc:	4a76      	ldr	r2, [pc, #472]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031ce:	4b76      	ldr	r3, [pc, #472]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031d6:	6013      	str	r3, [r2, #0]
 80031d8:	4a73      	ldr	r2, [pc, #460]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031da:	4b73      	ldr	r3, [pc, #460]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031e2:	6013      	str	r3, [r2, #0]
 80031e4:	e00b      	b.n	80031fe <HAL_RCC_OscConfig+0xc6>
 80031e6:	4a70      	ldr	r2, [pc, #448]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031e8:	4b6f      	ldr	r3, [pc, #444]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031f0:	6013      	str	r3, [r2, #0]
 80031f2:	4a6d      	ldr	r2, [pc, #436]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031f4:	4b6c      	ldr	r3, [pc, #432]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031fc:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d013      	beq.n	800322e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003206:	f7fd ff59 	bl	80010bc <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800320e:	f7fd ff55 	bl	80010bc <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b64      	cmp	r3, #100	; 0x64
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e1db      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003220:	4b61      	ldr	r3, [pc, #388]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d0f0      	beq.n	800320e <HAL_RCC_OscConfig+0xd6>
 800322c:	e014      	b.n	8003258 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800322e:	f7fd ff45 	bl	80010bc <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003236:	f7fd ff41 	bl	80010bc <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b64      	cmp	r3, #100	; 0x64
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e1c7      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003248:	4b57      	ldr	r3, [pc, #348]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1f0      	bne.n	8003236 <HAL_RCC_OscConfig+0xfe>
 8003254:	e000      	b.n	8003258 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003256:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d06f      	beq.n	8003344 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003264:	4b50      	ldr	r3, [pc, #320]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 030c 	and.w	r3, r3, #12
 800326c:	2b00      	cmp	r3, #0
 800326e:	d017      	beq.n	80032a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003270:	4b4d      	ldr	r3, [pc, #308]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003278:	2b08      	cmp	r3, #8
 800327a:	d105      	bne.n	8003288 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800327c:	4b4a      	ldr	r3, [pc, #296]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003284:	2b00      	cmp	r3, #0
 8003286:	d00b      	beq.n	80032a0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003288:	4b47      	ldr	r3, [pc, #284]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800328a:	689b      	ldr	r3, [r3, #8]
 800328c:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003290:	2b0c      	cmp	r3, #12
 8003292:	d11c      	bne.n	80032ce <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003294:	4b44      	ldr	r3, [pc, #272]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800329c:	2b00      	cmp	r3, #0
 800329e:	d116      	bne.n	80032ce <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a0:	4b41      	ldr	r3, [pc, #260]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0302 	and.w	r3, r3, #2
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d005      	beq.n	80032b8 <HAL_RCC_OscConfig+0x180>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d001      	beq.n	80032b8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e18f      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b8:	493b      	ldr	r1, [pc, #236]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80032ba:	4b3b      	ldr	r3, [pc, #236]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4313      	orrs	r3, r2
 80032ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032cc:	e03a      	b.n	8003344 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d020      	beq.n	8003318 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032d6:	4b35      	ldr	r3, [pc, #212]	; (80033ac <HAL_RCC_OscConfig+0x274>)
 80032d8:	2201      	movs	r2, #1
 80032da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7fd feee 	bl	80010bc <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032e4:	f7fd feea 	bl	80010bc <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e170      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032f6:	4b2c      	ldr	r3, [pc, #176]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0f0      	beq.n	80032e4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003302:	4929      	ldr	r1, [pc, #164]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003304:	4b28      	ldr	r3, [pc, #160]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	00db      	lsls	r3, r3, #3
 8003312:	4313      	orrs	r3, r2
 8003314:	600b      	str	r3, [r1, #0]
 8003316:	e015      	b.n	8003344 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003318:	4b24      	ldr	r3, [pc, #144]	; (80033ac <HAL_RCC_OscConfig+0x274>)
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800331e:	f7fd fecd 	bl	80010bc <HAL_GetTick>
 8003322:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003324:	e008      	b.n	8003338 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003326:	f7fd fec9 	bl	80010bc <HAL_GetTick>
 800332a:	4602      	mov	r2, r0
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	1ad3      	subs	r3, r2, r3
 8003330:	2b02      	cmp	r3, #2
 8003332:	d901      	bls.n	8003338 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003334:	2303      	movs	r3, #3
 8003336:	e14f      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003338:	4b1b      	ldr	r3, [pc, #108]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0302 	and.w	r3, r3, #2
 8003340:	2b00      	cmp	r3, #0
 8003342:	d1f0      	bne.n	8003326 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0308 	and.w	r3, r3, #8
 800334c:	2b00      	cmp	r3, #0
 800334e:	d037      	beq.n	80033c0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	695b      	ldr	r3, [r3, #20]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d016      	beq.n	8003386 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003358:	4b15      	ldr	r3, [pc, #84]	; (80033b0 <HAL_RCC_OscConfig+0x278>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800335e:	f7fd fead 	bl	80010bc <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003366:	f7fd fea9 	bl	80010bc <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e12f      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003378:	4b0b      	ldr	r3, [pc, #44]	; (80033a8 <HAL_RCC_OscConfig+0x270>)
 800337a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800337c:	f003 0302 	and.w	r3, r3, #2
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x22e>
 8003384:	e01c      	b.n	80033c0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003386:	4b0a      	ldr	r3, [pc, #40]	; (80033b0 <HAL_RCC_OscConfig+0x278>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800338c:	f7fd fe96 	bl	80010bc <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003392:	e00f      	b.n	80033b4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003394:	f7fd fe92 	bl	80010bc <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d908      	bls.n	80033b4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e118      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
 80033a6:	bf00      	nop
 80033a8:	40023800 	.word	0x40023800
 80033ac:	42470000 	.word	0x42470000
 80033b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033b4:	4b8a      	ldr	r3, [pc, #552]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80033b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d1e9      	bne.n	8003394 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	f000 8097 	beq.w	80034fc <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ce:	2300      	movs	r3, #0
 80033d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033d2:	4b83      	ldr	r3, [pc, #524]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d10f      	bne.n	80033fe <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	4a7f      	ldr	r2, [pc, #508]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80033e4:	4b7e      	ldr	r3, [pc, #504]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80033e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033ec:	6413      	str	r3, [r2, #64]	; 0x40
 80033ee:	4b7c      	ldr	r3, [pc, #496]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80033f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80033fa:	2301      	movs	r3, #1
 80033fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fe:	4b79      	ldr	r3, [pc, #484]	; (80035e4 <HAL_RCC_OscConfig+0x4ac>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003406:	2b00      	cmp	r3, #0
 8003408:	d118      	bne.n	800343c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800340a:	4a76      	ldr	r2, [pc, #472]	; (80035e4 <HAL_RCC_OscConfig+0x4ac>)
 800340c:	4b75      	ldr	r3, [pc, #468]	; (80035e4 <HAL_RCC_OscConfig+0x4ac>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003416:	f7fd fe51 	bl	80010bc <HAL_GetTick>
 800341a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800341c:	e008      	b.n	8003430 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800341e:	f7fd fe4d 	bl	80010bc <HAL_GetTick>
 8003422:	4602      	mov	r2, r0
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	2b02      	cmp	r3, #2
 800342a:	d901      	bls.n	8003430 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e0d3      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003430:	4b6c      	ldr	r3, [pc, #432]	; (80035e4 <HAL_RCC_OscConfig+0x4ac>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003438:	2b00      	cmp	r3, #0
 800343a:	d0f0      	beq.n	800341e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	2b01      	cmp	r3, #1
 8003442:	d106      	bne.n	8003452 <HAL_RCC_OscConfig+0x31a>
 8003444:	4a66      	ldr	r2, [pc, #408]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003446:	4b66      	ldr	r3, [pc, #408]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003448:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6713      	str	r3, [r2, #112]	; 0x70
 8003450:	e01c      	b.n	800348c <HAL_RCC_OscConfig+0x354>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2b05      	cmp	r3, #5
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0x33c>
 800345a:	4a61      	ldr	r2, [pc, #388]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 800345c:	4b60      	ldr	r3, [pc, #384]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 800345e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003460:	f043 0304 	orr.w	r3, r3, #4
 8003464:	6713      	str	r3, [r2, #112]	; 0x70
 8003466:	4a5e      	ldr	r2, [pc, #376]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003468:	4b5d      	ldr	r3, [pc, #372]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 800346a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800346c:	f043 0301 	orr.w	r3, r3, #1
 8003470:	6713      	str	r3, [r2, #112]	; 0x70
 8003472:	e00b      	b.n	800348c <HAL_RCC_OscConfig+0x354>
 8003474:	4a5a      	ldr	r2, [pc, #360]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003476:	4b5a      	ldr	r3, [pc, #360]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347a:	f023 0301 	bic.w	r3, r3, #1
 800347e:	6713      	str	r3, [r2, #112]	; 0x70
 8003480:	4a57      	ldr	r2, [pc, #348]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003482:	4b57      	ldr	r3, [pc, #348]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003486:	f023 0304 	bic.w	r3, r3, #4
 800348a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d015      	beq.n	80034c0 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003494:	f7fd fe12 	bl	80010bc <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349a:	e00a      	b.n	80034b2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800349c:	f7fd fe0e 	bl	80010bc <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d901      	bls.n	80034b2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80034ae:	2303      	movs	r3, #3
 80034b0:	e092      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b2:	4b4b      	ldr	r3, [pc, #300]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b6:	f003 0302 	and.w	r3, r3, #2
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d0ee      	beq.n	800349c <HAL_RCC_OscConfig+0x364>
 80034be:	e014      	b.n	80034ea <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c0:	f7fd fdfc 	bl	80010bc <HAL_GetTick>
 80034c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c6:	e00a      	b.n	80034de <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034c8:	f7fd fdf8 	bl	80010bc <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e07c      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034de:	4b40      	ldr	r3, [pc, #256]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80034e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1ee      	bne.n	80034c8 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034ea:	7dfb      	ldrb	r3, [r7, #23]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d105      	bne.n	80034fc <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f0:	4a3b      	ldr	r2, [pc, #236]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80034f2:	4b3b      	ldr	r3, [pc, #236]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	699b      	ldr	r3, [r3, #24]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d068      	beq.n	80035d6 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003504:	4b36      	ldr	r3, [pc, #216]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	f003 030c 	and.w	r3, r3, #12
 800350c:	2b08      	cmp	r3, #8
 800350e:	d060      	beq.n	80035d2 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	699b      	ldr	r3, [r3, #24]
 8003514:	2b02      	cmp	r3, #2
 8003516:	d145      	bne.n	80035a4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003518:	4b33      	ldr	r3, [pc, #204]	; (80035e8 <HAL_RCC_OscConfig+0x4b0>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800351e:	f7fd fdcd 	bl	80010bc <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003524:	e008      	b.n	8003538 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003526:	f7fd fdc9 	bl	80010bc <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d901      	bls.n	8003538 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e04f      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003538:	4b29      	ldr	r3, [pc, #164]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003540:	2b00      	cmp	r3, #0
 8003542:	d1f0      	bne.n	8003526 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003544:	4926      	ldr	r1, [pc, #152]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	69da      	ldr	r2, [r3, #28]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003554:	019b      	lsls	r3, r3, #6
 8003556:	431a      	orrs	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355c:	085b      	lsrs	r3, r3, #1
 800355e:	3b01      	subs	r3, #1
 8003560:	041b      	lsls	r3, r3, #16
 8003562:	431a      	orrs	r2, r3
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003568:	061b      	lsls	r3, r3, #24
 800356a:	431a      	orrs	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003570:	071b      	lsls	r3, r3, #28
 8003572:	4313      	orrs	r3, r2
 8003574:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003576:	4b1c      	ldr	r3, [pc, #112]	; (80035e8 <HAL_RCC_OscConfig+0x4b0>)
 8003578:	2201      	movs	r2, #1
 800357a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800357c:	f7fd fd9e 	bl	80010bc <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003584:	f7fd fd9a 	bl	80010bc <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e020      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003596:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0f0      	beq.n	8003584 <HAL_RCC_OscConfig+0x44c>
 80035a2:	e018      	b.n	80035d6 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a4:	4b10      	ldr	r3, [pc, #64]	; (80035e8 <HAL_RCC_OscConfig+0x4b0>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035aa:	f7fd fd87 	bl	80010bc <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035b2:	f7fd fd83 	bl	80010bc <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e009      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035c4:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <HAL_RCC_OscConfig+0x4a8>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f0      	bne.n	80035b2 <HAL_RCC_OscConfig+0x47a>
 80035d0:	e001      	b.n	80035d6 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e000      	b.n	80035d8 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 80035d6:	2300      	movs	r3, #0
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40023800 	.word	0x40023800
 80035e4:	40007000 	.word	0x40007000
 80035e8:	42470060 	.word	0x42470060

080035ec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e083      	b.n	8003706 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	7f5b      	ldrb	r3, [r3, #29]
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b00      	cmp	r3, #0
 8003606:	d105      	bne.n	8003614 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2200      	movs	r2, #0
 800360c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f007 fa54 	bl	800aabc <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2202      	movs	r2, #2
 8003618:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	22ca      	movs	r2, #202	; 0xca
 8003620:	625a      	str	r2, [r3, #36]	; 0x24
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2253      	movs	r2, #83	; 0x53
 8003628:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	f000 f897 	bl	800375e <RTC_EnterInitMode>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d008      	beq.n	8003648 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	22ff      	movs	r2, #255	; 0xff
 800363c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2204      	movs	r2, #4
 8003642:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e05e      	b.n	8003706 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8003656:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800365a:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	6812      	ldr	r2, [r2, #0]
 8003664:	6891      	ldr	r1, [r2, #8]
 8003666:	687a      	ldr	r2, [r7, #4]
 8003668:	6850      	ldr	r0, [r2, #4]
 800366a:	687a      	ldr	r2, [r7, #4]
 800366c:	6912      	ldr	r2, [r2, #16]
 800366e:	4310      	orrs	r0, r2
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	6952      	ldr	r2, [r2, #20]
 8003674:	4302      	orrs	r2, r0
 8003676:	430a      	orrs	r2, r1
 8003678:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	687a      	ldr	r2, [r7, #4]
 8003680:	68d2      	ldr	r2, [r2, #12]
 8003682:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	687a      	ldr	r2, [r7, #4]
 800368a:	6812      	ldr	r2, [r2, #0]
 800368c:	6911      	ldr	r1, [r2, #16]
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6892      	ldr	r2, [r2, #8]
 8003692:	0412      	lsls	r2, r2, #16
 8003694:	430a      	orrs	r2, r1
 8003696:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	687a      	ldr	r2, [r7, #4]
 800369e:	6812      	ldr	r2, [r2, #0]
 80036a0:	68d2      	ldr	r2, [r2, #12]
 80036a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036a6:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	689b      	ldr	r3, [r3, #8]
 80036ae:	f003 0320 	and.w	r3, r3, #32
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10e      	bne.n	80036d4 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f000 f829 	bl	800370e <HAL_RTC_WaitForSynchro>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d008      	beq.n	80036d4 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	22ff      	movs	r2, #255	; 0xff
 80036c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2204      	movs	r2, #4
 80036ce:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	e018      	b.n	8003706 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	6812      	ldr	r2, [r2, #0]
 80036dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80036de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80036e2:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6812      	ldr	r2, [r2, #0]
 80036ec:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6992      	ldr	r2, [r2, #24]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	22ff      	movs	r2, #255	; 0xff
 80036fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2201      	movs	r2, #1
 8003702:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8003704:	2300      	movs	r3, #0
  }
}
 8003706:	4618      	mov	r0, r3
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800370e:	b580      	push	{r7, lr}
 8003710:	b084      	sub	sp, #16
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003716:	2300      	movs	r3, #0
 8003718:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	68d2      	ldr	r2, [r2, #12]
 8003724:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003728:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800372a:	f7fd fcc7 	bl	80010bc <HAL_GetTick>
 800372e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003730:	e009      	b.n	8003746 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8003732:	f7fd fcc3 	bl	80010bc <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003740:	d901      	bls.n	8003746 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8003742:	2303      	movs	r3, #3
 8003744:	e007      	b.n	8003756 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	f003 0320 	and.w	r3, r3, #32
 8003750:	2b00      	cmp	r3, #0
 8003752:	d0ee      	beq.n	8003732 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8003754:	2300      	movs	r3, #0
}
 8003756:	4618      	mov	r0, r3
 8003758:	3710      	adds	r7, #16
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b084      	sub	sp, #16
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003774:	2b00      	cmp	r3, #0
 8003776:	d119      	bne.n	80037ac <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f04f 32ff 	mov.w	r2, #4294967295
 8003780:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003782:	f7fd fc9b 	bl	80010bc <HAL_GetTick>
 8003786:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003788:	e009      	b.n	800379e <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800378a:	f7fd fc97 	bl	80010bc <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003798:	d901      	bls.n	800379e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800379a:	2303      	movs	r3, #3
 800379c:	e007      	b.n	80037ae <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d0ee      	beq.n	800378a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}

080037b6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b082      	sub	sp, #8
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e055      	b.n	8003874 <HAL_SPI_Init+0xbe>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d106      	bne.n	80037e8 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2200      	movs	r2, #0
 80037de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f007 f980 	bl	800aae8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2202      	movs	r2, #2
 80037ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	6812      	ldr	r2, [r2, #0]
 80037f8:	6812      	ldr	r2, [r2, #0]
 80037fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037fe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	687a      	ldr	r2, [r7, #4]
 8003806:	6851      	ldr	r1, [r2, #4]
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6892      	ldr	r2, [r2, #8]
 800380c:	4311      	orrs	r1, r2
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68d2      	ldr	r2, [r2, #12]
 8003812:	4311      	orrs	r1, r2
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6912      	ldr	r2, [r2, #16]
 8003818:	4311      	orrs	r1, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6952      	ldr	r2, [r2, #20]
 800381e:	4311      	orrs	r1, r2
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	6992      	ldr	r2, [r2, #24]
 8003824:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8003828:	4311      	orrs	r1, r2
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	69d2      	ldr	r2, [r2, #28]
 800382e:	4311      	orrs	r1, r2
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	6a12      	ldr	r2, [r2, #32]
 8003834:	4311      	orrs	r1, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800383a:	430a      	orrs	r2, r1
 800383c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	6992      	ldr	r2, [r2, #24]
 8003846:	0c12      	lsrs	r2, r2, #16
 8003848:	f002 0104 	and.w	r1, r2, #4
 800384c:	687a      	ldr	r2, [r7, #4]
 800384e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003850:	430a      	orrs	r2, r1
 8003852:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	69d2      	ldr	r2, [r2, #28]
 800385e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003862:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2200      	movs	r2, #0
 8003868:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2201      	movs	r2, #1
 800386e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d101      	bne.n	800388e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e01d      	b.n	80038ca <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d106      	bne.n	80038a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f007 f9ca 	bl	800ac3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3304      	adds	r3, #4
 80038b8:	4619      	mov	r1, r3
 80038ba:	4610      	mov	r0, r2
 80038bc:	f000 fbc0 	bl	8004040 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3708      	adds	r7, #8
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80038d2:	b480      	push	{r7}
 80038d4:	b085      	sub	sp, #20
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2202      	movs	r2, #2
 80038de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 0307 	and.w	r3, r3, #7
 80038ec:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b06      	cmp	r3, #6
 80038f2:	d007      	beq.n	8003904 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	687a      	ldr	r2, [r7, #4]
 80038fa:	6812      	ldr	r2, [r2, #0]
 80038fc:	6812      	ldr	r2, [r2, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3714      	adds	r7, #20
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800391a:	b480      	push	{r7}
 800391c:	b085      	sub	sp, #20
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	6812      	ldr	r2, [r2, #0]
 800392a:	68d2      	ldr	r2, [r2, #12]
 800392c:	f042 0201 	orr.w	r2, r2, #1
 8003930:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2b06      	cmp	r3, #6
 8003942:	d007      	beq.n	8003954 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	687a      	ldr	r2, [r7, #4]
 800394a:	6812      	ldr	r2, [r2, #0]
 800394c:	6812      	ldr	r2, [r2, #0]
 800394e:	f042 0201 	orr.w	r2, r2, #1
 8003952:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003954:	2300      	movs	r3, #0
}
 8003956:	4618      	mov	r0, r3
 8003958:	3714      	adds	r7, #20
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr

08003962 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b082      	sub	sp, #8
 8003966:	af00      	add	r7, sp, #0
 8003968:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e01d      	b.n	80039b0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b00      	cmp	r3, #0
 800397e:	d106      	bne.n	800398e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f007 fa35 	bl	800adf8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2202      	movs	r2, #2
 8003992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	3304      	adds	r3, #4
 800399e:	4619      	mov	r1, r3
 80039a0:	4610      	mov	r0, r2
 80039a2:	f000 fb4d 	bl	8004040 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2201      	movs	r2, #1
 80039aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80039ae:	2300      	movs	r3, #0
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	3708      	adds	r7, #8
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd80      	pop	{r7, pc}

080039b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b084      	sub	sp, #16
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2201      	movs	r2, #1
 80039c8:	6839      	ldr	r1, [r7, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fe22 	bl	8004614 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a15      	ldr	r2, [pc, #84]	; (8003a2c <HAL_TIM_PWM_Start+0x74>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d004      	beq.n	80039e4 <HAL_TIM_PWM_Start+0x2c>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a14      	ldr	r2, [pc, #80]	; (8003a30 <HAL_TIM_PWM_Start+0x78>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d101      	bne.n	80039e8 <HAL_TIM_PWM_Start+0x30>
 80039e4:	2301      	movs	r3, #1
 80039e6:	e000      	b.n	80039ea <HAL_TIM_PWM_Start+0x32>
 80039e8:	2300      	movs	r3, #0
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d007      	beq.n	80039fe <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	6812      	ldr	r2, [r2, #0]
 80039f6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80039f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039fc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	f003 0307 	and.w	r3, r3, #7
 8003a08:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2b06      	cmp	r3, #6
 8003a0e:	d007      	beq.n	8003a20 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	687a      	ldr	r2, [r7, #4]
 8003a16:	6812      	ldr	r2, [r2, #0]
 8003a18:	6812      	ldr	r2, [r2, #0]
 8003a1a:	f042 0201 	orr.w	r2, r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	40010000 	.word	0x40010000
 8003a30:	40010400 	.word	0x40010400

08003a34 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b082      	sub	sp, #8
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2200      	movs	r2, #0
 8003a44:	6839      	ldr	r1, [r7, #0]
 8003a46:	4618      	mov	r0, r3
 8003a48:	f000 fde4 	bl	8004614 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a22      	ldr	r2, [pc, #136]	; (8003adc <HAL_TIM_PWM_Stop+0xa8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d004      	beq.n	8003a60 <HAL_TIM_PWM_Stop+0x2c>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a21      	ldr	r2, [pc, #132]	; (8003ae0 <HAL_TIM_PWM_Stop+0xac>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d101      	bne.n	8003a64 <HAL_TIM_PWM_Stop+0x30>
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <HAL_TIM_PWM_Stop+0x32>
 8003a64:	2300      	movs	r3, #0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d017      	beq.n	8003a9a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	6a1a      	ldr	r2, [r3, #32]
 8003a70:	f241 1311 	movw	r3, #4369	; 0x1111
 8003a74:	4013      	ands	r3, r2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10f      	bne.n	8003a9a <HAL_TIM_PWM_Stop+0x66>
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	6a1a      	ldr	r2, [r3, #32]
 8003a80:	f240 4344 	movw	r3, #1092	; 0x444
 8003a84:	4013      	ands	r3, r2
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d107      	bne.n	8003a9a <HAL_TIM_PWM_Stop+0x66>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	687a      	ldr	r2, [r7, #4]
 8003a90:	6812      	ldr	r2, [r2, #0]
 8003a92:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003a94:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a98:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6a1a      	ldr	r2, [r3, #32]
 8003aa0:	f241 1311 	movw	r3, #4369	; 0x1111
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d10f      	bne.n	8003aca <HAL_TIM_PWM_Stop+0x96>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6a1a      	ldr	r2, [r3, #32]
 8003ab0:	f240 4344 	movw	r3, #1092	; 0x444
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d107      	bne.n	8003aca <HAL_TIM_PWM_Stop+0x96>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	6812      	ldr	r2, [r2, #0]
 8003ac2:	6812      	ldr	r2, [r2, #0]
 8003ac4:	f022 0201 	bic.w	r2, r2, #1
 8003ac8:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3708      	adds	r7, #8
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40010000 	.word	0x40010000
 8003ae0:	40010400 	.word	0x40010400

08003ae4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	691b      	ldr	r3, [r3, #16]
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d122      	bne.n	8003b40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d11b      	bne.n	8003b40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f06f 0202 	mvn.w	r2, #2
 8003b10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	f003 0303 	and.w	r3, r3, #3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d003      	beq.n	8003b2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 fa6b 	bl	8004002 <HAL_TIM_IC_CaptureCallback>
 8003b2c:	e005      	b.n	8003b3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	f000 fa5d 	bl	8003fee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 fa6e 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	691b      	ldr	r3, [r3, #16]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b04      	cmp	r3, #4
 8003b4c:	d122      	bne.n	8003b94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	f003 0304 	and.w	r3, r3, #4
 8003b58:	2b04      	cmp	r3, #4
 8003b5a:	d11b      	bne.n	8003b94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f06f 0204 	mvn.w	r2, #4
 8003b64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d003      	beq.n	8003b82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 fa41 	bl	8004002 <HAL_TIM_IC_CaptureCallback>
 8003b80:	e005      	b.n	8003b8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 fa33 	bl	8003fee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 fa44 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	f003 0308 	and.w	r3, r3, #8
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d122      	bne.n	8003be8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	f003 0308 	and.w	r3, r3, #8
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d11b      	bne.n	8003be8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f06f 0208 	mvn.w	r2, #8
 8003bb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	69db      	ldr	r3, [r3, #28]
 8003bc6:	f003 0303 	and.w	r3, r3, #3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 fa17 	bl	8004002 <HAL_TIM_IC_CaptureCallback>
 8003bd4:	e005      	b.n	8003be2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f000 fa09 	bl	8003fee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bdc:	6878      	ldr	r0, [r7, #4]
 8003bde:	f000 fa1a 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	f003 0310 	and.w	r3, r3, #16
 8003bf2:	2b10      	cmp	r3, #16
 8003bf4:	d122      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68db      	ldr	r3, [r3, #12]
 8003bfc:	f003 0310 	and.w	r3, r3, #16
 8003c00:	2b10      	cmp	r3, #16
 8003c02:	d11b      	bne.n	8003c3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f06f 0210 	mvn.w	r2, #16
 8003c0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2208      	movs	r2, #8
 8003c12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	69db      	ldr	r3, [r3, #28]
 8003c1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d003      	beq.n	8003c2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f9ed 	bl	8004002 <HAL_TIM_IC_CaptureCallback>
 8003c28:	e005      	b.n	8003c36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 f9df 	bl	8003fee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f9f0 	bl	8004016 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d10e      	bne.n	8003c68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d107      	bne.n	8003c68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f06f 0201 	mvn.w	r2, #1
 8003c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f003 fa3a 	bl	80070dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c72:	2b80      	cmp	r3, #128	; 0x80
 8003c74:	d10e      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c80:	2b80      	cmp	r3, #128	; 0x80
 8003c82:	d107      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c8e:	6878      	ldr	r0, [r7, #4]
 8003c90:	f000 fdbe 	bl	8004810 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c9e:	2b40      	cmp	r3, #64	; 0x40
 8003ca0:	d10e      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cac:	2b40      	cmp	r3, #64	; 0x40
 8003cae:	d107      	bne.n	8003cc0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003cb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9b5 	bl	800402a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	f003 0320 	and.w	r3, r3, #32
 8003cca:	2b20      	cmp	r3, #32
 8003ccc:	d10e      	bne.n	8003cec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68db      	ldr	r3, [r3, #12]
 8003cd4:	f003 0320 	and.w	r3, r3, #32
 8003cd8:	2b20      	cmp	r3, #32
 8003cda:	d107      	bne.n	8003cec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f06f 0220 	mvn.w	r2, #32
 8003ce4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fd88 	bl	80047fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b084      	sub	sp, #16
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	60f8      	str	r0, [r7, #12]
 8003cfc:	60b9      	str	r1, [r7, #8]
 8003cfe:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d101      	bne.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003d0a:	2302      	movs	r3, #2
 8003d0c:	e0b4      	b.n	8003e78 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2202      	movs	r2, #2
 8003d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b0c      	cmp	r3, #12
 8003d22:	f200 809f 	bhi.w	8003e64 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003d26:	a201      	add	r2, pc, #4	; (adr r2, 8003d2c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d2c:	08003d61 	.word	0x08003d61
 8003d30:	08003e65 	.word	0x08003e65
 8003d34:	08003e65 	.word	0x08003e65
 8003d38:	08003e65 	.word	0x08003e65
 8003d3c:	08003da1 	.word	0x08003da1
 8003d40:	08003e65 	.word	0x08003e65
 8003d44:	08003e65 	.word	0x08003e65
 8003d48:	08003e65 	.word	0x08003e65
 8003d4c:	08003de3 	.word	0x08003de3
 8003d50:	08003e65 	.word	0x08003e65
 8003d54:	08003e65 	.word	0x08003e65
 8003d58:	08003e65 	.word	0x08003e65
 8003d5c:	08003e23 	.word	0x08003e23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 fa0a 	bl	8004180 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	6812      	ldr	r2, [r2, #0]
 8003d74:	6992      	ldr	r2, [r2, #24]
 8003d76:	f042 0208 	orr.w	r2, r2, #8
 8003d7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	6992      	ldr	r2, [r2, #24]
 8003d86:	f022 0204 	bic.w	r2, r2, #4
 8003d8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	68fa      	ldr	r2, [r7, #12]
 8003d92:	6812      	ldr	r2, [r2, #0]
 8003d94:	6991      	ldr	r1, [r2, #24]
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	6912      	ldr	r2, [r2, #16]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	619a      	str	r2, [r3, #24]
      break;
 8003d9e:	e062      	b.n	8003e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68b9      	ldr	r1, [r7, #8]
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fa5a 	bl	8004260 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	6812      	ldr	r2, [r2, #0]
 8003db4:	6992      	ldr	r2, [r2, #24]
 8003db6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	68fa      	ldr	r2, [r7, #12]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	6992      	ldr	r2, [r2, #24]
 8003dc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68fa      	ldr	r2, [r7, #12]
 8003dd2:	6812      	ldr	r2, [r2, #0]
 8003dd4:	6991      	ldr	r1, [r2, #24]
 8003dd6:	68ba      	ldr	r2, [r7, #8]
 8003dd8:	6912      	ldr	r2, [r2, #16]
 8003dda:	0212      	lsls	r2, r2, #8
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	619a      	str	r2, [r3, #24]
      break;
 8003de0:	e041      	b.n	8003e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68b9      	ldr	r1, [r7, #8]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f000 faaf 	bl	800434c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	6812      	ldr	r2, [r2, #0]
 8003df6:	69d2      	ldr	r2, [r2, #28]
 8003df8:	f042 0208 	orr.w	r2, r2, #8
 8003dfc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	6812      	ldr	r2, [r2, #0]
 8003e06:	69d2      	ldr	r2, [r2, #28]
 8003e08:	f022 0204 	bic.w	r2, r2, #4
 8003e0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	68fa      	ldr	r2, [r7, #12]
 8003e14:	6812      	ldr	r2, [r2, #0]
 8003e16:	69d1      	ldr	r1, [r2, #28]
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	6912      	ldr	r2, [r2, #16]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	61da      	str	r2, [r3, #28]
      break;
 8003e20:	e021      	b.n	8003e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68b9      	ldr	r1, [r7, #8]
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f000 fb03 	bl	8004434 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68fa      	ldr	r2, [r7, #12]
 8003e34:	6812      	ldr	r2, [r2, #0]
 8003e36:	69d2      	ldr	r2, [r2, #28]
 8003e38:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	6812      	ldr	r2, [r2, #0]
 8003e46:	69d2      	ldr	r2, [r2, #28]
 8003e48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	68fa      	ldr	r2, [r7, #12]
 8003e54:	6812      	ldr	r2, [r2, #0]
 8003e56:	69d1      	ldr	r1, [r2, #28]
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	6912      	ldr	r2, [r2, #16]
 8003e5c:	0212      	lsls	r2, r2, #8
 8003e5e:	430a      	orrs	r2, r1
 8003e60:	61da      	str	r2, [r3, #28]
      break;
 8003e62:	e000      	b.n	8003e66 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003e64:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d101      	bne.n	8003e98 <HAL_TIM_ConfigClockSource+0x18>
 8003e94:	2302      	movs	r3, #2
 8003e96:	e0a6      	b.n	8003fe6 <HAL_TIM_ConfigClockSource+0x166>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2201      	movs	r2, #1
 8003e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003eb6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ebe:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b40      	cmp	r3, #64	; 0x40
 8003ece:	d067      	beq.n	8003fa0 <HAL_TIM_ConfigClockSource+0x120>
 8003ed0:	2b40      	cmp	r3, #64	; 0x40
 8003ed2:	d80b      	bhi.n	8003eec <HAL_TIM_ConfigClockSource+0x6c>
 8003ed4:	2b10      	cmp	r3, #16
 8003ed6:	d073      	beq.n	8003fc0 <HAL_TIM_ConfigClockSource+0x140>
 8003ed8:	2b10      	cmp	r3, #16
 8003eda:	d802      	bhi.n	8003ee2 <HAL_TIM_ConfigClockSource+0x62>
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d06f      	beq.n	8003fc0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003ee0:	e078      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003ee2:	2b20      	cmp	r3, #32
 8003ee4:	d06c      	beq.n	8003fc0 <HAL_TIM_ConfigClockSource+0x140>
 8003ee6:	2b30      	cmp	r3, #48	; 0x30
 8003ee8:	d06a      	beq.n	8003fc0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003eea:	e073      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003eec:	2b70      	cmp	r3, #112	; 0x70
 8003eee:	d00d      	beq.n	8003f0c <HAL_TIM_ConfigClockSource+0x8c>
 8003ef0:	2b70      	cmp	r3, #112	; 0x70
 8003ef2:	d804      	bhi.n	8003efe <HAL_TIM_ConfigClockSource+0x7e>
 8003ef4:	2b50      	cmp	r3, #80	; 0x50
 8003ef6:	d033      	beq.n	8003f60 <HAL_TIM_ConfigClockSource+0xe0>
 8003ef8:	2b60      	cmp	r3, #96	; 0x60
 8003efa:	d041      	beq.n	8003f80 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003efc:	e06a      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003efe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f02:	d066      	beq.n	8003fd2 <HAL_TIM_ConfigClockSource+0x152>
 8003f04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f08:	d017      	beq.n	8003f3a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003f0a:	e063      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6818      	ldr	r0, [r3, #0]
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	6899      	ldr	r1, [r3, #8]
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	f000 fb5a 	bl	80045d4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003f2e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	609a      	str	r2, [r3, #8]
      break;
 8003f38:	e04c      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6818      	ldr	r0, [r3, #0]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	6899      	ldr	r1, [r3, #8]
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685a      	ldr	r2, [r3, #4]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68db      	ldr	r3, [r3, #12]
 8003f4a:	f000 fb43 	bl	80045d4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	687a      	ldr	r2, [r7, #4]
 8003f54:	6812      	ldr	r2, [r2, #0]
 8003f56:	6892      	ldr	r2, [r2, #8]
 8003f58:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f5c:	609a      	str	r2, [r3, #8]
      break;
 8003f5e:	e039      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6818      	ldr	r0, [r3, #0]
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	6859      	ldr	r1, [r3, #4]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	f000 fab7 	bl	80044e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2150      	movs	r1, #80	; 0x50
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f000 fb10 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 8003f7e:	e029      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6818      	ldr	r0, [r3, #0]
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	6859      	ldr	r1, [r3, #4]
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	f000 fad6 	bl	800453e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2160      	movs	r1, #96	; 0x60
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f000 fb00 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 8003f9e:	e019      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6818      	ldr	r0, [r3, #0]
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	6859      	ldr	r1, [r3, #4]
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	461a      	mov	r2, r3
 8003fae:	f000 fa97 	bl	80044e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	2140      	movs	r1, #64	; 0x40
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f000 faf0 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 8003fbe:	e009      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4610      	mov	r0, r2
 8003fcc:	f000 fae7 	bl	800459e <TIM_ITRx_SetConfig>
      break;
 8003fd0:	e000      	b.n	8003fd4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003fd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}

08003fee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fee:	b480      	push	{r7}
 8003ff0:	b083      	sub	sp, #12
 8003ff2:	af00      	add	r7, sp, #0
 8003ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ff6:	bf00      	nop
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004002:	b480      	push	{r7}
 8004004:	b083      	sub	sp, #12
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800400a:	bf00      	nop
 800400c:	370c      	adds	r7, #12
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr

08004016 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004016:	b480      	push	{r7}
 8004018:	b083      	sub	sp, #12
 800401a:	af00      	add	r7, sp, #0
 800401c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800401e:	bf00      	nop
 8004020:	370c      	adds	r7, #12
 8004022:	46bd      	mov	sp, r7
 8004024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004028:	4770      	bx	lr

0800402a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800402a:	b480      	push	{r7}
 800402c:	b083      	sub	sp, #12
 800402e:	af00      	add	r7, sp, #0
 8004030:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004032:	bf00      	nop
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
	...

08004040 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	4a40      	ldr	r2, [pc, #256]	; (8004154 <TIM_Base_SetConfig+0x114>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d013      	beq.n	8004080 <TIM_Base_SetConfig+0x40>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800405e:	d00f      	beq.n	8004080 <TIM_Base_SetConfig+0x40>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	4a3d      	ldr	r2, [pc, #244]	; (8004158 <TIM_Base_SetConfig+0x118>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d00b      	beq.n	8004080 <TIM_Base_SetConfig+0x40>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	4a3c      	ldr	r2, [pc, #240]	; (800415c <TIM_Base_SetConfig+0x11c>)
 800406c:	4293      	cmp	r3, r2
 800406e:	d007      	beq.n	8004080 <TIM_Base_SetConfig+0x40>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a3b      	ldr	r2, [pc, #236]	; (8004160 <TIM_Base_SetConfig+0x120>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d003      	beq.n	8004080 <TIM_Base_SetConfig+0x40>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a3a      	ldr	r2, [pc, #232]	; (8004164 <TIM_Base_SetConfig+0x124>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d108      	bne.n	8004092 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004086:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	4313      	orrs	r3, r2
 8004090:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	4a2f      	ldr	r2, [pc, #188]	; (8004154 <TIM_Base_SetConfig+0x114>)
 8004096:	4293      	cmp	r3, r2
 8004098:	d02b      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040a0:	d027      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	4a2c      	ldr	r2, [pc, #176]	; (8004158 <TIM_Base_SetConfig+0x118>)
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d023      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a2b      	ldr	r2, [pc, #172]	; (800415c <TIM_Base_SetConfig+0x11c>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d01f      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	4a2a      	ldr	r2, [pc, #168]	; (8004160 <TIM_Base_SetConfig+0x120>)
 80040b6:	4293      	cmp	r3, r2
 80040b8:	d01b      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	4a29      	ldr	r2, [pc, #164]	; (8004164 <TIM_Base_SetConfig+0x124>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d017      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	4a28      	ldr	r2, [pc, #160]	; (8004168 <TIM_Base_SetConfig+0x128>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d013      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	4a27      	ldr	r2, [pc, #156]	; (800416c <TIM_Base_SetConfig+0x12c>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d00f      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a26      	ldr	r2, [pc, #152]	; (8004170 <TIM_Base_SetConfig+0x130>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d00b      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a25      	ldr	r2, [pc, #148]	; (8004174 <TIM_Base_SetConfig+0x134>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d007      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a24      	ldr	r2, [pc, #144]	; (8004178 <TIM_Base_SetConfig+0x138>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d003      	beq.n	80040f2 <TIM_Base_SetConfig+0xb2>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a23      	ldr	r2, [pc, #140]	; (800417c <TIM_Base_SetConfig+0x13c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d108      	bne.n	8004104 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4313      	orrs	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800410a:	683b      	ldr	r3, [r7, #0]
 800410c:	695b      	ldr	r3, [r3, #20]
 800410e:	4313      	orrs	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	689a      	ldr	r2, [r3, #8]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a0a      	ldr	r2, [pc, #40]	; (8004154 <TIM_Base_SetConfig+0x114>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_Base_SetConfig+0xf8>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a0c      	ldr	r2, [pc, #48]	; (8004164 <TIM_Base_SetConfig+0x124>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d103      	bne.n	8004140 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	691a      	ldr	r2, [r3, #16]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	615a      	str	r2, [r3, #20]
}
 8004146:	bf00      	nop
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	40010000 	.word	0x40010000
 8004158:	40000400 	.word	0x40000400
 800415c:	40000800 	.word	0x40000800
 8004160:	40000c00 	.word	0x40000c00
 8004164:	40010400 	.word	0x40010400
 8004168:	40014000 	.word	0x40014000
 800416c:	40014400 	.word	0x40014400
 8004170:	40014800 	.word	0x40014800
 8004174:	40001800 	.word	0x40001800
 8004178:	40001c00 	.word	0x40001c00
 800417c:	40002000 	.word	0x40002000

08004180 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004180:	b480      	push	{r7}
 8004182:	b087      	sub	sp, #28
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6a1b      	ldr	r3, [r3, #32]
 800418e:	f023 0201 	bic.w	r2, r3, #1
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f023 0303 	bic.w	r3, r3, #3
 80041b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68fa      	ldr	r2, [r7, #12]
 80041be:	4313      	orrs	r3, r2
 80041c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f023 0302 	bic.w	r3, r3, #2
 80041c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	4313      	orrs	r3, r2
 80041d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a20      	ldr	r2, [pc, #128]	; (8004258 <TIM_OC1_SetConfig+0xd8>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d003      	beq.n	80041e4 <TIM_OC1_SetConfig+0x64>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a1f      	ldr	r2, [pc, #124]	; (800425c <TIM_OC1_SetConfig+0xdc>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d10c      	bne.n	80041fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f023 0308 	bic.w	r3, r3, #8
 80041ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	697a      	ldr	r2, [r7, #20]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041f6:	697b      	ldr	r3, [r7, #20]
 80041f8:	f023 0304 	bic.w	r3, r3, #4
 80041fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a15      	ldr	r2, [pc, #84]	; (8004258 <TIM_OC1_SetConfig+0xd8>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d003      	beq.n	800420e <TIM_OC1_SetConfig+0x8e>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a14      	ldr	r2, [pc, #80]	; (800425c <TIM_OC1_SetConfig+0xdc>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d111      	bne.n	8004232 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800420e:	693b      	ldr	r3, [r7, #16]
 8004210:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004214:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800421c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	4313      	orrs	r3, r2
 8004226:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4313      	orrs	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	621a      	str	r2, [r3, #32]
}
 800424c:	bf00      	nop
 800424e:	371c      	adds	r7, #28
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	40010000 	.word	0x40010000
 800425c:	40010400 	.word	0x40010400

08004260 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a1b      	ldr	r3, [r3, #32]
 800426e:	f023 0210 	bic.w	r2, r3, #16
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800428e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004296:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	021b      	lsls	r3, r3, #8
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	f023 0320 	bic.w	r3, r3, #32
 80042aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	011b      	lsls	r3, r3, #4
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a22      	ldr	r2, [pc, #136]	; (8004344 <TIM_OC2_SetConfig+0xe4>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d003      	beq.n	80042c8 <TIM_OC2_SetConfig+0x68>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a21      	ldr	r2, [pc, #132]	; (8004348 <TIM_OC2_SetConfig+0xe8>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d10d      	bne.n	80042e4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80042ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	011b      	lsls	r3, r3, #4
 80042d6:	697a      	ldr	r2, [r7, #20]
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042e2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a17      	ldr	r2, [pc, #92]	; (8004344 <TIM_OC2_SetConfig+0xe4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d003      	beq.n	80042f4 <TIM_OC2_SetConfig+0x94>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a16      	ldr	r2, [pc, #88]	; (8004348 <TIM_OC2_SetConfig+0xe8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d113      	bne.n	800431c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042fa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004302:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	4313      	orrs	r3, r2
 800430e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	4313      	orrs	r3, r2
 800431a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	693a      	ldr	r2, [r7, #16]
 8004320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685a      	ldr	r2, [r3, #4]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	621a      	str	r2, [r3, #32]
}
 8004336:	bf00      	nop
 8004338:	371c      	adds	r7, #28
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40010000 	.word	0x40010000
 8004348:	40010400 	.word	0x40010400

0800434c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800434c:	b480      	push	{r7}
 800434e:	b087      	sub	sp, #28
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
 8004354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a1b      	ldr	r3, [r3, #32]
 8004366:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f023 0303 	bic.w	r3, r3, #3
 8004382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004394:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	021b      	lsls	r3, r3, #8
 800439c:	697a      	ldr	r2, [r7, #20]
 800439e:	4313      	orrs	r3, r2
 80043a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a21      	ldr	r2, [pc, #132]	; (800442c <TIM_OC3_SetConfig+0xe0>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d003      	beq.n	80043b2 <TIM_OC3_SetConfig+0x66>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a20      	ldr	r2, [pc, #128]	; (8004430 <TIM_OC3_SetConfig+0xe4>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d10d      	bne.n	80043ce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	021b      	lsls	r3, r3, #8
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	4313      	orrs	r3, r2
 80043c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a16      	ldr	r2, [pc, #88]	; (800442c <TIM_OC3_SetConfig+0xe0>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d003      	beq.n	80043de <TIM_OC3_SetConfig+0x92>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a15      	ldr	r2, [pc, #84]	; (8004430 <TIM_OC3_SetConfig+0xe4>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d113      	bne.n	8004406 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	695b      	ldr	r3, [r3, #20]
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	699b      	ldr	r3, [r3, #24]
 80043fe:	011b      	lsls	r3, r3, #4
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685a      	ldr	r2, [r3, #4]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	697a      	ldr	r2, [r7, #20]
 800441e:	621a      	str	r2, [r3, #32]
}
 8004420:	bf00      	nop
 8004422:	371c      	adds	r7, #28
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr
 800442c:	40010000 	.word	0x40010000
 8004430:	40010400 	.word	0x40010400

08004434 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800446a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	021b      	lsls	r3, r3, #8
 8004472:	68fa      	ldr	r2, [r7, #12]
 8004474:	4313      	orrs	r3, r2
 8004476:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800447e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	689b      	ldr	r3, [r3, #8]
 8004484:	031b      	lsls	r3, r3, #12
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	4313      	orrs	r3, r2
 800448a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a12      	ldr	r2, [pc, #72]	; (80044d8 <TIM_OC4_SetConfig+0xa4>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d003      	beq.n	800449c <TIM_OC4_SetConfig+0x68>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a11      	ldr	r2, [pc, #68]	; (80044dc <TIM_OC4_SetConfig+0xa8>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d109      	bne.n	80044b0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	019b      	lsls	r3, r3, #6
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	697a      	ldr	r2, [r7, #20]
 80044b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685a      	ldr	r2, [r3, #4]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	621a      	str	r2, [r3, #32]
}
 80044ca:	bf00      	nop
 80044cc:	371c      	adds	r7, #28
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	40010000 	.word	0x40010000
 80044dc:	40010400 	.word	0x40010400

080044e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	f023 0201 	bic.w	r2, r3, #1
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	699b      	ldr	r3, [r3, #24]
 8004502:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800450a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	4313      	orrs	r3, r2
 8004514:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f023 030a 	bic.w	r3, r3, #10
 800451c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	4313      	orrs	r3, r2
 8004524:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	621a      	str	r2, [r3, #32]
}
 8004532:	bf00      	nop
 8004534:	371c      	adds	r7, #28
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr

0800453e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800453e:	b480      	push	{r7}
 8004540:	b087      	sub	sp, #28
 8004542:	af00      	add	r7, sp, #0
 8004544:	60f8      	str	r0, [r7, #12]
 8004546:	60b9      	str	r1, [r7, #8]
 8004548:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	f023 0210 	bic.w	r2, r3, #16
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004568:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	031b      	lsls	r3, r3, #12
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	4313      	orrs	r3, r2
 8004572:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800457a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	621a      	str	r2, [r3, #32]
}
 8004592:	bf00      	nop
 8004594:	371c      	adds	r7, #28
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr

0800459e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800459e:	b480      	push	{r7}
 80045a0:	b085      	sub	sp, #20
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
 80045a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80045b6:	683a      	ldr	r2, [r7, #0]
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	f043 0307 	orr.w	r3, r3, #7
 80045c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	609a      	str	r2, [r3, #8]
}
 80045c8:	bf00      	nop
 80045ca:	3714      	adds	r7, #20
 80045cc:	46bd      	mov	sp, r7
 80045ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d2:	4770      	bx	lr

080045d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
 80045da:	60f8      	str	r0, [r7, #12]
 80045dc:	60b9      	str	r1, [r7, #8]
 80045de:	607a      	str	r2, [r7, #4]
 80045e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80045ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	021a      	lsls	r2, r3, #8
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	431a      	orrs	r2, r3
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	4313      	orrs	r3, r2
 8004600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	697a      	ldr	r2, [r7, #20]
 8004606:	609a      	str	r2, [r3, #8]
}
 8004608:	bf00      	nop
 800460a:	371c      	adds	r7, #28
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004614:	b480      	push	{r7}
 8004616:	b087      	sub	sp, #28
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f003 031f 	and.w	r3, r3, #31
 8004626:	2201      	movs	r2, #1
 8004628:	fa02 f303 	lsl.w	r3, r2, r3
 800462c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6a1a      	ldr	r2, [r3, #32]
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	43db      	mvns	r3, r3
 8004636:	401a      	ands	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	6a1a      	ldr	r2, [r3, #32]
 8004640:	68bb      	ldr	r3, [r7, #8]
 8004642:	f003 031f 	and.w	r3, r3, #31
 8004646:	6879      	ldr	r1, [r7, #4]
 8004648:	fa01 f303 	lsl.w	r3, r1, r3
 800464c:	431a      	orrs	r2, r3
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	621a      	str	r2, [r3, #32]
}
 8004652:	bf00      	nop
 8004654:	371c      	adds	r7, #28
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr
	...

08004660 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004674:	2302      	movs	r3, #2
 8004676:	e05a      	b.n	800472e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800469e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68fa      	ldr	r2, [r7, #12]
 80046b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a21      	ldr	r2, [pc, #132]	; (800473c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d022      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046c4:	d01d      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a1d      	ldr	r2, [pc, #116]	; (8004740 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d018      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a1b      	ldr	r2, [pc, #108]	; (8004744 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d013      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a1a      	ldr	r2, [pc, #104]	; (8004748 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d00e      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a18      	ldr	r2, [pc, #96]	; (800474c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d009      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a17      	ldr	r2, [pc, #92]	; (8004750 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d004      	beq.n	8004702 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a15      	ldr	r2, [pc, #84]	; (8004754 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d10c      	bne.n	800471c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004708:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	68ba      	ldr	r2, [r7, #8]
 8004710:	4313      	orrs	r3, r2
 8004712:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68ba      	ldr	r2, [r7, #8]
 800471a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40010000 	.word	0x40010000
 8004740:	40000400 	.word	0x40000400
 8004744:	40000800 	.word	0x40000800
 8004748:	40000c00 	.word	0x40000c00
 800474c:	40010400 	.word	0x40010400
 8004750:	40014000 	.word	0x40014000
 8004754:	40001800 	.word	0x40001800

08004758 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004762:	2300      	movs	r3, #0
 8004764:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004770:	2302      	movs	r3, #2
 8004772:	e03d      	b.n	80047f0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	4313      	orrs	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	4313      	orrs	r3, r2
 8004796:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	4313      	orrs	r3, r2
 80047a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4313      	orrs	r3, r2
 80047b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	4313      	orrs	r3, r2
 80047c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	4313      	orrs	r3, r2
 80047dc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2200      	movs	r2, #0
 80047ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fa:	4770      	bx	lr

080047fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004810:	b480      	push	{r7}
 8004812:	b083      	sub	sp, #12
 8004814:	af00      	add	r7, sp, #0
 8004816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004818:	bf00      	nop
 800481a:	370c      	adds	r7, #12
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e03f      	b.n	80048b6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f006 fcaa 	bl	800b1a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2224      	movs	r2, #36	; 0x24
 8004854:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6812      	ldr	r2, [r2, #0]
 8004860:	68d2      	ldr	r2, [r2, #12]
 8004862:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004866:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 fc2d 	bl	80050c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	6812      	ldr	r2, [r2, #0]
 8004876:	6912      	ldr	r2, [r2, #16]
 8004878:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800487c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	6812      	ldr	r2, [r2, #0]
 8004886:	6952      	ldr	r2, [r2, #20]
 8004888:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800488c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6812      	ldr	r2, [r2, #0]
 8004896:	68d2      	ldr	r2, [r2, #12]
 8004898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800489c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}
	...

080048c0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b086      	sub	sp, #24
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	60f8      	str	r0, [r7, #12]
 80048c8:	60b9      	str	r1, [r7, #8]
 80048ca:	4613      	mov	r3, r2
 80048cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048d4:	b2db      	uxtb	r3, r3
 80048d6:	2b20      	cmp	r3, #32
 80048d8:	d153      	bne.n	8004982 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d002      	beq.n	80048e6 <HAL_UART_Transmit_DMA+0x26>
 80048e0:	88fb      	ldrh	r3, [r7, #6]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d101      	bne.n	80048ea <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80048e6:	2301      	movs	r3, #1
 80048e8:	e04c      	b.n	8004984 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d101      	bne.n	80048f8 <HAL_UART_Transmit_DMA+0x38>
 80048f4:	2302      	movs	r3, #2
 80048f6:	e045      	b.n	8004984 <HAL_UART_Transmit_DMA+0xc4>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	88fa      	ldrh	r2, [r7, #6]
 800490a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	88fa      	ldrh	r2, [r7, #6]
 8004910:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2200      	movs	r2, #0
 8004916:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2221      	movs	r2, #33	; 0x21
 800491c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004924:	4a19      	ldr	r2, [pc, #100]	; (800498c <HAL_UART_Transmit_DMA+0xcc>)
 8004926:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800492c:	4a18      	ldr	r2, [pc, #96]	; (8004990 <HAL_UART_Transmit_DMA+0xd0>)
 800492e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004934:	4a17      	ldr	r2, [pc, #92]	; (8004994 <HAL_UART_Transmit_DMA+0xd4>)
 8004936:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493c:	2200      	movs	r2, #0
 800493e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8004940:	f107 0308 	add.w	r3, r7, #8
 8004944:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	6819      	ldr	r1, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	3304      	adds	r3, #4
 8004954:	461a      	mov	r2, r3
 8004956:	88fb      	ldrh	r3, [r7, #6]
 8004958:	f7fd f810 	bl	800197c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004964:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68fa      	ldr	r2, [r7, #12]
 8004974:	6812      	ldr	r2, [r2, #0]
 8004976:	6952      	ldr	r2, [r2, #20]
 8004978:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800497c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800497e:	2300      	movs	r3, #0
 8004980:	e000      	b.n	8004984 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8004982:	2302      	movs	r3, #2
  }
}
 8004984:	4618      	mov	r0, r3
 8004986:	3718      	adds	r7, #24
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	08004cd5 	.word	0x08004cd5
 8004990:	08004d27 	.word	0x08004d27
 8004994:	08004dc7 	.word	0x08004dc7

08004998 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b086      	sub	sp, #24
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	4613      	mov	r3, r2
 80049a4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b20      	cmp	r3, #32
 80049b0:	d166      	bne.n	8004a80 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d002      	beq.n	80049be <HAL_UART_Receive_DMA+0x26>
 80049b8:	88fb      	ldrh	r3, [r7, #6]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d101      	bne.n	80049c2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e05f      	b.n	8004a82 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049c8:	2b01      	cmp	r3, #1
 80049ca:	d101      	bne.n	80049d0 <HAL_UART_Receive_DMA+0x38>
 80049cc:	2302      	movs	r3, #2
 80049ce:	e058      	b.n	8004a82 <HAL_UART_Receive_DMA+0xea>
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	88fa      	ldrh	r2, [r7, #6]
 80049e2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	2200      	movs	r2, #0
 80049e8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2222      	movs	r2, #34	; 0x22
 80049ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049f6:	4a25      	ldr	r2, [pc, #148]	; (8004a8c <HAL_UART_Receive_DMA+0xf4>)
 80049f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049fe:	4a24      	ldr	r2, [pc, #144]	; (8004a90 <HAL_UART_Receive_DMA+0xf8>)
 8004a00:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a06:	4a23      	ldr	r2, [pc, #140]	; (8004a94 <HAL_UART_Receive_DMA+0xfc>)
 8004a08:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a0e:	2200      	movs	r2, #0
 8004a10:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8004a12:	f107 0308 	add.w	r3, r7, #8
 8004a16:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	3304      	adds	r3, #4
 8004a22:	4619      	mov	r1, r3
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	88fb      	ldrh	r3, [r7, #6]
 8004a2a:	f7fc ffa7 	bl	800197c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004a2e:	2300      	movs	r3, #0
 8004a30:	613b      	str	r3, [r7, #16]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	613b      	str	r3, [r7, #16]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2200      	movs	r2, #0
 8004a48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	68fa      	ldr	r2, [r7, #12]
 8004a52:	6812      	ldr	r2, [r2, #0]
 8004a54:	68d2      	ldr	r2, [r2, #12]
 8004a56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a5a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	6812      	ldr	r2, [r2, #0]
 8004a64:	6952      	ldr	r2, [r2, #20]
 8004a66:	f042 0201 	orr.w	r2, r2, #1
 8004a6a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	68fa      	ldr	r2, [r7, #12]
 8004a72:	6812      	ldr	r2, [r2, #0]
 8004a74:	6952      	ldr	r2, [r2, #20]
 8004a76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004a7a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e000      	b.n	8004a82 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8004a80:	2302      	movs	r3, #2
  }
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3718      	adds	r7, #24
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	08004d43 	.word	0x08004d43
 8004a90:	08004dab 	.word	0x08004dab
 8004a94:	08004dc7 	.word	0x08004dc7

08004a98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b088      	sub	sp, #32
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68db      	ldr	r3, [r3, #12]
 8004aae:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	f003 030f 	and.w	r3, r3, #15
 8004ac6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10d      	bne.n	8004aea <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ace:	69fb      	ldr	r3, [r7, #28]
 8004ad0:	f003 0320 	and.w	r3, r3, #32
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_UART_IRQHandler+0x52>
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	f003 0320 	and.w	r3, r3, #32
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d003      	beq.n	8004aea <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 fa6e 	bl	8004fc4 <UART_Receive_IT>
      return;
 8004ae8:	e0d1      	b.n	8004c8e <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f000 80b0 	beq.w	8004c52 <HAL_UART_IRQHandler+0x1ba>
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	f003 0301 	and.w	r3, r3, #1
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d105      	bne.n	8004b08 <HAL_UART_IRQHandler+0x70>
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	f000 80a5 	beq.w	8004c52 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <HAL_UART_IRQHandler+0x90>
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d005      	beq.n	8004b28 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b20:	f043 0201 	orr.w	r2, r3, #1
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b28:	69fb      	ldr	r3, [r7, #28]
 8004b2a:	f003 0304 	and.w	r3, r3, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00a      	beq.n	8004b48 <HAL_UART_IRQHandler+0xb0>
 8004b32:	697b      	ldr	r3, [r7, #20]
 8004b34:	f003 0301 	and.w	r3, r3, #1
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d005      	beq.n	8004b48 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b40:	f043 0202 	orr.w	r2, r3, #2
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d00a      	beq.n	8004b68 <HAL_UART_IRQHandler+0xd0>
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f003 0301 	and.w	r3, r3, #1
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b60:	f043 0204 	orr.w	r2, r3, #4
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00f      	beq.n	8004b92 <HAL_UART_IRQHandler+0xfa>
 8004b72:	69bb      	ldr	r3, [r7, #24]
 8004b74:	f003 0320 	and.w	r3, r3, #32
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d104      	bne.n	8004b86 <HAL_UART_IRQHandler+0xee>
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	f003 0301 	and.w	r3, r3, #1
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d005      	beq.n	8004b92 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8a:	f043 0208 	orr.w	r2, r3, #8
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d078      	beq.n	8004c8c <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	f003 0320 	and.w	r3, r3, #32
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d007      	beq.n	8004bb4 <HAL_UART_IRQHandler+0x11c>
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	f003 0320 	and.w	r3, r3, #32
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fa08 	bl	8004fc4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	695b      	ldr	r3, [r3, #20]
 8004bba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bbe:	2b40      	cmp	r3, #64	; 0x40
 8004bc0:	bf0c      	ite	eq
 8004bc2:	2301      	moveq	r3, #1
 8004bc4:	2300      	movne	r3, #0
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bce:	f003 0308 	and.w	r3, r3, #8
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d102      	bne.n	8004bdc <HAL_UART_IRQHandler+0x144>
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d031      	beq.n	8004c40 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f952 	bl	8004e86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	695b      	ldr	r3, [r3, #20]
 8004be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bec:	2b40      	cmp	r3, #64	; 0x40
 8004bee:	d123      	bne.n	8004c38 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	6952      	ldr	r2, [r2, #20]
 8004bfa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bfe:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d013      	beq.n	8004c30 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c0c:	4a21      	ldr	r2, [pc, #132]	; (8004c94 <HAL_UART_IRQHandler+0x1fc>)
 8004c0e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c14:	4618      	mov	r0, r3
 8004c16:	f7fc ff09 	bl	8001a2c <HAL_DMA_Abort_IT>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d016      	beq.n	8004c4e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004c2a:	4610      	mov	r0, r2
 8004c2c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c2e:	e00e      	b.n	8004c4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f004 fda1 	bl	8009778 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c36:	e00a      	b.n	8004c4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f004 fd9d 	bl	8009778 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c3e:	e006      	b.n	8004c4e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f004 fd99 	bl	8009778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004c4c:	e01e      	b.n	8004c8c <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c4e:	bf00      	nop
    return;
 8004c50:	e01c      	b.n	8004c8c <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d008      	beq.n	8004c6e <HAL_UART_IRQHandler+0x1d6>
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	f000 f93f 	bl	8004eea <UART_Transmit_IT>
    return;
 8004c6c:	e00f      	b.n	8004c8e <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00a      	beq.n	8004c8e <HAL_UART_IRQHandler+0x1f6>
 8004c78:	69bb      	ldr	r3, [r7, #24]
 8004c7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d005      	beq.n	8004c8e <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f986 	bl	8004f94 <UART_EndTransmit_IT>
    return;
 8004c88:	bf00      	nop
 8004c8a:	e000      	b.n	8004c8e <HAL_UART_IRQHandler+0x1f6>
    return;
 8004c8c:	bf00      	nop
  }
}
 8004c8e:	3720      	adds	r7, #32
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	08004ec3 	.word	0x08004ec3

08004c98 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ce0:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d113      	bne.n	8004d18 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	6812      	ldr	r2, [r2, #0]
 8004cfe:	6952      	ldr	r2, [r2, #20]
 8004d00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d04:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	68fa      	ldr	r2, [r7, #12]
 8004d0c:	6812      	ldr	r2, [r2, #0]
 8004d0e:	68d2      	ldr	r2, [r2, #12]
 8004d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d14:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004d16:	e002      	b.n	8004d1e <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f004 fe91 	bl	8009a40 <HAL_UART_TxCpltCallback>
}
 8004d1e:	bf00      	nop
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004d26:	b580      	push	{r7, lr}
 8004d28:	b084      	sub	sp, #16
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d32:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004d34:	68f8      	ldr	r0, [r7, #12]
 8004d36:	f7ff ffaf 	bl	8004c98 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d3a:	bf00      	nop
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b084      	sub	sp, #16
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d11e      	bne.n	8004d9c <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68fa      	ldr	r2, [r7, #12]
 8004d6a:	6812      	ldr	r2, [r2, #0]
 8004d6c:	68d2      	ldr	r2, [r2, #12]
 8004d6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d72:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	6812      	ldr	r2, [r2, #0]
 8004d7c:	6952      	ldr	r2, [r2, #20]
 8004d7e:	f022 0201 	bic.w	r2, r2, #1
 8004d82:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68fa      	ldr	r2, [r7, #12]
 8004d8a:	6812      	ldr	r2, [r2, #0]
 8004d8c:	6952      	ldr	r2, [r2, #20]
 8004d8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d92:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2220      	movs	r2, #32
 8004d98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f7ff ff85 	bl	8004cac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004da2:	bf00      	nop
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}

08004daa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004daa:	b580      	push	{r7, lr}
 8004dac:	b084      	sub	sp, #16
 8004dae:	af00      	add	r7, sp, #0
 8004db0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8004db8:	68f8      	ldr	r0, [r7, #12]
 8004dba:	f7ff ff81 	bl	8004cc0 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dbe:	bf00      	nop
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}

08004dc6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004dc6:	b580      	push	{r7, lr}
 8004dc8:	b084      	sub	sp, #16
 8004dca:	af00      	add	r7, sp, #0
 8004dcc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695b      	ldr	r3, [r3, #20]
 8004dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004de2:	2b80      	cmp	r3, #128	; 0x80
 8004de4:	bf0c      	ite	eq
 8004de6:	2301      	moveq	r3, #1
 8004de8:	2300      	movne	r3, #0
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	2b21      	cmp	r3, #33	; 0x21
 8004df8:	d108      	bne.n	8004e0c <UART_DMAError+0x46>
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d005      	beq.n	8004e0c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2200      	movs	r2, #0
 8004e04:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8004e06:	68b8      	ldr	r0, [r7, #8]
 8004e08:	f000 f827 	bl	8004e5a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	695b      	ldr	r3, [r3, #20]
 8004e12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e16:	2b40      	cmp	r3, #64	; 0x40
 8004e18:	bf0c      	ite	eq
 8004e1a:	2301      	moveq	r3, #1
 8004e1c:	2300      	movne	r3, #0
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004e22:	68bb      	ldr	r3, [r7, #8]
 8004e24:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	2b22      	cmp	r3, #34	; 0x22
 8004e2c:	d108      	bne.n	8004e40 <UART_DMAError+0x7a>
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	2200      	movs	r2, #0
 8004e38:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8004e3a:	68b8      	ldr	r0, [r7, #8]
 8004e3c:	f000 f823 	bl	8004e86 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e44:	f043 0210 	orr.w	r2, r3, #16
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e4c:	68b8      	ldr	r0, [r7, #8]
 8004e4e:	f004 fc93 	bl	8009778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e52:	bf00      	nop
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	6812      	ldr	r2, [r2, #0]
 8004e6a:	68d2      	ldr	r2, [r2, #12]
 8004e6c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004e70:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2220      	movs	r2, #32
 8004e76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8004e7a:	bf00      	nop
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr

08004e86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e86:	b480      	push	{r7}
 8004e88:	b083      	sub	sp, #12
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	687a      	ldr	r2, [r7, #4]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	68d2      	ldr	r2, [r2, #12]
 8004e98:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004e9c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	6952      	ldr	r2, [r2, #20]
 8004ea8:	f022 0201 	bic.w	r2, r2, #1
 8004eac:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2220      	movs	r2, #32
 8004eb2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004eb6:	bf00      	nop
 8004eb8:	370c      	adds	r7, #12
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr

08004ec2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ec2:	b580      	push	{r7, lr}
 8004ec4:	b084      	sub	sp, #16
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ece:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f004 fc4b 	bl	8009778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ee2:	bf00      	nop
 8004ee4:	3710      	adds	r7, #16
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}

08004eea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004eea:	b480      	push	{r7}
 8004eec:	b085      	sub	sp, #20
 8004eee:	af00      	add	r7, sp, #0
 8004ef0:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004ef8:	b2db      	uxtb	r3, r3
 8004efa:	2b21      	cmp	r3, #33	; 0x21
 8004efc:	d143      	bne.n	8004f86 <UART_Transmit_IT+0x9c>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f06:	d119      	bne.n	8004f3c <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68fa      	ldr	r2, [r7, #12]
 8004f14:	8812      	ldrh	r2, [r2, #0]
 8004f16:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f1a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	691b      	ldr	r3, [r3, #16]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d105      	bne.n	8004f30 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a1b      	ldr	r3, [r3, #32]
 8004f28:	1c9a      	adds	r2, r3, #2
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	621a      	str	r2, [r3, #32]
 8004f2e:	e00e      	b.n	8004f4e <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a1b      	ldr	r3, [r3, #32]
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	621a      	str	r2, [r3, #32]
 8004f3a:	e008      	b.n	8004f4e <UART_Transmit_IT+0x64>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6a1b      	ldr	r3, [r3, #32]
 8004f44:	1c58      	adds	r0, r3, #1
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	6208      	str	r0, [r1, #32]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	3b01      	subs	r3, #1
 8004f56:	b29b      	uxth	r3, r3
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	4619      	mov	r1, r3
 8004f5c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d10f      	bne.n	8004f82 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	6812      	ldr	r2, [r2, #0]
 8004f6a:	68d2      	ldr	r2, [r2, #12]
 8004f6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	687a      	ldr	r2, [r7, #4]
 8004f78:	6812      	ldr	r2, [r2, #0]
 8004f7a:	68d2      	ldr	r2, [r2, #12]
 8004f7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004f82:	2300      	movs	r3, #0
 8004f84:	e000      	b.n	8004f88 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
  }
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3714      	adds	r7, #20
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	6812      	ldr	r2, [r2, #0]
 8004fa4:	68d2      	ldr	r2, [r2, #12]
 8004fa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004faa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f004 fd43 	bl	8009a40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3708      	adds	r7, #8
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b22      	cmp	r3, #34	; 0x22
 8004fd6:	d171      	bne.n	80050bc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	689b      	ldr	r3, [r3, #8]
 8004fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fe0:	d123      	bne.n	800502a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fe6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	691b      	ldr	r3, [r3, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d10e      	bne.n	800500e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005006:	1c9a      	adds	r2, r3, #2
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	629a      	str	r2, [r3, #40]	; 0x28
 800500c:	e029      	b.n	8005062 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	b29b      	uxth	r3, r3
 8005016:	b2db      	uxtb	r3, r3
 8005018:	b29a      	uxth	r2, r3
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005022:	1c5a      	adds	r2, r3, #1
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	629a      	str	r2, [r3, #40]	; 0x28
 8005028:	e01b      	b.n	8005062 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d10a      	bne.n	8005048 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005036:	1c59      	adds	r1, r3, #1
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6291      	str	r1, [r2, #40]	; 0x28
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	6812      	ldr	r2, [r2, #0]
 8005040:	6852      	ldr	r2, [r2, #4]
 8005042:	b2d2      	uxtb	r2, r2
 8005044:	701a      	strb	r2, [r3, #0]
 8005046:	e00c      	b.n	8005062 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800504c:	1c59      	adds	r1, r3, #1
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6291      	str	r1, [r2, #40]	; 0x28
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	6812      	ldr	r2, [r2, #0]
 8005056:	6852      	ldr	r2, [r2, #4]
 8005058:	b2d2      	uxtb	r2, r2
 800505a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005066:	b29b      	uxth	r3, r3
 8005068:	3b01      	subs	r3, #1
 800506a:	b29b      	uxth	r3, r3
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	4619      	mov	r1, r3
 8005070:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005072:	2b00      	cmp	r3, #0
 8005074:	d120      	bne.n	80050b8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6812      	ldr	r2, [r2, #0]
 800507e:	68d2      	ldr	r2, [r2, #12]
 8005080:	f022 0220 	bic.w	r2, r2, #32
 8005084:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	687a      	ldr	r2, [r7, #4]
 800508c:	6812      	ldr	r2, [r2, #0]
 800508e:	68d2      	ldr	r2, [r2, #12]
 8005090:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005094:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6812      	ldr	r2, [r2, #0]
 800509e:	6952      	ldr	r2, [r2, #20]
 80050a0:	f022 0201 	bic.w	r2, r2, #1
 80050a4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2220      	movs	r2, #32
 80050aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f7ff fdfc 	bl	8004cac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80050b4:	2300      	movs	r3, #0
 80050b6:	e002      	b.n	80050be <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80050b8:	2300      	movs	r3, #0
 80050ba:	e000      	b.n	80050be <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80050bc:	2302      	movs	r3, #2
  }
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3710      	adds	r7, #16
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
	...

080050c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050cc:	b0a3      	sub	sp, #140	; 0x8c
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	67f8      	str	r0, [r7, #124]	; 0x7c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80050d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050d4:	6819      	ldr	r1, [r3, #0]
 80050d6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80050e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	4313      	orrs	r3, r2
 80050e6:	610b      	str	r3, [r1, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80050e8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050ea:	689a      	ldr	r2, [r3, #8]
 80050ec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050ee:	691b      	ldr	r3, [r3, #16]
 80050f0:	431a      	orrs	r2, r3
 80050f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	431a      	orrs	r2, r3
 80050f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  MODIFY_REG(huart->Instance->CR1,
 8005102:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005104:	6819      	ldr	r1, [r3, #0]
 8005106:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f423 4216 	bic.w	r2, r3, #38400	; 0x9600
 8005110:	f022 020c 	bic.w	r2, r2, #12
 8005114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005118:	4313      	orrs	r3, r2
 800511a:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800511c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800511e:	6819      	ldr	r1, [r3, #0]
 8005120:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800512a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800512c:	699b      	ldr	r3, [r3, #24]
 800512e:	4313      	orrs	r3, r2
 8005130:	614b      	str	r3, [r1, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005132:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800513a:	f040 8171 	bne.w	8005420 <UART_SetConfig+0x358>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800513e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4ab4      	ldr	r2, [pc, #720]	; (8005414 <UART_SetConfig+0x34c>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d005      	beq.n	8005154 <UART_SetConfig+0x8c>
 8005148:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4ab2      	ldr	r2, [pc, #712]	; (8005418 <UART_SetConfig+0x350>)
 800514e:	4293      	cmp	r3, r2
 8005150:	f040 80b1 	bne.w	80052b6 <UART_SetConfig+0x1ee>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005154:	f7fd fb60 	bl	8002818 <HAL_RCC_GetPCLK2Freq>
 8005158:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800515c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800515e:	681d      	ldr	r5, [r3, #0]
 8005160:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005164:	4619      	mov	r1, r3
 8005166:	f04f 0200 	mov.w	r2, #0
 800516a:	460b      	mov	r3, r1
 800516c:	4614      	mov	r4, r2
 800516e:	18db      	adds	r3, r3, r3
 8005170:	eb44 0404 	adc.w	r4, r4, r4
 8005174:	185b      	adds	r3, r3, r1
 8005176:	eb44 0402 	adc.w	r4, r4, r2
 800517a:	00e0      	lsls	r0, r4, #3
 800517c:	6478      	str	r0, [r7, #68]	; 0x44
 800517e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8005180:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005184:	6478      	str	r0, [r7, #68]	; 0x44
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	643b      	str	r3, [r7, #64]	; 0x40
 800518a:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800518e:	eb13 0801 	adds.w	r8, r3, r1
 8005192:	eb44 0902 	adc.w	r9, r4, r2
 8005196:	4640      	mov	r0, r8
 8005198:	4649      	mov	r1, r9
 800519a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f04f 0400 	mov.w	r4, #0
 80051a2:	18db      	adds	r3, r3, r3
 80051a4:	eb44 0404 	adc.w	r4, r4, r4
 80051a8:	461a      	mov	r2, r3
 80051aa:	4623      	mov	r3, r4
 80051ac:	f7fb fd98 	bl	8000ce0 <__aeabi_uldivmod>
 80051b0:	4603      	mov	r3, r0
 80051b2:	460c      	mov	r4, r1
 80051b4:	461a      	mov	r2, r3
 80051b6:	4b99      	ldr	r3, [pc, #612]	; (800541c <UART_SetConfig+0x354>)
 80051b8:	fba3 2302 	umull	r2, r3, r3, r2
 80051bc:	095b      	lsrs	r3, r3, #5
 80051be:	011e      	lsls	r6, r3, #4
 80051c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80051c4:	4619      	mov	r1, r3
 80051c6:	f04f 0200 	mov.w	r2, #0
 80051ca:	460b      	mov	r3, r1
 80051cc:	4614      	mov	r4, r2
 80051ce:	18db      	adds	r3, r3, r3
 80051d0:	eb44 0404 	adc.w	r4, r4, r4
 80051d4:	185b      	adds	r3, r3, r1
 80051d6:	eb44 0402 	adc.w	r4, r4, r2
 80051da:	00e0      	lsls	r0, r4, #3
 80051dc:	63f8      	str	r0, [r7, #60]	; 0x3c
 80051de:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80051e0:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80051e4:	63f8      	str	r0, [r7, #60]	; 0x3c
 80051e6:	00db      	lsls	r3, r3, #3
 80051e8:	63bb      	str	r3, [r7, #56]	; 0x38
 80051ea:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80051ee:	eb13 0801 	adds.w	r8, r3, r1
 80051f2:	eb44 0902 	adc.w	r9, r4, r2
 80051f6:	4640      	mov	r0, r8
 80051f8:	4649      	mov	r1, r9
 80051fa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f04f 0400 	mov.w	r4, #0
 8005202:	18db      	adds	r3, r3, r3
 8005204:	eb44 0404 	adc.w	r4, r4, r4
 8005208:	461a      	mov	r2, r3
 800520a:	4623      	mov	r3, r4
 800520c:	f7fb fd68 	bl	8000ce0 <__aeabi_uldivmod>
 8005210:	4603      	mov	r3, r0
 8005212:	460c      	mov	r4, r1
 8005214:	461a      	mov	r2, r3
 8005216:	4b81      	ldr	r3, [pc, #516]	; (800541c <UART_SetConfig+0x354>)
 8005218:	fba3 1302 	umull	r1, r3, r3, r2
 800521c:	095b      	lsrs	r3, r3, #5
 800521e:	2164      	movs	r1, #100	; 0x64
 8005220:	fb01 f303 	mul.w	r3, r1, r3
 8005224:	1ad3      	subs	r3, r2, r3
 8005226:	00db      	lsls	r3, r3, #3
 8005228:	3332      	adds	r3, #50	; 0x32
 800522a:	4a7c      	ldr	r2, [pc, #496]	; (800541c <UART_SetConfig+0x354>)
 800522c:	fba2 2303 	umull	r2, r3, r2, r3
 8005230:	095b      	lsrs	r3, r3, #5
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005238:	441e      	add	r6, r3
 800523a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800523e:	4619      	mov	r1, r3
 8005240:	f04f 0200 	mov.w	r2, #0
 8005244:	460b      	mov	r3, r1
 8005246:	4614      	mov	r4, r2
 8005248:	18db      	adds	r3, r3, r3
 800524a:	eb44 0404 	adc.w	r4, r4, r4
 800524e:	185b      	adds	r3, r3, r1
 8005250:	eb44 0402 	adc.w	r4, r4, r2
 8005254:	00e0      	lsls	r0, r4, #3
 8005256:	6378      	str	r0, [r7, #52]	; 0x34
 8005258:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800525a:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 800525e:	6378      	str	r0, [r7, #52]	; 0x34
 8005260:	00db      	lsls	r3, r3, #3
 8005262:	633b      	str	r3, [r7, #48]	; 0x30
 8005264:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005268:	eb13 0801 	adds.w	r8, r3, r1
 800526c:	eb44 0902 	adc.w	r9, r4, r2
 8005270:	4640      	mov	r0, r8
 8005272:	4649      	mov	r1, r9
 8005274:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005276:	685b      	ldr	r3, [r3, #4]
 8005278:	f04f 0400 	mov.w	r4, #0
 800527c:	18db      	adds	r3, r3, r3
 800527e:	eb44 0404 	adc.w	r4, r4, r4
 8005282:	461a      	mov	r2, r3
 8005284:	4623      	mov	r3, r4
 8005286:	f7fb fd2b 	bl	8000ce0 <__aeabi_uldivmod>
 800528a:	4603      	mov	r3, r0
 800528c:	460c      	mov	r4, r1
 800528e:	461a      	mov	r2, r3
 8005290:	4b62      	ldr	r3, [pc, #392]	; (800541c <UART_SetConfig+0x354>)
 8005292:	fba3 1302 	umull	r1, r3, r3, r2
 8005296:	095b      	lsrs	r3, r3, #5
 8005298:	2164      	movs	r1, #100	; 0x64
 800529a:	fb01 f303 	mul.w	r3, r1, r3
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	3332      	adds	r3, #50	; 0x32
 80052a4:	4a5d      	ldr	r2, [pc, #372]	; (800541c <UART_SetConfig+0x354>)
 80052a6:	fba2 2303 	umull	r2, r3, r2, r3
 80052aa:	095b      	lsrs	r3, r3, #5
 80052ac:	f003 0307 	and.w	r3, r3, #7
 80052b0:	4433      	add	r3, r6
 80052b2:	60ab      	str	r3, [r5, #8]
 80052b4:	e240      	b.n	8005738 <UART_SetConfig+0x670>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80052b6:	f7fd fa9b 	bl	80027f0 <HAL_RCC_GetPCLK1Freq>
 80052ba:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80052be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	673a      	str	r2, [r7, #112]	; 0x70
 80052c4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80052c8:	4619      	mov	r1, r3
 80052ca:	f04f 0200 	mov.w	r2, #0
 80052ce:	460b      	mov	r3, r1
 80052d0:	4614      	mov	r4, r2
 80052d2:	18db      	adds	r3, r3, r3
 80052d4:	eb44 0404 	adc.w	r4, r4, r4
 80052d8:	185b      	adds	r3, r3, r1
 80052da:	eb44 0402 	adc.w	r4, r4, r2
 80052de:	00e0      	lsls	r0, r4, #3
 80052e0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80052e2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80052e4:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80052e8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80052ea:	00db      	lsls	r3, r3, #3
 80052ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80052ee:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 80052f2:	185d      	adds	r5, r3, r1
 80052f4:	eb44 0602 	adc.w	r6, r4, r2
 80052f8:	4628      	mov	r0, r5
 80052fa:	4631      	mov	r1, r6
 80052fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f04f 0400 	mov.w	r4, #0
 8005304:	18db      	adds	r3, r3, r3
 8005306:	eb44 0404 	adc.w	r4, r4, r4
 800530a:	461a      	mov	r2, r3
 800530c:	4623      	mov	r3, r4
 800530e:	f7fb fce7 	bl	8000ce0 <__aeabi_uldivmod>
 8005312:	4603      	mov	r3, r0
 8005314:	460c      	mov	r4, r1
 8005316:	461a      	mov	r2, r3
 8005318:	4b40      	ldr	r3, [pc, #256]	; (800541c <UART_SetConfig+0x354>)
 800531a:	fba3 2302 	umull	r2, r3, r3, r2
 800531e:	095b      	lsrs	r3, r3, #5
 8005320:	011e      	lsls	r6, r3, #4
 8005322:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005326:	4619      	mov	r1, r3
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	460b      	mov	r3, r1
 800532e:	4614      	mov	r4, r2
 8005330:	18db      	adds	r3, r3, r3
 8005332:	eb44 0404 	adc.w	r4, r4, r4
 8005336:	185b      	adds	r3, r3, r1
 8005338:	eb44 0402 	adc.w	r4, r4, r2
 800533c:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
 8005340:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
 8005344:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 8005348:	4653      	mov	r3, sl
 800534a:	465c      	mov	r4, fp
 800534c:	eb13 0a01 	adds.w	sl, r3, r1
 8005350:	eb44 0b02 	adc.w	fp, r4, r2
 8005354:	4650      	mov	r0, sl
 8005356:	4659      	mov	r1, fp
 8005358:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f04f 0400 	mov.w	r4, #0
 8005360:	18db      	adds	r3, r3, r3
 8005362:	eb44 0404 	adc.w	r4, r4, r4
 8005366:	461a      	mov	r2, r3
 8005368:	4623      	mov	r3, r4
 800536a:	f7fb fcb9 	bl	8000ce0 <__aeabi_uldivmod>
 800536e:	4603      	mov	r3, r0
 8005370:	460c      	mov	r4, r1
 8005372:	461a      	mov	r2, r3
 8005374:	4b29      	ldr	r3, [pc, #164]	; (800541c <UART_SetConfig+0x354>)
 8005376:	fba3 1302 	umull	r1, r3, r3, r2
 800537a:	095b      	lsrs	r3, r3, #5
 800537c:	2164      	movs	r1, #100	; 0x64
 800537e:	fb01 f303 	mul.w	r3, r1, r3
 8005382:	1ad3      	subs	r3, r2, r3
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	3332      	adds	r3, #50	; 0x32
 8005388:	4a24      	ldr	r2, [pc, #144]	; (800541c <UART_SetConfig+0x354>)
 800538a:	fba2 2303 	umull	r2, r3, r2, r3
 800538e:	095b      	lsrs	r3, r3, #5
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005396:	441e      	add	r6, r3
 8005398:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800539c:	4619      	mov	r1, r3
 800539e:	f04f 0200 	mov.w	r2, #0
 80053a2:	460b      	mov	r3, r1
 80053a4:	4614      	mov	r4, r2
 80053a6:	18db      	adds	r3, r3, r3
 80053a8:	eb44 0404 	adc.w	r4, r4, r4
 80053ac:	185b      	adds	r3, r3, r1
 80053ae:	eb44 0402 	adc.w	r4, r4, r2
 80053b2:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 80053b6:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 80053ba:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 80053be:	4643      	mov	r3, r8
 80053c0:	464c      	mov	r4, r9
 80053c2:	eb13 0801 	adds.w	r8, r3, r1
 80053c6:	eb44 0902 	adc.w	r9, r4, r2
 80053ca:	4640      	mov	r0, r8
 80053cc:	4649      	mov	r1, r9
 80053ce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	f04f 0400 	mov.w	r4, #0
 80053d6:	18db      	adds	r3, r3, r3
 80053d8:	eb44 0404 	adc.w	r4, r4, r4
 80053dc:	461a      	mov	r2, r3
 80053de:	4623      	mov	r3, r4
 80053e0:	f7fb fc7e 	bl	8000ce0 <__aeabi_uldivmod>
 80053e4:	4603      	mov	r3, r0
 80053e6:	460c      	mov	r4, r1
 80053e8:	461a      	mov	r2, r3
 80053ea:	4b0c      	ldr	r3, [pc, #48]	; (800541c <UART_SetConfig+0x354>)
 80053ec:	fba3 1302 	umull	r1, r3, r3, r2
 80053f0:	095b      	lsrs	r3, r3, #5
 80053f2:	2164      	movs	r1, #100	; 0x64
 80053f4:	fb01 f303 	mul.w	r3, r1, r3
 80053f8:	1ad3      	subs	r3, r2, r3
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	3332      	adds	r3, #50	; 0x32
 80053fe:	4a07      	ldr	r2, [pc, #28]	; (800541c <UART_SetConfig+0x354>)
 8005400:	fba2 2303 	umull	r2, r3, r2, r3
 8005404:	095b      	lsrs	r3, r3, #5
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	4433      	add	r3, r6
 800540c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800540e:	6093      	str	r3, [r2, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005410:	e192      	b.n	8005738 <UART_SetConfig+0x670>
 8005412:	bf00      	nop
 8005414:	40011000 	.word	0x40011000
 8005418:	40011400 	.word	0x40011400
 800541c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005420:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005422:	681a      	ldr	r2, [r3, #0]
 8005424:	4bc1      	ldr	r3, [pc, #772]	; (800572c <UART_SetConfig+0x664>)
 8005426:	429a      	cmp	r2, r3
 8005428:	d005      	beq.n	8005436 <UART_SetConfig+0x36e>
 800542a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	4bc0      	ldr	r3, [pc, #768]	; (8005730 <UART_SetConfig+0x668>)
 8005430:	429a      	cmp	r2, r3
 8005432:	f040 80bf 	bne.w	80055b4 <UART_SetConfig+0x4ec>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005436:	f7fd f9ef 	bl	8002818 <HAL_RCC_GetPCLK2Freq>
 800543a:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800543e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005440:	681e      	ldr	r6, [r3, #0]
 8005442:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005446:	4619      	mov	r1, r3
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	460b      	mov	r3, r1
 800544e:	4614      	mov	r4, r2
 8005450:	18db      	adds	r3, r3, r3
 8005452:	eb44 0404 	adc.w	r4, r4, r4
 8005456:	185b      	adds	r3, r3, r1
 8005458:	eb44 0402 	adc.w	r4, r4, r2
 800545c:	00e0      	lsls	r0, r4, #3
 800545e:	6278      	str	r0, [r7, #36]	; 0x24
 8005460:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005462:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005466:	6278      	str	r0, [r7, #36]	; 0x24
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	623b      	str	r3, [r7, #32]
 800546c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005470:	eb13 0801 	adds.w	r8, r3, r1
 8005474:	eb44 0902 	adc.w	r9, r4, r2
 8005478:	4640      	mov	r0, r8
 800547a:	4649      	mov	r1, r9
 800547c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f04f 0400 	mov.w	r4, #0
 8005484:	00a2      	lsls	r2, r4, #2
 8005486:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005488:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800548a:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800548e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	65bb      	str	r3, [r7, #88]	; 0x58
 8005494:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005498:	f7fb fc22 	bl	8000ce0 <__aeabi_uldivmod>
 800549c:	4603      	mov	r3, r0
 800549e:	460c      	mov	r4, r1
 80054a0:	461a      	mov	r2, r3
 80054a2:	4ba4      	ldr	r3, [pc, #656]	; (8005734 <UART_SetConfig+0x66c>)
 80054a4:	fba3 2302 	umull	r2, r3, r3, r2
 80054a8:	095b      	lsrs	r3, r3, #5
 80054aa:	011d      	lsls	r5, r3, #4
 80054ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80054b0:	4619      	mov	r1, r3
 80054b2:	f04f 0200 	mov.w	r2, #0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4614      	mov	r4, r2
 80054ba:	18db      	adds	r3, r3, r3
 80054bc:	eb44 0404 	adc.w	r4, r4, r4
 80054c0:	185b      	adds	r3, r3, r1
 80054c2:	eb44 0402 	adc.w	r4, r4, r2
 80054c6:	00e0      	lsls	r0, r4, #3
 80054c8:	61f8      	str	r0, [r7, #28]
 80054ca:	69f8      	ldr	r0, [r7, #28]
 80054cc:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80054d0:	61f8      	str	r0, [r7, #28]
 80054d2:	00db      	lsls	r3, r3, #3
 80054d4:	61bb      	str	r3, [r7, #24]
 80054d6:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80054da:	eb13 0801 	adds.w	r8, r3, r1
 80054de:	eb44 0902 	adc.w	r9, r4, r2
 80054e2:	4640      	mov	r0, r8
 80054e4:	4649      	mov	r1, r9
 80054e6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	f04f 0400 	mov.w	r4, #0
 80054ee:	00a2      	lsls	r2, r4, #2
 80054f0:	657a      	str	r2, [r7, #84]	; 0x54
 80054f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80054f4:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80054f8:	657a      	str	r2, [r7, #84]	; 0x54
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	653b      	str	r3, [r7, #80]	; 0x50
 80054fe:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005502:	f7fb fbed 	bl	8000ce0 <__aeabi_uldivmod>
 8005506:	4603      	mov	r3, r0
 8005508:	460c      	mov	r4, r1
 800550a:	461a      	mov	r2, r3
 800550c:	4b89      	ldr	r3, [pc, #548]	; (8005734 <UART_SetConfig+0x66c>)
 800550e:	fba3 1302 	umull	r1, r3, r3, r2
 8005512:	095b      	lsrs	r3, r3, #5
 8005514:	2164      	movs	r1, #100	; 0x64
 8005516:	fb01 f303 	mul.w	r3, r1, r3
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	011b      	lsls	r3, r3, #4
 800551e:	3332      	adds	r3, #50	; 0x32
 8005520:	4a84      	ldr	r2, [pc, #528]	; (8005734 <UART_SetConfig+0x66c>)
 8005522:	fba2 2303 	umull	r2, r3, r2, r3
 8005526:	095b      	lsrs	r3, r3, #5
 8005528:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800552c:	441d      	add	r5, r3
 800552e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005532:	4619      	mov	r1, r3
 8005534:	f04f 0200 	mov.w	r2, #0
 8005538:	460b      	mov	r3, r1
 800553a:	4614      	mov	r4, r2
 800553c:	18db      	adds	r3, r3, r3
 800553e:	eb44 0404 	adc.w	r4, r4, r4
 8005542:	185b      	adds	r3, r3, r1
 8005544:	eb44 0402 	adc.w	r4, r4, r2
 8005548:	00e0      	lsls	r0, r4, #3
 800554a:	6178      	str	r0, [r7, #20]
 800554c:	6978      	ldr	r0, [r7, #20]
 800554e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005552:	6178      	str	r0, [r7, #20]
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 800555c:	eb13 0801 	adds.w	r8, r3, r1
 8005560:	eb44 0902 	adc.w	r9, r4, r2
 8005564:	4640      	mov	r0, r8
 8005566:	4649      	mov	r1, r9
 8005568:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	f04f 0400 	mov.w	r4, #0
 8005570:	00a2      	lsls	r2, r4, #2
 8005572:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005574:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005576:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 800557a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005580:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005584:	f7fb fbac 	bl	8000ce0 <__aeabi_uldivmod>
 8005588:	4603      	mov	r3, r0
 800558a:	460c      	mov	r4, r1
 800558c:	461a      	mov	r2, r3
 800558e:	4b69      	ldr	r3, [pc, #420]	; (8005734 <UART_SetConfig+0x66c>)
 8005590:	fba3 1302 	umull	r1, r3, r3, r2
 8005594:	095b      	lsrs	r3, r3, #5
 8005596:	2164      	movs	r1, #100	; 0x64
 8005598:	fb01 f303 	mul.w	r3, r1, r3
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	011b      	lsls	r3, r3, #4
 80055a0:	3332      	adds	r3, #50	; 0x32
 80055a2:	4a64      	ldr	r2, [pc, #400]	; (8005734 <UART_SetConfig+0x66c>)
 80055a4:	fba2 2303 	umull	r2, r3, r2, r3
 80055a8:	095b      	lsrs	r3, r3, #5
 80055aa:	f003 030f 	and.w	r3, r3, #15
 80055ae:	442b      	add	r3, r5
 80055b0:	60b3      	str	r3, [r6, #8]
 80055b2:	e0c1      	b.n	8005738 <UART_SetConfig+0x670>
      pclk = HAL_RCC_GetPCLK1Freq();
 80055b4:	f7fd f91c 	bl	80027f0 <HAL_RCC_GetPCLK1Freq>
 80055b8:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80055bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	65bb      	str	r3, [r7, #88]	; 0x58
 80055c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80055c6:	4619      	mov	r1, r3
 80055c8:	f04f 0200 	mov.w	r2, #0
 80055cc:	460b      	mov	r3, r1
 80055ce:	4614      	mov	r4, r2
 80055d0:	18db      	adds	r3, r3, r3
 80055d2:	eb44 0404 	adc.w	r4, r4, r4
 80055d6:	185b      	adds	r3, r3, r1
 80055d8:	eb44 0402 	adc.w	r4, r4, r2
 80055dc:	00e6      	lsls	r6, r4, #3
 80055de:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
 80055e2:	00dd      	lsls	r5, r3, #3
 80055e4:	462b      	mov	r3, r5
 80055e6:	4634      	mov	r4, r6
 80055e8:	185d      	adds	r5, r3, r1
 80055ea:	eb44 0602 	adc.w	r6, r4, r2
 80055ee:	4628      	mov	r0, r5
 80055f0:	4631      	mov	r1, r6
 80055f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80055f4:	685b      	ldr	r3, [r3, #4]
 80055f6:	f04f 0400 	mov.w	r4, #0
 80055fa:	00a5      	lsls	r5, r4, #2
 80055fc:	677d      	str	r5, [r7, #116]	; 0x74
 80055fe:	6f7d      	ldr	r5, [r7, #116]	; 0x74
 8005600:	ea45 7593 	orr.w	r5, r5, r3, lsr #30
 8005604:	677d      	str	r5, [r7, #116]	; 0x74
 8005606:	009c      	lsls	r4, r3, #2
 8005608:	673c      	str	r4, [r7, #112]	; 0x70
 800560a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800560e:	f7fb fb67 	bl	8000ce0 <__aeabi_uldivmod>
 8005612:	4603      	mov	r3, r0
 8005614:	460c      	mov	r4, r1
 8005616:	461a      	mov	r2, r3
 8005618:	4b46      	ldr	r3, [pc, #280]	; (8005734 <UART_SetConfig+0x66c>)
 800561a:	fba3 1302 	umull	r1, r3, r3, r2
 800561e:	095b      	lsrs	r3, r3, #5
 8005620:	011d      	lsls	r5, r3, #4
 8005622:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005626:	4619      	mov	r1, r3
 8005628:	f04f 0200 	mov.w	r2, #0
 800562c:	460b      	mov	r3, r1
 800562e:	4614      	mov	r4, r2
 8005630:	18db      	adds	r3, r3, r3
 8005632:	eb44 0404 	adc.w	r4, r4, r4
 8005636:	185b      	adds	r3, r3, r1
 8005638:	eb44 0402 	adc.w	r4, r4, r2
 800563c:	00e0      	lsls	r0, r4, #3
 800563e:	60f8      	str	r0, [r7, #12]
 8005640:	68f8      	ldr	r0, [r7, #12]
 8005642:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8005646:	60f8      	str	r0, [r7, #12]
 8005648:	00d8      	lsls	r0, r3, #3
 800564a:	60b8      	str	r0, [r7, #8]
 800564c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005650:	eb13 0801 	adds.w	r8, r3, r1
 8005654:	eb44 0902 	adc.w	r9, r4, r2
 8005658:	4640      	mov	r0, r8
 800565a:	4649      	mov	r1, r9
 800565c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f04f 0400 	mov.w	r4, #0
 8005664:	00a6      	lsls	r6, r4, #2
 8005666:	66fe      	str	r6, [r7, #108]	; 0x6c
 8005668:	6efe      	ldr	r6, [r7, #108]	; 0x6c
 800566a:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 800566e:	66fe      	str	r6, [r7, #108]	; 0x6c
 8005670:	009c      	lsls	r4, r3, #2
 8005672:	66bc      	str	r4, [r7, #104]	; 0x68
 8005674:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005678:	f7fb fb32 	bl	8000ce0 <__aeabi_uldivmod>
 800567c:	4603      	mov	r3, r0
 800567e:	460c      	mov	r4, r1
 8005680:	461a      	mov	r2, r3
 8005682:	4b2c      	ldr	r3, [pc, #176]	; (8005734 <UART_SetConfig+0x66c>)
 8005684:	fba3 1302 	umull	r1, r3, r3, r2
 8005688:	095b      	lsrs	r3, r3, #5
 800568a:	2164      	movs	r1, #100	; 0x64
 800568c:	fb01 f303 	mul.w	r3, r1, r3
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	011b      	lsls	r3, r3, #4
 8005694:	3332      	adds	r3, #50	; 0x32
 8005696:	4a27      	ldr	r2, [pc, #156]	; (8005734 <UART_SetConfig+0x66c>)
 8005698:	fba2 1303 	umull	r1, r3, r2, r3
 800569c:	095b      	lsrs	r3, r3, #5
 800569e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80056a2:	441d      	add	r5, r3
 80056a4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80056a8:	4619      	mov	r1, r3
 80056aa:	f04f 0200 	mov.w	r2, #0
 80056ae:	460b      	mov	r3, r1
 80056b0:	4614      	mov	r4, r2
 80056b2:	18db      	adds	r3, r3, r3
 80056b4:	eb44 0404 	adc.w	r4, r4, r4
 80056b8:	185b      	adds	r3, r3, r1
 80056ba:	eb44 0402 	adc.w	r4, r4, r2
 80056be:	00e0      	lsls	r0, r4, #3
 80056c0:	6078      	str	r0, [r7, #4]
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 80056c8:	6078      	str	r0, [r7, #4]
 80056ca:	00d8      	lsls	r0, r3, #3
 80056cc:	6038      	str	r0, [r7, #0]
 80056ce:	e897 0018 	ldmia.w	r7, {r3, r4}
 80056d2:	eb13 0801 	adds.w	r8, r3, r1
 80056d6:	eb44 0902 	adc.w	r9, r4, r2
 80056da:	4640      	mov	r0, r8
 80056dc:	4649      	mov	r1, r9
 80056de:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f04f 0400 	mov.w	r4, #0
 80056e6:	00a6      	lsls	r6, r4, #2
 80056e8:	667e      	str	r6, [r7, #100]	; 0x64
 80056ea:	6e7e      	ldr	r6, [r7, #100]	; 0x64
 80056ec:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
 80056f0:	667e      	str	r6, [r7, #100]	; 0x64
 80056f2:	009c      	lsls	r4, r3, #2
 80056f4:	663c      	str	r4, [r7, #96]	; 0x60
 80056f6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80056fa:	f7fb faf1 	bl	8000ce0 <__aeabi_uldivmod>
 80056fe:	4603      	mov	r3, r0
 8005700:	460c      	mov	r4, r1
 8005702:	461a      	mov	r2, r3
 8005704:	4b0b      	ldr	r3, [pc, #44]	; (8005734 <UART_SetConfig+0x66c>)
 8005706:	fba3 1302 	umull	r1, r3, r3, r2
 800570a:	095b      	lsrs	r3, r3, #5
 800570c:	2164      	movs	r1, #100	; 0x64
 800570e:	fb01 f303 	mul.w	r3, r1, r3
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	011b      	lsls	r3, r3, #4
 8005716:	3332      	adds	r3, #50	; 0x32
 8005718:	4a06      	ldr	r2, [pc, #24]	; (8005734 <UART_SetConfig+0x66c>)
 800571a:	fba2 1303 	umull	r1, r3, r2, r3
 800571e:	095b      	lsrs	r3, r3, #5
 8005720:	f003 030f 	and.w	r3, r3, #15
 8005724:	442b      	add	r3, r5
 8005726:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005728:	6093      	str	r3, [r2, #8]
}
 800572a:	e005      	b.n	8005738 <UART_SetConfig+0x670>
 800572c:	40011000 	.word	0x40011000
 8005730:	40011400 	.word	0x40011400
 8005734:	51eb851f 	.word	0x51eb851f
 8005738:	bf00      	nop
 800573a:	378c      	adds	r7, #140	; 0x8c
 800573c:	46bd      	mov	sp, r7
 800573e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005742:	bf00      	nop

08005744 <Leg_Init>:
  * @param hservoL L servo handle
  * @param right flag for right leg
  * @param front flag for front leg
  */
void Leg_Init(t_leg *hleg, char *label, t_servo *hservoH, t_servo *hservoM, t_servo *hservoL, int front, int right)
{
 8005744:	b490      	push	{r4, r7}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
 8005750:	603b      	str	r3, [r7, #0]
  hleg->label=label;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	68ba      	ldr	r2, [r7, #8]
 8005756:	601a      	str	r2, [r3, #0]
  hleg->hservoH=hservoH;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	605a      	str	r2, [r3, #4]
  hleg->hservoM=hservoM;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	683a      	ldr	r2, [r7, #0]
 8005762:	609a      	str	r2, [r3, #8]
  hleg->hservoL=hservoL;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	69ba      	ldr	r2, [r7, #24]
 8005768:	60da      	str	r2, [r3, #12]
  hleg->right_flag=right;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	6a3a      	ldr	r2, [r7, #32]
 800576e:	629a      	str	r2, [r3, #40]	; 0x28
  hleg->front_flag=front;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	69fa      	ldr	r2, [r7, #28]
 8005774:	62da      	str	r2, [r3, #44]	; 0x2c

  // Set compensation to 0
  hleg->compensation_x=0.;
 8005776:	68fa      	ldr	r2, [r7, #12]
 8005778:	f04f 0300 	mov.w	r3, #0
 800577c:	f04f 0400 	mov.w	r4, #0
 8005780:	e9c2 3404 	strd	r3, r4, [r2, #16]
  hleg->compensation_y=0.;
 8005784:	68fa      	ldr	r2, [r7, #12]
 8005786:	f04f 0300 	mov.w	r3, #0
 800578a:	f04f 0400 	mov.w	r4, #0
 800578e:	e9c2 3406 	strd	r3, r4, [r2, #24]
  hleg->compensation_z=0.;
 8005792:	68fa      	ldr	r2, [r7, #12]
 8005794:	f04f 0300 	mov.w	r3, #0
 8005798:	f04f 0400 	mov.w	r4, #0
 800579c:	e9c2 3408 	strd	r3, r4, [r2, #32]
}
 80057a0:	bf00      	nop
 80057a2:	3710      	adds	r7, #16
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bc90      	pop	{r4, r7}
 80057a8:	4770      	bx	lr

080057aa <Leg_SetStartPos>:
 * @param x,y,z leg position
 *
 * This function is used to unfold leg
 */
void Leg_SetStartPos(t_leg * hleg, double  x, double  y, double  z)
{
 80057aa:	b590      	push	{r4, r7, lr}
 80057ac:	b08f      	sub	sp, #60	; 0x3c
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	61f8      	str	r0, [r7, #28]
 80057b2:	ed87 0b04 	vstr	d0, [r7, #16]
 80057b6:	ed87 1b02 	vstr	d1, [r7, #8]
 80057ba:	ed87 2b00 	vstr	d2, [r7]
  double aH, aM, aL;
  hleg->start_x=x;
 80057be:	69fa      	ldr	r2, [r7, #28]
 80057c0:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80057c4:	e9c2 3414 	strd	r3, r4, [r2, #80]	; 0x50
  hleg->start_y=y;
 80057c8:	69fa      	ldr	r2, [r7, #28]
 80057ca:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80057ce:	e9c2 3416 	strd	r3, r4, [r2, #88]	; 0x58
  hleg->start_z=z;
 80057d2:	69fa      	ldr	r2, [r7, #28]
 80057d4:	e897 0018 	ldmia.w	r7, {r3, r4}
 80057d8:	e9c2 3418 	strd	r3, r4, [r2, #96]	; 0x60
  Leg_GetAnglePos(hleg, x, y, z, &aH, &aM, &aL);
 80057dc:	f107 0320 	add.w	r3, r7, #32
 80057e0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80057e4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80057e8:	ed97 2b00 	vldr	d2, [r7]
 80057ec:	ed97 1b02 	vldr	d1, [r7, #8]
 80057f0:	ed97 0b04 	vldr	d0, [r7, #16]
 80057f4:	69f8      	ldr	r0, [r7, #28]
 80057f6:	f000 f85f 	bl	80058b8 <Leg_GetAnglePos>
  hleg->hservoH->start_pulse=Servo_GetPulseAngle(hleg->hservoH, aH);
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	685c      	ldr	r4, [r3, #4]
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8005806:	eeb0 0a47 	vmov.f32	s0, s14
 800580a:	eef0 0a67 	vmov.f32	s1, s15
 800580e:	4618      	mov	r0, r3
 8005810:	f004 ffd6 	bl	800a7c0 <Servo_GetPulseAngle>
 8005814:	4603      	mov	r3, r0
 8005816:	62e3      	str	r3, [r4, #44]	; 0x2c
  hleg->hservoM->start_pulse=Servo_GetPulseAngle(hleg->hservoM, aM);
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	689c      	ldr	r4, [r3, #8]
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8005824:	eeb0 0a47 	vmov.f32	s0, s14
 8005828:	eef0 0a67 	vmov.f32	s1, s15
 800582c:	4618      	mov	r0, r3
 800582e:	f004 ffc7 	bl	800a7c0 <Servo_GetPulseAngle>
 8005832:	4603      	mov	r3, r0
 8005834:	62e3      	str	r3, [r4, #44]	; 0x2c
  hleg->hservoL->start_pulse=Servo_GetPulseAngle(hleg->hservoL, aL);
 8005836:	69fb      	ldr	r3, [r7, #28]
 8005838:	68dc      	ldr	r4, [r3, #12]
 800583a:	69fb      	ldr	r3, [r7, #28]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	ed97 7b08 	vldr	d7, [r7, #32]
 8005842:	eeb0 0a47 	vmov.f32	s0, s14
 8005846:	eef0 0a67 	vmov.f32	s1, s15
 800584a:	4618      	mov	r0, r3
 800584c:	f004 ffb8 	bl	800a7c0 <Servo_GetPulseAngle>
 8005850:	4603      	mov	r3, r0
 8005852:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8005854:	bf00      	nop
 8005856:	373c      	adds	r7, #60	; 0x3c
 8005858:	46bd      	mov	sp, r7
 800585a:	bd90      	pop	{r4, r7, pc}

0800585c <Leg_Activate>:

/**********************************************************
 * @brief Activate leg
 */
void Leg_Activate(t_leg * hleg)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  Servo_Activate(hleg->hservoH);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	4618      	mov	r0, r3
 800586a:	f004 ff15 	bl	800a698 <Servo_Activate>
  Servo_Activate(hleg->hservoM);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	4618      	mov	r0, r3
 8005874:	f004 ff10 	bl	800a698 <Servo_Activate>
  Servo_Activate(hleg->hservoL);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	4618      	mov	r0, r3
 800587e:	f004 ff0b 	bl	800a698 <Servo_Activate>
}
 8005882:	bf00      	nop
 8005884:	3708      	adds	r7, #8
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}

0800588a <Leg_Deactivate>:

/**********************************************************
 * @brief Desactivate leg
 */
void Leg_Deactivate(t_leg * hleg)
{
 800588a:	b580      	push	{r7, lr}
 800588c:	b082      	sub	sp, #8
 800588e:	af00      	add	r7, sp, #0
 8005890:	6078      	str	r0, [r7, #4]
  Servo_Deactivate(hleg->hservoH);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	4618      	mov	r0, r3
 8005898:	f004 ff0e 	bl	800a6b8 <Servo_Deactivate>
  Servo_Deactivate(hleg->hservoM);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	4618      	mov	r0, r3
 80058a2:	f004 ff09 	bl	800a6b8 <Servo_Deactivate>
  Servo_Deactivate(hleg->hservoL);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f004 ff04 	bl	800a6b8 <Servo_Deactivate>
}
 80058b0:	bf00      	nop
 80058b2:	3708      	adds	r7, #8
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}

080058b8 <Leg_GetAnglePos>:

/**********************************************************
 * @brief Get servo angles for a leg position
 */
void Leg_GetAnglePos(t_leg * hleg,  double  x, double  y, double  z, double *aH, double *aM, double *aL)
{
 80058b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80058ba:	b09f      	sub	sp, #124	; 0x7c
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6278      	str	r0, [r7, #36]	; 0x24
 80058c0:	ed87 0b06 	vstr	d0, [r7, #24]
 80058c4:	ed87 1b04 	vstr	d1, [r7, #16]
 80058c8:	ed87 2b02 	vstr	d2, [r7, #8]
 80058cc:	6239      	str	r1, [r7, #32]
 80058ce:	607a      	str	r2, [r7, #4]
 80058d0:	603b      	str	r3, [r7, #0]
  double alpha_h;
  double alpha_m;
  double alpha_l;

  // rho and angle
  rho=sqrt(x*x+y*y);
 80058d2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058d6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80058da:	f7fa feb9 	bl	8000650 <__aeabi_dmul>
 80058de:	4603      	mov	r3, r0
 80058e0:	460c      	mov	r4, r1
 80058e2:	4625      	mov	r5, r4
 80058e4:	461c      	mov	r4, r3
 80058e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80058ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80058ee:	f7fa feaf 	bl	8000650 <__aeabi_dmul>
 80058f2:	4602      	mov	r2, r0
 80058f4:	460b      	mov	r3, r1
 80058f6:	4620      	mov	r0, r4
 80058f8:	4629      	mov	r1, r5
 80058fa:	f7fa fcf7 	bl	80002ec <__adddf3>
 80058fe:	4603      	mov	r3, r0
 8005900:	460c      	mov	r4, r1
 8005902:	ec44 3b17 	vmov	d7, r3, r4
 8005906:	eeb0 0a47 	vmov.f32	s0, s14
 800590a:	eef0 0a67 	vmov.f32	s1, s15
 800590e:	f007 fca3 	bl	800d258 <sqrt>
 8005912:	ed87 0b1a 	vstr	d0, [r7, #104]	; 0x68
  if(hleg->right_flag)
 8005916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800591a:	2b00      	cmp	r3, #0
 800591c:	d012      	beq.n	8005944 <Leg_GetAnglePos+0x8c>
    alpha_h=atan(x/y);
 800591e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005922:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005926:	f7fa ffbd 	bl	80008a4 <__aeabi_ddiv>
 800592a:	4603      	mov	r3, r0
 800592c:	460c      	mov	r4, r1
 800592e:	ec44 3b17 	vmov	d7, r3, r4
 8005932:	eeb0 0a47 	vmov.f32	s0, s14
 8005936:	eef0 0a67 	vmov.f32	s1, s15
 800593a:	f007 f8d5 	bl	800cae8 <atan>
 800593e:	ed87 0b1c 	vstr	d0, [r7, #112]	; 0x70
 8005942:	e016      	b.n	8005972 <Leg_GetAnglePos+0xba>
  else
    alpha_h=-atan(x/y);
 8005944:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005948:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800594c:	f7fa ffaa 	bl	80008a4 <__aeabi_ddiv>
 8005950:	4603      	mov	r3, r0
 8005952:	460c      	mov	r4, r1
 8005954:	ec44 3b17 	vmov	d7, r3, r4
 8005958:	eeb0 0a47 	vmov.f32	s0, s14
 800595c:	eef0 0a67 	vmov.f32	s1, s15
 8005960:	f007 f8c2 	bl	800cae8 <atan>
 8005964:	ec54 3b10 	vmov	r3, r4, d0
 8005968:	461a      	mov	r2, r3
 800596a:	673a      	str	r2, [r7, #112]	; 0x70
 800596c:	f084 4300 	eor.w	r3, r4, #2147483648	; 0x80000000
 8005970:	677b      	str	r3, [r7, #116]	; 0x74

  a=rho-LEG_LENGTH_H;
 8005972:	f04f 0200 	mov.w	r2, #0
 8005976:	4b72      	ldr	r3, [pc, #456]	; (8005b40 <Leg_GetAnglePos+0x288>)
 8005978:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800597c:	f7fa fcb4 	bl	80002e8 <__aeabi_dsub>
 8005980:	4603      	mov	r3, r0
 8005982:	460c      	mov	r4, r1
 8005984:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
  c=sqrtf(a*a+z*z);
 8005988:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800598c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005990:	f7fa fe5e 	bl	8000650 <__aeabi_dmul>
 8005994:	4603      	mov	r3, r0
 8005996:	460c      	mov	r4, r1
 8005998:	4625      	mov	r5, r4
 800599a:	461c      	mov	r4, r3
 800599c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059a4:	f7fa fe54 	bl	8000650 <__aeabi_dmul>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4620      	mov	r0, r4
 80059ae:	4629      	mov	r1, r5
 80059b0:	f7fa fc9c 	bl	80002ec <__adddf3>
 80059b4:	4603      	mov	r3, r0
 80059b6:	460c      	mov	r4, r1
 80059b8:	4618      	mov	r0, r3
 80059ba:	4621      	mov	r1, r4
 80059bc:	f7fb f940 	bl	8000c40 <__aeabi_d2f>
 80059c0:	4603      	mov	r3, r0
 80059c2:	ee00 3a10 	vmov	s0, r3
 80059c6:	f007 fca1 	bl	800d30c <sqrtf>
 80059ca:	ee10 3a10 	vmov	r3, s0
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7fa fdea 	bl	80005a8 <__aeabi_f2d>
 80059d4:	4603      	mov	r3, r0
 80059d6:	460c      	mov	r4, r1
 80059d8:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
  t1=c*c+LEG_LENGTH_M*LEG_LENGTH_M-LEG_LENGTH_L*LEG_LENGTH_L;
 80059dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80059e0:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80059e4:	f7fa fe34 	bl	8000650 <__aeabi_dmul>
 80059e8:	4603      	mov	r3, r0
 80059ea:	460c      	mov	r4, r1
 80059ec:	4618      	mov	r0, r3
 80059ee:	4621      	mov	r1, r4
 80059f0:	f04f 0200 	mov.w	r2, #0
 80059f4:	4b53      	ldr	r3, [pc, #332]	; (8005b44 <Leg_GetAnglePos+0x28c>)
 80059f6:	f7fa fc79 	bl	80002ec <__adddf3>
 80059fa:	4603      	mov	r3, r0
 80059fc:	460c      	mov	r4, r1
 80059fe:	4618      	mov	r0, r3
 8005a00:	4621      	mov	r1, r4
 8005a02:	a349      	add	r3, pc, #292	; (adr r3, 8005b28 <Leg_GetAnglePos+0x270>)
 8005a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a08:	f7fa fc6e 	bl	80002e8 <__aeabi_dsub>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	460c      	mov	r4, r1
 8005a10:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
  t2=2.*c*LEG_LENGTH_M;
 8005a14:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005a18:	4602      	mov	r2, r0
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	f7fa fc66 	bl	80002ec <__adddf3>
 8005a20:	4603      	mov	r3, r0
 8005a22:	460c      	mov	r4, r1
 8005a24:	4618      	mov	r0, r3
 8005a26:	4621      	mov	r1, r4
 8005a28:	f04f 0200 	mov.w	r2, #0
 8005a2c:	4b46      	ldr	r3, [pc, #280]	; (8005b48 <Leg_GetAnglePos+0x290>)
 8005a2e:	f7fa fe0f 	bl	8000650 <__aeabi_dmul>
 8005a32:	4603      	mov	r3, r0
 8005a34:	460c      	mov	r4, r1
 8005a36:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
  alpha_m=atan(z/a)-acos(t1/t2);
 8005a3a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8005a3e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a42:	f7fa ff2f 	bl	80008a4 <__aeabi_ddiv>
 8005a46:	4603      	mov	r3, r0
 8005a48:	460c      	mov	r4, r1
 8005a4a:	ec44 3b17 	vmov	d7, r3, r4
 8005a4e:	eeb0 0a47 	vmov.f32	s0, s14
 8005a52:	eef0 0a67 	vmov.f32	s1, s15
 8005a56:	f007 f847 	bl	800cae8 <atan>
 8005a5a:	ec56 5b10 	vmov	r5, r6, d0
 8005a5e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005a62:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005a66:	f7fa ff1d 	bl	80008a4 <__aeabi_ddiv>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	460c      	mov	r4, r1
 8005a6e:	ec44 3b17 	vmov	d7, r3, r4
 8005a72:	eeb0 0a47 	vmov.f32	s0, s14
 8005a76:	eef0 0a67 	vmov.f32	s1, s15
 8005a7a:	f007 fb3d 	bl	800d0f8 <acos>
 8005a7e:	ec54 3b10 	vmov	r3, r4, d0
 8005a82:	461a      	mov	r2, r3
 8005a84:	4623      	mov	r3, r4
 8005a86:	4628      	mov	r0, r5
 8005a88:	4631      	mov	r1, r6
 8005a8a:	f7fa fc2d 	bl	80002e8 <__aeabi_dsub>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	460c      	mov	r4, r1
 8005a92:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

  t3=LEG_LENGTH_L*LEG_LENGTH_L+LEG_LENGTH_M*LEG_LENGTH_M-c*c;
 8005a96:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005a9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005a9e:	f7fa fdd7 	bl	8000650 <__aeabi_dmul>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	460c      	mov	r4, r1
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4623      	mov	r3, r4
 8005aaa:	a121      	add	r1, pc, #132	; (adr r1, 8005b30 <Leg_GetAnglePos+0x278>)
 8005aac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ab0:	f7fa fc1a 	bl	80002e8 <__aeabi_dsub>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	460c      	mov	r4, r1
 8005ab8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
  t4=2.*LEG_LENGTH_M*LEG_LENGTH_L;
 8005abc:	f04f 0300 	mov.w	r3, #0
 8005ac0:	4c22      	ldr	r4, [pc, #136]	; (8005b4c <Leg_GetAnglePos+0x294>)
 8005ac2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
  alpha_l=M_PI-acos(t3/t4);
 8005ac6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005aca:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8005ace:	f7fa fee9 	bl	80008a4 <__aeabi_ddiv>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	460c      	mov	r4, r1
 8005ad6:	ec44 3b17 	vmov	d7, r3, r4
 8005ada:	eeb0 0a47 	vmov.f32	s0, s14
 8005ade:	eef0 0a67 	vmov.f32	s1, s15
 8005ae2:	f007 fb09 	bl	800d0f8 <acos>
 8005ae6:	ec54 3b10 	vmov	r3, r4, d0
 8005aea:	461a      	mov	r2, r3
 8005aec:	4623      	mov	r3, r4
 8005aee:	a112      	add	r1, pc, #72	; (adr r1, 8005b38 <Leg_GetAnglePos+0x280>)
 8005af0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005af4:	f7fa fbf8 	bl	80002e8 <__aeabi_dsub>
 8005af8:	4603      	mov	r3, r0
 8005afa:	460c      	mov	r4, r1
 8005afc:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28

  *aH=alpha_h;
 8005b00:	6a3a      	ldr	r2, [r7, #32]
 8005b02:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8005b06:	e882 0018 	stmia.w	r2, {r3, r4}
  *aM=alpha_m;
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8005b10:	e882 0018 	stmia.w	r2, {r3, r4}
  *aL=alpha_l;
 8005b14:	683a      	ldr	r2, [r7, #0]
 8005b16:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8005b1a:	e882 0018 	stmia.w	r2, {r3, r4}
}
 8005b1e:	bf00      	nop
 8005b20:	377c      	adds	r7, #124	; 0x7c
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b26:	bf00      	nop
 8005b28:	00000000 	.word	0x00000000
 8005b2c:	40c38800 	.word	0x40c38800
 8005b30:	00000000 	.word	0x00000000
 8005b34:	40c6a800 	.word	0x40c6a800
 8005b38:	54442d18 	.word	0x54442d18
 8005b3c:	400921fb 	.word	0x400921fb
 8005b40:	40478000 	.word	0x40478000
 8005b44:	40990000 	.word	0x40990000
 8005b48:	40440000 	.word	0x40440000
 8005b4c:	40bf4000 	.word	0x40bf4000

08005b50 <Leg_SetPos>:

/**********************************************************
 * @brief Set leg position
 */
void Leg_SetPos(t_leg *hleg, double  x, double  y, double  z)
{
 8005b50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005b52:	ed2d 8b04 	vpush	{d8-d9}
 8005b56:	b08f      	sub	sp, #60	; 0x3c
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	61f8      	str	r0, [r7, #28]
 8005b5c:	ed87 0b04 	vstr	d0, [r7, #16]
 8005b60:	ed87 1b02 	vstr	d1, [r7, #8]
 8005b64:	ed87 2b00 	vstr	d2, [r7]
  double alpha_h, alpha_m, alpha_l;
  hleg->current_x=x;
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005b6e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
  hleg->current_y=y;
 8005b72:	69fa      	ldr	r2, [r7, #28]
 8005b74:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005b78:	e9c2 340e 	strd	r3, r4, [r2, #56]	; 0x38
  hleg->current_z=z;
 8005b7c:	69fa      	ldr	r2, [r7, #28]
 8005b7e:	e897 0018 	ldmia.w	r7, {r3, r4}
 8005b82:	e9c2 3410 	strd	r3, r4, [r2, #64]	; 0x40
  Leg_GetAnglePos(hleg, x+hleg->compensation_x, y+hleg->compensation_y, z+hleg->compensation_z, &alpha_h, &alpha_m, &alpha_l);
 8005b86:	69fb      	ldr	r3, [r7, #28]
 8005b88:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005b8c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005b90:	f7fa fbac 	bl	80002ec <__adddf3>
 8005b94:	4603      	mov	r3, r0
 8005b96:	460c      	mov	r4, r1
 8005b98:	ec44 3b18 	vmov	d8, r3, r4
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8005ba2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ba6:	f7fa fba1 	bl	80002ec <__adddf3>
 8005baa:	4603      	mov	r3, r0
 8005bac:	460c      	mov	r4, r1
 8005bae:	ec44 3b19 	vmov	d9, r3, r4
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8005bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005bbc:	f7fa fb96 	bl	80002ec <__adddf3>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	460c      	mov	r4, r1
 8005bc4:	ec44 3b17 	vmov	d7, r3, r4
 8005bc8:	f107 0320 	add.w	r3, r7, #32
 8005bcc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8005bd0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8005bd4:	eeb0 2a47 	vmov.f32	s4, s14
 8005bd8:	eef0 2a67 	vmov.f32	s5, s15
 8005bdc:	eeb0 1a49 	vmov.f32	s2, s18
 8005be0:	eef0 1a69 	vmov.f32	s3, s19
 8005be4:	eeb0 0a48 	vmov.f32	s0, s16
 8005be8:	eef0 0a68 	vmov.f32	s1, s17
 8005bec:	69f8      	ldr	r0, [r7, #28]
 8005bee:	f7ff fe63 	bl	80058b8 <Leg_GetAnglePos>
  Servo_SetAngle(hleg->hservoH, -alpha_h);
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8005bfa:	461d      	mov	r5, r3
 8005bfc:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 8005c00:	ec46 5b10 	vmov	d0, r5, r6
 8005c04:	4610      	mov	r0, r2
 8005c06:	f004 fe1b 	bl	800a840 <Servo_SetAngle>
  Servo_SetAngle(hleg->hservoM, alpha_m);
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8005c12:	eeb0 0a47 	vmov.f32	s0, s14
 8005c16:	eef0 0a67 	vmov.f32	s1, s15
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	f004 fe10 	bl	800a840 <Servo_SetAngle>
  Servo_SetAngle(hleg->hservoL, alpha_l-M_PI/2);
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	68dc      	ldr	r4, [r3, #12]
 8005c24:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005c28:	a30b      	add	r3, pc, #44	; (adr r3, 8005c58 <Leg_SetPos+0x108>)
 8005c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2e:	f7fa fb5b 	bl	80002e8 <__aeabi_dsub>
 8005c32:	4602      	mov	r2, r0
 8005c34:	460b      	mov	r3, r1
 8005c36:	ec43 2b17 	vmov	d7, r2, r3
 8005c3a:	eeb0 0a47 	vmov.f32	s0, s14
 8005c3e:	eef0 0a67 	vmov.f32	s1, s15
 8005c42:	4620      	mov	r0, r4
 8005c44:	f004 fdfc 	bl	800a840 <Servo_SetAngle>
}
 8005c48:	bf00      	nop
 8005c4a:	373c      	adds	r7, #60	; 0x3c
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	ecbd 8b04 	vpop	{d8-d9}
 8005c52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c54:	f3af 8000 	nop.w
 8005c58:	54442d18 	.word	0x54442d18
 8005c5c:	3ff921fb 	.word	0x3ff921fb

08005c60 <main>:
/******************************************************************************
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005c62:	b0ab      	sub	sp, #172	; 0xac
 8005c64:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005c66:	f7fb f9c3 	bl	8000ff0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005c6a:	f000 faa3 	bl	80061b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005c6e:	f001 f975 	bl	8006f5c <MX_GPIO_Init>
  MX_DMA_Init();
 8005c72:	f001 f923 	bl	8006ebc <MX_DMA_Init>
  MX_ADC1_Init();
 8005c76:	f000 fb35 	bl	80062e4 <MX_ADC1_Init>
  MX_I2C1_Init();
 8005c7a:	f000 fb85 	bl	8006388 <MX_I2C1_Init>
  MX_RTC_Init();
 8005c7e:	f000 fbb1 	bl	80063e4 <MX_RTC_Init>
  MX_SPI2_Init();
 8005c82:	f000 fbd5 	bl	8006430 <MX_SPI2_Init>
  MX_TIM1_Init();
 8005c86:	f000 fc09 	bl	800649c <MX_TIM1_Init>
  MX_TIM2_Init();
 8005c8a:	f000 fccd 	bl	8006628 <MX_TIM2_Init>
  MX_TIM3_Init();
 8005c8e:	f000 fd63 	bl	8006758 <MX_TIM3_Init>
  MX_TIM5_Init();
 8005c92:	f000 fdf9 	bl	8006888 <MX_TIM5_Init>
  MX_TIM8_Init();
 8005c96:	f000 fe5d 	bl	8006954 <MX_TIM8_Init>
  MX_TIM10_Init();
 8005c9a:	f000 ff21 	bl	8006ae0 <MX_TIM10_Init>
  MX_TIM11_Init();
 8005c9e:	f000 ff6d 	bl	8006b7c <MX_TIM11_Init>
  MX_TIM12_Init();
 8005ca2:	f000 ffb9 	bl	8006c18 <MX_TIM12_Init>
  MX_TIM14_Init();
 8005ca6:	f001 f83d 	bl	8006d24 <MX_TIM14_Init>
  MX_UART4_Init();
 8005caa:	f001 f889 	bl	8006dc0 <MX_UART4_Init>
  MX_UART5_Init();
 8005cae:	f001 f8b1 	bl	8006e14 <MX_UART5_Init>
  MX_USART2_UART_Init();
 8005cb2:	f001 f8d9 	bl	8006e68 <MX_USART2_UART_Init>
  MX_TIM13_Init();
 8005cb6:	f001 f811 	bl	8006cdc <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

  LedSwitch(2, 0);
 8005cba:	2100      	movs	r1, #0
 8005cbc:	2002      	movs	r0, #2
 8005cbe:	f005 fd61 	bl	800b784 <LedSwitch>
  LedSwitch(3, 0);
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	2003      	movs	r0, #3
 8005cc6:	f005 fd5d 	bl	800b784 <LedSwitch>
  LedSwitch(4, 0);
 8005cca:	2100      	movs	r1, #0
 8005ccc:	2004      	movs	r0, #4
 8005cce:	f005 fd59 	bl	800b784 <LedSwitch>

  // uart4 = FTDI
  // uart2 = BT
  HAL_Serial_Init(&huart2, &CMD_hserial);
 8005cd2:	49a4      	ldr	r1, [pc, #656]	; (8005f64 <main+0x304>)
 8005cd4:	48a4      	ldr	r0, [pc, #656]	; (8005f68 <main+0x308>)
 8005cd6:	f003 fd9b 	bl	8009810 <HAL_Serial_Init>
  HAL_LineBuffer_Init(&CMD_hlinebuffer, &CMD_hserial);
 8005cda:	49a2      	ldr	r1, [pc, #648]	; (8005f64 <main+0x304>)
 8005cdc:	48a3      	ldr	r0, [pc, #652]	; (8005f6c <main+0x30c>)
 8005cde:	f004 fc16 	bl	800a50e <HAL_LineBuffer_Init>

  Robot_Init();
 8005ce2:	f001 fa15 	bl	8007110 <Robot_Init>
  robot.debug_hserial=&CMD_hserial; // serial handler for debug messages
 8005ce6:	4ba2      	ldr	r3, [pc, #648]	; (8005f70 <main+0x310>)
 8005ce8:	4a9e      	ldr	r2, [pc, #632]	; (8005f64 <main+0x304>)
 8005cea:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4

  HAL_Serial_Print(&CMD_hserial, "****************** Init done\n");
 8005cee:	49a1      	ldr	r1, [pc, #644]	; (8005f74 <main+0x314>)
 8005cf0:	489c      	ldr	r0, [pc, #624]	; (8005f64 <main+0x304>)
 8005cf2:	f004 fbbf 	bl	800a474 <HAL_Serial_Print>

  HAL_TIM_Base_Start(&htim1);
 8005cf6:	48a0      	ldr	r0, [pc, #640]	; (8005f78 <main+0x318>)
 8005cf8:	f7fd fdeb 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim2);
 8005cfc:	489f      	ldr	r0, [pc, #636]	; (8005f7c <main+0x31c>)
 8005cfe:	f7fd fde8 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim3);
 8005d02:	489f      	ldr	r0, [pc, #636]	; (8005f80 <main+0x320>)
 8005d04:	f7fd fde5 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim5);
 8005d08:	489e      	ldr	r0, [pc, #632]	; (8005f84 <main+0x324>)
 8005d0a:	f7fd fde2 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 8005d0e:	489e      	ldr	r0, [pc, #632]	; (8005f88 <main+0x328>)
 8005d10:	f7fd fddf 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim10);
 8005d14:	489d      	ldr	r0, [pc, #628]	; (8005f8c <main+0x32c>)
 8005d16:	f7fd fddc 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim11);
 8005d1a:	489d      	ldr	r0, [pc, #628]	; (8005f90 <main+0x330>)
 8005d1c:	f7fd fdd9 	bl	80038d2 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim14);
 8005d20:	489c      	ldr	r0, [pc, #624]	; (8005f94 <main+0x334>)
 8005d22:	f7fd fdd6 	bl	80038d2 <HAL_TIM_Base_Start>

  HAL_TIM_Base_Start_IT(&htim13);
 8005d26:	489c      	ldr	r0, [pc, #624]	; (8005f98 <main+0x338>)
 8005d28:	f7fd fdf7 	bl	800391a <HAL_TIM_Base_Start_IT>

//  Robot_Unfold(); // activate servo pulse and unfold legs

  HAL_Serial_Print(robot.debug_hserial, "Ax=%f\n", robot.mech_Ax);
 8005d2c:	4b90      	ldr	r3, [pc, #576]	; (8005f70 <main+0x310>)
 8005d2e:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8005d32:	4b8f      	ldr	r3, [pc, #572]	; (8005f70 <main+0x310>)
 8005d34:	e9d3 342a 	ldrd	r3, r4, [r3, #168]	; 0xa8
 8005d38:	461a      	mov	r2, r3
 8005d3a:	4623      	mov	r3, r4
 8005d3c:	4997      	ldr	r1, [pc, #604]	; (8005f9c <main+0x33c>)
 8005d3e:	f004 fb99 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Bx=%f By=%f\n", robot.mech_Bx, robot.mech_By);
 8005d42:	4b8b      	ldr	r3, [pc, #556]	; (8005f70 <main+0x310>)
 8005d44:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8005d48:	4b89      	ldr	r3, [pc, #548]	; (8005f70 <main+0x310>)
 8005d4a:	e9d3 121e 	ldrd	r1, r2, [r3, #120]	; 0x78
 8005d4e:	4b88      	ldr	r3, [pc, #544]	; (8005f70 <main+0x310>)
 8005d50:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8005d54:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005d58:	4613      	mov	r3, r2
 8005d5a:	460a      	mov	r2, r1
 8005d5c:	4990      	ldr	r1, [pc, #576]	; (8005fa0 <main+0x340>)
 8005d5e:	f004 fb89 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Gx=%f Gy=%f\n", robot.mech_Gx, robot.mech_Gy);
 8005d62:	4b83      	ldr	r3, [pc, #524]	; (8005f70 <main+0x310>)
 8005d64:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8005d68:	4b81      	ldr	r3, [pc, #516]	; (8005f70 <main+0x310>)
 8005d6a:	e9d3 1226 	ldrd	r1, r2, [r3, #152]	; 0x98
 8005d6e:	4b80      	ldr	r3, [pc, #512]	; (8005f70 <main+0x310>)
 8005d70:	e9d3 3428 	ldrd	r3, r4, [r3, #160]	; 0xa0
 8005d74:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005d78:	4613      	mov	r3, r2
 8005d7a:	460a      	mov	r2, r1
 8005d7c:	4989      	ldr	r1, [pc, #548]	; (8005fa4 <main+0x344>)
 8005d7e:	f004 fb79 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Cycletravel_x=%f\n", robot.cycletravel_x);
 8005d82:	4b7b      	ldr	r3, [pc, #492]	; (8005f70 <main+0x310>)
 8005d84:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8005d88:	4b79      	ldr	r3, [pc, #484]	; (8005f70 <main+0x310>)
 8005d8a:	e9d3 3432 	ldrd	r3, r4, [r3, #200]	; 0xc8
 8005d8e:	461a      	mov	r2, r3
 8005d90:	4623      	mov	r3, r4
 8005d92:	4985      	ldr	r1, [pc, #532]	; (8005fa8 <main+0x348>)
 8005d94:	f004 fb6e 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Leg[0] %s : x=%f, y=%f, z=%f\n", robot.hlegs[0]->label, robot.hlegs[0]->current_x, robot.hlegs[0]->current_y, robot.hlegs[0]->current_z);
 8005d98:	4b75      	ldr	r3, [pc, #468]	; (8005f70 <main+0x310>)
 8005d9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d9e:	607b      	str	r3, [r7, #4]
 8005da0:	4b73      	ldr	r3, [pc, #460]	; (8005f70 <main+0x310>)
 8005da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	603a      	str	r2, [r7, #0]
 8005da8:	4b71      	ldr	r3, [pc, #452]	; (8005f70 <main+0x310>)
 8005daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dac:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005db0:	4a6f      	ldr	r2, [pc, #444]	; (8005f70 <main+0x310>)
 8005db2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005db4:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8005db8:	486d      	ldr	r0, [pc, #436]	; (8005f70 <main+0x310>)
 8005dba:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8005dbc:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8005dc0:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8005dc4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005dc8:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	4977      	ldr	r1, [pc, #476]	; (8005fac <main+0x34c>)
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f004 fb4f 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Leg[1] %s : x=%f, y=%f, z=%f\n", robot.hlegs[1]->label, robot.hlegs[1]->current_x, robot.hlegs[1]->current_y, robot.hlegs[1]->current_z);
 8005dd6:	4b66      	ldr	r3, [pc, #408]	; (8005f70 <main+0x310>)
 8005dd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ddc:	607b      	str	r3, [r7, #4]
 8005dde:	4b64      	ldr	r3, [pc, #400]	; (8005f70 <main+0x310>)
 8005de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	603a      	str	r2, [r7, #0]
 8005de6:	4b62      	ldr	r3, [pc, #392]	; (8005f70 <main+0x310>)
 8005de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dea:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005dee:	4a60      	ldr	r2, [pc, #384]	; (8005f70 <main+0x310>)
 8005df0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005df2:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8005df6:	485e      	ldr	r0, [pc, #376]	; (8005f70 <main+0x310>)
 8005df8:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8005dfa:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8005dfe:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8005e02:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005e06:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005e0a:	683a      	ldr	r2, [r7, #0]
 8005e0c:	4968      	ldr	r1, [pc, #416]	; (8005fb0 <main+0x350>)
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f004 fb30 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Leg[2] %s : x=%f, y=%f, z=%f\n", robot.hlegs[2]->label, robot.hlegs[2]->current_x, robot.hlegs[2]->current_y, robot.hlegs[2]->current_z);
 8005e14:	4b56      	ldr	r3, [pc, #344]	; (8005f70 <main+0x310>)
 8005e16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e1a:	607b      	str	r3, [r7, #4]
 8005e1c:	4b54      	ldr	r3, [pc, #336]	; (8005f70 <main+0x310>)
 8005e1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	603a      	str	r2, [r7, #0]
 8005e24:	4b52      	ldr	r3, [pc, #328]	; (8005f70 <main+0x310>)
 8005e26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e28:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005e2c:	4a50      	ldr	r2, [pc, #320]	; (8005f70 <main+0x310>)
 8005e2e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005e30:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8005e34:	484e      	ldr	r0, [pc, #312]	; (8005f70 <main+0x310>)
 8005e36:	6c40      	ldr	r0, [r0, #68]	; 0x44
 8005e38:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8005e3c:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8005e40:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005e44:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005e48:	683a      	ldr	r2, [r7, #0]
 8005e4a:	495a      	ldr	r1, [pc, #360]	; (8005fb4 <main+0x354>)
 8005e4c:	6878      	ldr	r0, [r7, #4]
 8005e4e:	f004 fb11 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Leg[2] %s : x=%f, y=%f, z=%f\n", robot.hlegs[3]->label, robot.hlegs[3]->current_x, robot.hlegs[3]->current_y, robot.hlegs[3]->current_z);
 8005e52:	4b47      	ldr	r3, [pc, #284]	; (8005f70 <main+0x310>)
 8005e54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005e58:	607b      	str	r3, [r7, #4]
 8005e5a:	4b45      	ldr	r3, [pc, #276]	; (8005f70 <main+0x310>)
 8005e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e5e:	681a      	ldr	r2, [r3, #0]
 8005e60:	603a      	str	r2, [r7, #0]
 8005e62:	4b43      	ldr	r3, [pc, #268]	; (8005f70 <main+0x310>)
 8005e64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005e66:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8005e6a:	4a41      	ldr	r2, [pc, #260]	; (8005f70 <main+0x310>)
 8005e6c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005e6e:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8005e72:	483f      	ldr	r0, [pc, #252]	; (8005f70 <main+0x310>)
 8005e74:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8005e76:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8005e7a:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8005e7e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8005e82:	e88d 0018 	stmia.w	sp, {r3, r4}
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	494a      	ldr	r1, [pc, #296]	; (8005fb4 <main+0x354>)
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f004 faf2 	bl	800a474 <HAL_Serial_Print>
  HAL_Serial_Print(robot.debug_hserial, "Curv_max=%f\n", robot.mech_curv_max);
 8005e90:	4b37      	ldr	r3, [pc, #220]	; (8005f70 <main+0x310>)
 8005e92:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8005e96:	4b36      	ldr	r3, [pc, #216]	; (8005f70 <main+0x310>)
 8005e98:	e9d3 3430 	ldrd	r3, r4, [r3, #192]	; 0xc0
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	4623      	mov	r3, r4
 8005ea0:	4945      	ldr	r1, [pc, #276]	; (8005fb8 <main+0x358>)
 8005ea2:	f004 fae7 	bl	800a474 <HAL_Serial_Print>

  i=0;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  robot.state=FOLDED;
 8005eac:	4b30      	ldr	r3, [pc, #192]	; (8005f70 <main+0x310>)
 8005eae:	2200      	movs	r2, #0
 8005eb0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    //Robot_Update();
    //* Check USR button ************************
    if(HAL_GPIO_ReadPin(USR_BUTT_GPIO_Port,USR_BUTT_Pin)==GPIO_PIN_RESET)
 8005eb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005eb6:	4841      	ldr	r0, [pc, #260]	; (8005fbc <main+0x35c>)
 8005eb8:	f7fc f9d4 	bl	8002264 <HAL_GPIO_ReadPin>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d115      	bne.n	8005eee <main+0x28e>
    {
      while(HAL_GPIO_ReadPin(USR_BUTT_GPIO_Port,USR_BUTT_Pin)==GPIO_PIN_RESET)
 8005ec2:	bf00      	nop
 8005ec4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005ec8:	483c      	ldr	r0, [pc, #240]	; (8005fbc <main+0x35c>)
 8005eca:	f7fc f9cb 	bl	8002264 <HAL_GPIO_ReadPin>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d0f7      	beq.n	8005ec4 <main+0x264>
      {
        // wait until button release
      }
      HAL_Delay(100);
 8005ed4:	2064      	movs	r0, #100	; 0x64
 8005ed6:	f7fb f8fd 	bl	80010d4 <HAL_Delay>
      Robot_ButtonPushed();
 8005eda:	f002 fe89 	bl	8008bf0 <Robot_ButtonPushed>
      HAL_Serial_Print(&CMD_hserial, "%s\n", Robot_GetState());
 8005ede:	f001 fd71 	bl	80079c4 <Robot_GetState>
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	4936      	ldr	r1, [pc, #216]	; (8005fc0 <main+0x360>)
 8005ee8:	481e      	ldr	r0, [pc, #120]	; (8005f64 <main+0x304>)
 8005eea:	f004 fac3 	bl	800a474 <HAL_Serial_Print>
    }

    //* Read commands *****************
    if((len=HAL_LineBuffer_Read(&CMD_hlinebuffer, cmd_line, sizeof(cmd_line))) > 0)
 8005eee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005ef2:	2240      	movs	r2, #64	; 0x40
 8005ef4:	4619      	mov	r1, r3
 8005ef6:	481d      	ldr	r0, [pc, #116]	; (8005f6c <main+0x30c>)
 8005ef8:	f004 fb1a 	bl	800a530 <HAL_LineBuffer_Read>
 8005efc:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
 8005f00:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	dd20      	ble.n	8005f4a <main+0x2ea>
    {
      HAL_Serial_Write(CMD_hlinebuffer.hserial, (uint8_t*)outbuf, sprintf(outbuf, "<%s>\n", cmd_line));
 8005f08:	4b18      	ldr	r3, [pc, #96]	; (8005f6c <main+0x30c>)
 8005f0a:	681c      	ldr	r4, [r3, #0]
 8005f0c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005f10:	f107 0308 	add.w	r3, r7, #8
 8005f14:	492b      	ldr	r1, [pc, #172]	; (8005fc4 <main+0x364>)
 8005f16:	4618      	mov	r0, r3
 8005f18:	f005 fcec 	bl	800b8f4 <siprintf>
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	f107 0308 	add.w	r3, r7, #8
 8005f22:	4619      	mov	r1, r3
 8005f24:	4620      	mov	r0, r4
 8005f26:	f003 fd10 	bl	800994a <HAL_Serial_Write>
      // interpret command
      Robot_ReadCommand(CMD_hlinebuffer.hserial, cmd_line);
 8005f2a:	4b10      	ldr	r3, [pc, #64]	; (8005f6c <main+0x30c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005f32:	4611      	mov	r1, r2
 8005f34:	4618      	mov	r0, r3
 8005f36:	f002 fe11 	bl	8008b5c <Robot_ReadCommand>
      HAL_Serial_Print(&CMD_hserial, "%s\n", Robot_GetState());
 8005f3a:	f001 fd43 	bl	80079c4 <Robot_GetState>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	461a      	mov	r2, r3
 8005f42:	491f      	ldr	r1, [pc, #124]	; (8005fc0 <main+0x360>)
 8005f44:	4807      	ldr	r0, [pc, #28]	; (8005f64 <main+0x304>)
 8005f46:	f004 fa95 	bl	800a474 <HAL_Serial_Print>
    }

    HAL_Delay(200);
 8005f4a:	20c8      	movs	r0, #200	; 0xc8
 8005f4c:	f7fb f8c2 	bl	80010d4 <HAL_Delay>
    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8005f50:	2110      	movs	r1, #16
 8005f52:	481d      	ldr	r0, [pc, #116]	; (8005fc8 <main+0x368>)
 8005f54:	f7fc f9b7 	bl	80022c6 <HAL_GPIO_TogglePin>
    i++;
 8005f58:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005f5c:	3301      	adds	r3, #1
 8005f5e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005f62:	e033      	b.n	8005fcc <main+0x36c>
 8005f64:	20000a90 	.word	0x20000a90
 8005f68:	200008b0 	.word	0x200008b0
 8005f6c:	2000046c 	.word	0x2000046c
 8005f70:	200035e8 	.word	0x200035e8
 8005f74:	0800ed78 	.word	0x0800ed78
 8005f78:	200007f0 	.word	0x200007f0
 8005f7c:	20000870 	.word	0x20000870
 8005f80:	20000628 	.word	0x20000628
 8005f84:	200005e8 	.word	0x200005e8
 8005f88:	200004b4 	.word	0x200004b4
 8005f8c:	20000548 	.word	0x20000548
 8005f90:	20000790 	.word	0x20000790
 8005f94:	20000950 	.word	0x20000950
 8005f98:	20000750 	.word	0x20000750
 8005f9c:	0800ed98 	.word	0x0800ed98
 8005fa0:	0800eda0 	.word	0x0800eda0
 8005fa4:	0800edb0 	.word	0x0800edb0
 8005fa8:	0800edc0 	.word	0x0800edc0
 8005fac:	0800edd4 	.word	0x0800edd4
 8005fb0:	0800edf4 	.word	0x0800edf4
 8005fb4:	0800ee14 	.word	0x0800ee14
 8005fb8:	0800ee34 	.word	0x0800ee34
 8005fbc:	40020800 	.word	0x40020800
 8005fc0:	0800ee44 	.word	0x0800ee44
 8005fc4:	0800ee48 	.word	0x0800ee48
 8005fc8:	40020400 	.word	0x40020400
    if(i>=5)
 8005fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	f77f af6e 	ble.w	8005eb2 <main+0x252>
    {
      //HAL_Serial_Print(robot.debug_hserial, "Robot state=%s speed=%d curv=%d\n", Robot_GetState(), (int)robot.current_speed, (int)(robot.current_curv*1000000));
      if(robot.state == RUNNING)
 8005fd6:	4b6c      	ldr	r3, [pc, #432]	; (8006188 <main+0x528>)
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	f040 80cc 	bne.w	8006178 <main+0x518>
      {
        HAL_Serial_Print(robot.debug_hserial, "Return leg %s\n", robot.hlegs[ROBOT_NBLEGS-1]->label);
 8005fe0:	4b69      	ldr	r3, [pc, #420]	; (8006188 <main+0x528>)
 8005fe2:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8005fe6:	4b68      	ldr	r3, [pc, #416]	; (8006188 <main+0x528>)
 8005fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	461a      	mov	r2, r3
 8005fee:	4967      	ldr	r1, [pc, #412]	; (800618c <main+0x52c>)
 8005ff0:	f004 fa40 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Leg[0] : %s x=%f, y=%f, z=%f\n", robot.hlegs_rtab[0]->label, robot.hlegs_rtab[0]->current_x, robot.hlegs_rtab[0]->current_y, robot.hlegs_rtab[0]->current_z);
 8005ff4:	4b64      	ldr	r3, [pc, #400]	; (8006188 <main+0x528>)
 8005ff6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ffa:	607b      	str	r3, [r7, #4]
 8005ffc:	4b62      	ldr	r3, [pc, #392]	; (8006188 <main+0x528>)
 8005ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	603a      	str	r2, [r7, #0]
 8006004:	4b60      	ldr	r3, [pc, #384]	; (8006188 <main+0x528>)
 8006006:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006008:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 800600c:	4a5e      	ldr	r2, [pc, #376]	; (8006188 <main+0x528>)
 800600e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006010:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8006014:	485c      	ldr	r0, [pc, #368]	; (8006188 <main+0x528>)
 8006016:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8006018:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 800601c:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8006020:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006024:	e88d 0018 	stmia.w	sp, {r3, r4}
 8006028:	683a      	ldr	r2, [r7, #0]
 800602a:	4959      	ldr	r1, [pc, #356]	; (8006190 <main+0x530>)
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f004 fa21 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Leg[1] : %s x=%f, y=%f, z=%f\n", robot.hlegs_rtab[1]->label, robot.hlegs_rtab[1]->current_x, robot.hlegs_rtab[1]->current_y, robot.hlegs_rtab[1]->current_z);
 8006032:	4b55      	ldr	r3, [pc, #340]	; (8006188 <main+0x528>)
 8006034:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006038:	607b      	str	r3, [r7, #4]
 800603a:	4b53      	ldr	r3, [pc, #332]	; (8006188 <main+0x528>)
 800603c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	603a      	str	r2, [r7, #0]
 8006042:	4b51      	ldr	r3, [pc, #324]	; (8006188 <main+0x528>)
 8006044:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006046:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 800604a:	4a4f      	ldr	r2, [pc, #316]	; (8006188 <main+0x528>)
 800604c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800604e:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8006052:	484d      	ldr	r0, [pc, #308]	; (8006188 <main+0x528>)
 8006054:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8006056:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 800605a:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800605e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006062:	e88d 0018 	stmia.w	sp, {r3, r4}
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	494a      	ldr	r1, [pc, #296]	; (8006194 <main+0x534>)
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f004 fa02 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Leg[2] : %s x=%f, y=%f, z=%f\n", robot.hlegs_rtab[2]->label, robot.hlegs_rtab[2]->current_x, robot.hlegs_rtab[2]->current_y, robot.hlegs_rtab[2]->current_z);
 8006070:	4b45      	ldr	r3, [pc, #276]	; (8006188 <main+0x528>)
 8006072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006076:	607b      	str	r3, [r7, #4]
 8006078:	4b43      	ldr	r3, [pc, #268]	; (8006188 <main+0x528>)
 800607a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	603a      	str	r2, [r7, #0]
 8006080:	4b41      	ldr	r3, [pc, #260]	; (8006188 <main+0x528>)
 8006082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006084:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8006088:	4a3f      	ldr	r2, [pc, #252]	; (8006188 <main+0x528>)
 800608a:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800608c:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8006090:	483d      	ldr	r0, [pc, #244]	; (8006188 <main+0x528>)
 8006092:	6d40      	ldr	r0, [r0, #84]	; 0x54
 8006094:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8006098:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800609c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80060a0:	e88d 0018 	stmia.w	sp, {r3, r4}
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	493c      	ldr	r1, [pc, #240]	; (8006198 <main+0x538>)
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f004 f9e3 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Leg[3] : %s x=%f, y=%f, z=%f\n", robot.hlegs_rtab[3]->label, robot.hlegs_rtab[3]->current_x, robot.hlegs_rtab[3]->current_y, robot.hlegs_rtab[3]->current_z);
 80060ae:	4b36      	ldr	r3, [pc, #216]	; (8006188 <main+0x528>)
 80060b0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80060b4:	607b      	str	r3, [r7, #4]
 80060b6:	4b34      	ldr	r3, [pc, #208]	; (8006188 <main+0x528>)
 80060b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	603a      	str	r2, [r7, #0]
 80060be:	4b32      	ldr	r3, [pc, #200]	; (8006188 <main+0x528>)
 80060c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060c2:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80060c6:	4a30      	ldr	r2, [pc, #192]	; (8006188 <main+0x528>)
 80060c8:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80060ca:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 80060ce:	482e      	ldr	r0, [pc, #184]	; (8006188 <main+0x528>)
 80060d0:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80060d2:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 80060d6:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80060da:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80060de:	e88d 0018 	stmia.w	sp, {r3, r4}
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	492d      	ldr	r1, [pc, #180]	; (800619c <main+0x53c>)
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f004 f9c4 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Dr=%f\n", robot.mech_Bx-robot.hlegs[ROBOT_NBLEGS-2]->current_x);
 80060ec:	4b26      	ldr	r3, [pc, #152]	; (8006188 <main+0x528>)
 80060ee:	f8d3 52b4 	ldr.w	r5, [r3, #692]	; 0x2b4
 80060f2:	4b25      	ldr	r3, [pc, #148]	; (8006188 <main+0x528>)
 80060f4:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 80060f8:	4b23      	ldr	r3, [pc, #140]	; (8006188 <main+0x528>)
 80060fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060fc:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8006100:	461a      	mov	r2, r3
 8006102:	4623      	mov	r3, r4
 8006104:	f7fa f8f0 	bl	80002e8 <__aeabi_dsub>
 8006108:	4603      	mov	r3, r0
 800610a:	460c      	mov	r4, r1
 800610c:	461a      	mov	r2, r3
 800610e:	4623      	mov	r3, r4
 8006110:	4923      	ldr	r1, [pc, #140]	; (80061a0 <main+0x540>)
 8006112:	4628      	mov	r0, r5
 8006114:	f004 f9ae 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "d=%f\n", robot.current_speed*SERVO_PULSE_PERIOD);
 8006118:	4b1b      	ldr	r3, [pc, #108]	; (8006188 <main+0x528>)
 800611a:	f8d3 42b4 	ldr.w	r4, [r3, #692]	; 0x2b4
 800611e:	4b1a      	ldr	r3, [pc, #104]	; (8006188 <main+0x528>)
 8006120:	e9d3 0142 	ldrd	r0, r1, [r3, #264]	; 0x108
 8006124:	a316      	add	r3, pc, #88	; (adr r3, 8006180 <main+0x520>)
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	f7fa fa91 	bl	8000650 <__aeabi_dmul>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	491c      	ldr	r1, [pc, #112]	; (80061a4 <main+0x544>)
 8006134:	4620      	mov	r0, r4
 8006136:	f004 f99d 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Total steps %d\n", robot.steps_before_return);
 800613a:	4b13      	ldr	r3, [pc, #76]	; (8006188 <main+0x528>)
 800613c:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8006140:	4b11      	ldr	r3, [pc, #68]	; (8006188 <main+0x528>)
 8006142:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8006146:	461a      	mov	r2, r3
 8006148:	4917      	ldr	r1, [pc, #92]	; (80061a8 <main+0x548>)
 800614a:	f004 f993 	bl	800a474 <HAL_Serial_Print>
        HAL_Serial_Print(robot.debug_hserial, "Remaining steps %d\n", robot.remsteps_before_return);
 800614e:	4b0e      	ldr	r3, [pc, #56]	; (8006188 <main+0x528>)
 8006150:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8006154:	4b0c      	ldr	r3, [pc, #48]	; (8006188 <main+0x528>)
 8006156:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800615a:	461a      	mov	r2, r3
 800615c:	4913      	ldr	r1, [pc, #76]	; (80061ac <main+0x54c>)
 800615e:	f004 f989 	bl	800a474 <HAL_Serial_Print>
        // DEBUG 200521 : watch returning leg height
        HAL_Serial_Print(robot.debug_hserial, "ret leg height %f\n", robot.ret_dz);
 8006162:	4b09      	ldr	r3, [pc, #36]	; (8006188 <main+0x528>)
 8006164:	f8d3 02b4 	ldr.w	r0, [r3, #692]	; 0x2b4
 8006168:	4b07      	ldr	r3, [pc, #28]	; (8006188 <main+0x528>)
 800616a:	e9d3 34ae 	ldrd	r3, r4, [r3, #696]	; 0x2b8
 800616e:	461a      	mov	r2, r3
 8006170:	4623      	mov	r3, r4
 8006172:	490f      	ldr	r1, [pc, #60]	; (80061b0 <main+0x550>)
 8006174:	f004 f97e 	bl	800a474 <HAL_Serial_Print>

      }
      i=0;
 8006178:	2300      	movs	r3, #0
 800617a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if(HAL_GPIO_ReadPin(USR_BUTT_GPIO_Port,USR_BUTT_Pin)==GPIO_PIN_RESET)
 800617e:	e698      	b.n	8005eb2 <main+0x252>
 8006180:	47ae147b 	.word	0x47ae147b
 8006184:	3f947ae1 	.word	0x3f947ae1
 8006188:	200035e8 	.word	0x200035e8
 800618c:	0800ee50 	.word	0x0800ee50
 8006190:	0800ee60 	.word	0x0800ee60
 8006194:	0800ee80 	.word	0x0800ee80
 8006198:	0800eea0 	.word	0x0800eea0
 800619c:	0800eec0 	.word	0x0800eec0
 80061a0:	0800eee0 	.word	0x0800eee0
 80061a4:	0800eee8 	.word	0x0800eee8
 80061a8:	0800eef0 	.word	0x0800eef0
 80061ac:	0800ef00 	.word	0x0800ef00
 80061b0:	0800ef14 	.word	0x0800ef14

080061b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b0ac      	sub	sp, #176	; 0xb0
 80061b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80061ba:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80061be:	2234      	movs	r2, #52	; 0x34
 80061c0:	2100      	movs	r1, #0
 80061c2:	4618      	mov	r0, r3
 80061c4:	f005 fb8d 	bl	800b8e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80061c8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80061cc:	2200      	movs	r2, #0
 80061ce:	601a      	str	r2, [r3, #0]
 80061d0:	605a      	str	r2, [r3, #4]
 80061d2:	609a      	str	r2, [r3, #8]
 80061d4:	60da      	str	r2, [r3, #12]
 80061d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80061d8:	f107 030c 	add.w	r3, r7, #12
 80061dc:	225c      	movs	r2, #92	; 0x5c
 80061de:	2100      	movs	r1, #0
 80061e0:	4618      	mov	r0, r3
 80061e2:	f005 fb7e 	bl	800b8e2 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80061e6:	2300      	movs	r3, #0
 80061e8:	60bb      	str	r3, [r7, #8]
 80061ea:	4a3c      	ldr	r2, [pc, #240]	; (80062dc <SystemClock_Config+0x128>)
 80061ec:	4b3b      	ldr	r3, [pc, #236]	; (80062dc <SystemClock_Config+0x128>)
 80061ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f4:	6413      	str	r3, [r2, #64]	; 0x40
 80061f6:	4b39      	ldr	r3, [pc, #228]	; (80062dc <SystemClock_Config+0x128>)
 80061f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fe:	60bb      	str	r3, [r7, #8]
 8006200:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8006202:	2300      	movs	r3, #0
 8006204:	607b      	str	r3, [r7, #4]
 8006206:	4a36      	ldr	r2, [pc, #216]	; (80062e0 <SystemClock_Config+0x12c>)
 8006208:	4b35      	ldr	r3, [pc, #212]	; (80062e0 <SystemClock_Config+0x12c>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006210:	6013      	str	r3, [r2, #0]
 8006212:	4b33      	ldr	r3, [pc, #204]	; (80062e0 <SystemClock_Config+0x12c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800621a:	607b      	str	r3, [r7, #4]
 800621c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800621e:	230a      	movs	r3, #10
 8006220:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8006222:	2300      	movs	r3, #0
 8006224:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8006228:	2301      	movs	r3, #1
 800622a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800622e:	2310      	movs	r3, #16
 8006230:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8006234:	2301      	movs	r3, #1
 8006236:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800623a:	2302      	movs	r3, #2
 800623c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8006240:	2300      	movs	r3, #0
 8006242:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 8;
 8006246:	2308      	movs	r3, #8
 8006248:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800624c:	23b4      	movs	r3, #180	; 0xb4
 800624e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006252:	2302      	movs	r3, #2
 8006254:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8006258:	2302      	movs	r3, #2
 800625a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800625e:	2302      	movs	r3, #2
 8006260:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006264:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8006268:	4618      	mov	r0, r3
 800626a:	f7fc ff65 	bl	8003138 <HAL_RCC_OscConfig>
 800626e:	4603      	mov	r3, r0
 8006270:	2b00      	cmp	r3, #0
 8006272:	d001      	beq.n	8006278 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8006274:	f000 ff44 	bl	8007100 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006278:	f7fc f978 	bl	800256c <HAL_PWREx_EnableOverDrive>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8006282:	f000 ff3d 	bl	8007100 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006286:	230f      	movs	r3, #15
 8006288:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800628a:	2302      	movs	r3, #2
 800628c:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800628e:	2300      	movs	r3, #0
 8006290:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006292:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006296:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8006298:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800629c:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800629e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80062a2:	2105      	movs	r1, #5
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7fc f9b1 	bl	800260c <HAL_RCC_ClockConfig>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d001      	beq.n	80062b4 <SystemClock_Config+0x100>
  {
    Error_Handler();
 80062b0:	f000 ff26 	bl	8007100 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80062b4:	2320      	movs	r3, #32
 80062b6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80062b8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80062bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80062be:	f107 030c 	add.w	r3, r7, #12
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7fc fabc 	bl	8002840 <HAL_RCCEx_PeriphCLKConfig>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <SystemClock_Config+0x11e>
  {
    Error_Handler();
 80062ce:	f000 ff17 	bl	8007100 <Error_Handler>
  }
}
 80062d2:	bf00      	nop
 80062d4:	37b0      	adds	r7, #176	; 0xb0
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023800 	.word	0x40023800
 80062e0:	40007000 	.word	0x40007000

080062e4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80062ea:	463b      	mov	r3, r7
 80062ec:	2200      	movs	r2, #0
 80062ee:	601a      	str	r2, [r3, #0]
 80062f0:	605a      	str	r2, [r3, #4]
 80062f2:	609a      	str	r2, [r3, #8]
 80062f4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80062f6:	4b21      	ldr	r3, [pc, #132]	; (800637c <MX_ADC1_Init+0x98>)
 80062f8:	4a21      	ldr	r2, [pc, #132]	; (8006380 <MX_ADC1_Init+0x9c>)
 80062fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80062fc:	4b1f      	ldr	r3, [pc, #124]	; (800637c <MX_ADC1_Init+0x98>)
 80062fe:	2200      	movs	r2, #0
 8006300:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8006302:	4b1e      	ldr	r3, [pc, #120]	; (800637c <MX_ADC1_Init+0x98>)
 8006304:	2200      	movs	r2, #0
 8006306:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8006308:	4b1c      	ldr	r3, [pc, #112]	; (800637c <MX_ADC1_Init+0x98>)
 800630a:	2200      	movs	r2, #0
 800630c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800630e:	4b1b      	ldr	r3, [pc, #108]	; (800637c <MX_ADC1_Init+0x98>)
 8006310:	2200      	movs	r2, #0
 8006312:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8006314:	4b19      	ldr	r3, [pc, #100]	; (800637c <MX_ADC1_Init+0x98>)
 8006316:	2200      	movs	r2, #0
 8006318:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800631c:	4b17      	ldr	r3, [pc, #92]	; (800637c <MX_ADC1_Init+0x98>)
 800631e:	2200      	movs	r2, #0
 8006320:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006322:	4b16      	ldr	r3, [pc, #88]	; (800637c <MX_ADC1_Init+0x98>)
 8006324:	4a17      	ldr	r2, [pc, #92]	; (8006384 <MX_ADC1_Init+0xa0>)
 8006326:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006328:	4b14      	ldr	r3, [pc, #80]	; (800637c <MX_ADC1_Init+0x98>)
 800632a:	2200      	movs	r2, #0
 800632c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800632e:	4b13      	ldr	r3, [pc, #76]	; (800637c <MX_ADC1_Init+0x98>)
 8006330:	2201      	movs	r2, #1
 8006332:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8006334:	4b11      	ldr	r3, [pc, #68]	; (800637c <MX_ADC1_Init+0x98>)
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800633c:	4b0f      	ldr	r3, [pc, #60]	; (800637c <MX_ADC1_Init+0x98>)
 800633e:	2201      	movs	r2, #1
 8006340:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006342:	480e      	ldr	r0, [pc, #56]	; (800637c <MX_ADC1_Init+0x98>)
 8006344:	f7fa fee8 	bl	8001118 <HAL_ADC_Init>
 8006348:	4603      	mov	r3, r0
 800634a:	2b00      	cmp	r3, #0
 800634c:	d001      	beq.n	8006352 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800634e:	f000 fed7 	bl	8007100 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8006352:	2304      	movs	r3, #4
 8006354:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8006356:	2301      	movs	r3, #1
 8006358:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800635a:	2300      	movs	r3, #0
 800635c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800635e:	463b      	mov	r3, r7
 8006360:	4619      	mov	r1, r3
 8006362:	4806      	ldr	r0, [pc, #24]	; (800637c <MX_ADC1_Init+0x98>)
 8006364:	f7fa ff1c 	bl	80011a0 <HAL_ADC_ConfigChannel>
 8006368:	4603      	mov	r3, r0
 800636a:	2b00      	cmp	r3, #0
 800636c:	d001      	beq.n	8006372 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800636e:	f000 fec7 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8006372:	bf00      	nop
 8006374:	3710      	adds	r7, #16
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	200006a8 	.word	0x200006a8
 8006380:	40012000 	.word	0x40012000
 8006384:	0f000001 	.word	0x0f000001

08006388 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800638c:	4b12      	ldr	r3, [pc, #72]	; (80063d8 <MX_I2C1_Init+0x50>)
 800638e:	4a13      	ldr	r2, [pc, #76]	; (80063dc <MX_I2C1_Init+0x54>)
 8006390:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006392:	4b11      	ldr	r3, [pc, #68]	; (80063d8 <MX_I2C1_Init+0x50>)
 8006394:	4a12      	ldr	r2, [pc, #72]	; (80063e0 <MX_I2C1_Init+0x58>)
 8006396:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006398:	4b0f      	ldr	r3, [pc, #60]	; (80063d8 <MX_I2C1_Init+0x50>)
 800639a:	2200      	movs	r2, #0
 800639c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800639e:	4b0e      	ldr	r3, [pc, #56]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063a0:	2200      	movs	r2, #0
 80063a2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80063a4:	4b0c      	ldr	r3, [pc, #48]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80063aa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80063ac:	4b0a      	ldr	r3, [pc, #40]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063ae:	2200      	movs	r2, #0
 80063b0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80063b2:	4b09      	ldr	r3, [pc, #36]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063b4:	2200      	movs	r2, #0
 80063b6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80063b8:	4b07      	ldr	r3, [pc, #28]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063ba:	2200      	movs	r2, #0
 80063bc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80063be:	4b06      	ldr	r3, [pc, #24]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063c0:	2200      	movs	r2, #0
 80063c2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80063c4:	4804      	ldr	r0, [pc, #16]	; (80063d8 <MX_I2C1_Init+0x50>)
 80063c6:	f7fb ff99 	bl	80022fc <HAL_I2C_Init>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d001      	beq.n	80063d4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80063d0:	f000 fe96 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80063d4:	bf00      	nop
 80063d6:	bd80      	pop	{r7, pc}
 80063d8:	200004f4 	.word	0x200004f4
 80063dc:	40005400 	.word	0x40005400
 80063e0:	000186a0 	.word	0x000186a0

080063e4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80063e4:	b580      	push	{r7, lr}
 80063e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80063e8:	4b0f      	ldr	r3, [pc, #60]	; (8006428 <MX_RTC_Init+0x44>)
 80063ea:	4a10      	ldr	r2, [pc, #64]	; (800642c <MX_RTC_Init+0x48>)
 80063ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80063ee:	4b0e      	ldr	r3, [pc, #56]	; (8006428 <MX_RTC_Init+0x44>)
 80063f0:	2200      	movs	r2, #0
 80063f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80063f4:	4b0c      	ldr	r3, [pc, #48]	; (8006428 <MX_RTC_Init+0x44>)
 80063f6:	227f      	movs	r2, #127	; 0x7f
 80063f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80063fa:	4b0b      	ldr	r3, [pc, #44]	; (8006428 <MX_RTC_Init+0x44>)
 80063fc:	22ff      	movs	r2, #255	; 0xff
 80063fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8006400:	4b09      	ldr	r3, [pc, #36]	; (8006428 <MX_RTC_Init+0x44>)
 8006402:	2200      	movs	r2, #0
 8006404:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8006406:	4b08      	ldr	r3, [pc, #32]	; (8006428 <MX_RTC_Init+0x44>)
 8006408:	2200      	movs	r2, #0
 800640a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800640c:	4b06      	ldr	r3, [pc, #24]	; (8006428 <MX_RTC_Init+0x44>)
 800640e:	2200      	movs	r2, #0
 8006410:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8006412:	4805      	ldr	r0, [pc, #20]	; (8006428 <MX_RTC_Init+0x44>)
 8006414:	f7fd f8ea 	bl	80035ec <HAL_RTC_Init>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800641e:	f000 fe6f 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8006422:	bf00      	nop
 8006424:	bd80      	pop	{r7, pc}
 8006426:	bf00      	nop
 8006428:	200007d0 	.word	0x200007d0
 800642c:	40002800 	.word	0x40002800

08006430 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006434:	4b17      	ldr	r3, [pc, #92]	; (8006494 <MX_SPI2_Init+0x64>)
 8006436:	4a18      	ldr	r2, [pc, #96]	; (8006498 <MX_SPI2_Init+0x68>)
 8006438:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800643a:	4b16      	ldr	r3, [pc, #88]	; (8006494 <MX_SPI2_Init+0x64>)
 800643c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8006440:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006442:	4b14      	ldr	r3, [pc, #80]	; (8006494 <MX_SPI2_Init+0x64>)
 8006444:	2200      	movs	r2, #0
 8006446:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006448:	4b12      	ldr	r3, [pc, #72]	; (8006494 <MX_SPI2_Init+0x64>)
 800644a:	2200      	movs	r2, #0
 800644c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800644e:	4b11      	ldr	r3, [pc, #68]	; (8006494 <MX_SPI2_Init+0x64>)
 8006450:	2200      	movs	r2, #0
 8006452:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006454:	4b0f      	ldr	r3, [pc, #60]	; (8006494 <MX_SPI2_Init+0x64>)
 8006456:	2200      	movs	r2, #0
 8006458:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800645a:	4b0e      	ldr	r3, [pc, #56]	; (8006494 <MX_SPI2_Init+0x64>)
 800645c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006460:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006462:	4b0c      	ldr	r3, [pc, #48]	; (8006494 <MX_SPI2_Init+0x64>)
 8006464:	2200      	movs	r2, #0
 8006466:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006468:	4b0a      	ldr	r3, [pc, #40]	; (8006494 <MX_SPI2_Init+0x64>)
 800646a:	2200      	movs	r2, #0
 800646c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800646e:	4b09      	ldr	r3, [pc, #36]	; (8006494 <MX_SPI2_Init+0x64>)
 8006470:	2200      	movs	r2, #0
 8006472:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006474:	4b07      	ldr	r3, [pc, #28]	; (8006494 <MX_SPI2_Init+0x64>)
 8006476:	2200      	movs	r2, #0
 8006478:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800647a:	4b06      	ldr	r3, [pc, #24]	; (8006494 <MX_SPI2_Init+0x64>)
 800647c:	220a      	movs	r2, #10
 800647e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006480:	4804      	ldr	r0, [pc, #16]	; (8006494 <MX_SPI2_Init+0x64>)
 8006482:	f7fd f998 	bl	80037b6 <HAL_SPI_Init>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d001      	beq.n	8006490 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800648c:	f000 fe38 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8006490:	bf00      	nop
 8006492:	bd80      	pop	{r7, pc}
 8006494:	20000414 	.word	0x20000414
 8006498:	40003800 	.word	0x40003800

0800649c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b096      	sub	sp, #88	; 0x58
 80064a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80064a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80064a6:	2200      	movs	r2, #0
 80064a8:	601a      	str	r2, [r3, #0]
 80064aa:	605a      	str	r2, [r3, #4]
 80064ac:	609a      	str	r2, [r3, #8]
 80064ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80064b4:	2200      	movs	r2, #0
 80064b6:	601a      	str	r2, [r3, #0]
 80064b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80064ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064be:	2200      	movs	r2, #0
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	605a      	str	r2, [r3, #4]
 80064c4:	609a      	str	r2, [r3, #8]
 80064c6:	60da      	str	r2, [r3, #12]
 80064c8:	611a      	str	r2, [r3, #16]
 80064ca:	615a      	str	r2, [r3, #20]
 80064cc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80064ce:	1d3b      	adds	r3, r7, #4
 80064d0:	2220      	movs	r2, #32
 80064d2:	2100      	movs	r1, #0
 80064d4:	4618      	mov	r0, r3
 80064d6:	f005 fa04 	bl	800b8e2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80064da:	4b51      	ldr	r3, [pc, #324]	; (8006620 <MX_TIM1_Init+0x184>)
 80064dc:	4a51      	ldr	r2, [pc, #324]	; (8006624 <MX_TIM1_Init+0x188>)
 80064de:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 89;
 80064e0:	4b4f      	ldr	r3, [pc, #316]	; (8006620 <MX_TIM1_Init+0x184>)
 80064e2:	2259      	movs	r2, #89	; 0x59
 80064e4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064e6:	4b4e      	ldr	r3, [pc, #312]	; (8006620 <MX_TIM1_Init+0x184>)
 80064e8:	2200      	movs	r2, #0
 80064ea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 80064ec:	4b4c      	ldr	r3, [pc, #304]	; (8006620 <MX_TIM1_Init+0x184>)
 80064ee:	f644 6220 	movw	r2, #20000	; 0x4e20
 80064f2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80064f4:	4b4a      	ldr	r3, [pc, #296]	; (8006620 <MX_TIM1_Init+0x184>)
 80064f6:	2200      	movs	r2, #0
 80064f8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80064fa:	4b49      	ldr	r3, [pc, #292]	; (8006620 <MX_TIM1_Init+0x184>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006500:	4b47      	ldr	r3, [pc, #284]	; (8006620 <MX_TIM1_Init+0x184>)
 8006502:	2200      	movs	r2, #0
 8006504:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006506:	4846      	ldr	r0, [pc, #280]	; (8006620 <MX_TIM1_Init+0x184>)
 8006508:	f7fd f9b8 	bl	800387c <HAL_TIM_Base_Init>
 800650c:	4603      	mov	r3, r0
 800650e:	2b00      	cmp	r3, #0
 8006510:	d001      	beq.n	8006516 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006512:	f000 fdf5 	bl	8007100 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006516:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800651a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800651c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006520:	4619      	mov	r1, r3
 8006522:	483f      	ldr	r0, [pc, #252]	; (8006620 <MX_TIM1_Init+0x184>)
 8006524:	f7fd fcac 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800652e:	f000 fde7 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006532:	483b      	ldr	r0, [pc, #236]	; (8006620 <MX_TIM1_Init+0x184>)
 8006534:	f7fd fa15 	bl	8003962 <HAL_TIM_PWM_Init>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d001      	beq.n	8006542 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800653e:	f000 fddf 	bl	8007100 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006542:	2300      	movs	r3, #0
 8006544:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006546:	2300      	movs	r3, #0
 8006548:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800654a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800654e:	4619      	mov	r1, r3
 8006550:	4833      	ldr	r0, [pc, #204]	; (8006620 <MX_TIM1_Init+0x184>)
 8006552:	f7fe f885 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d001      	beq.n	8006560 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800655c:	f000 fdd0 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006560:	2360      	movs	r3, #96	; 0x60
 8006562:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1500;
 8006564:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006568:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800656a:	2300      	movs	r3, #0
 800656c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800656e:	2300      	movs	r3, #0
 8006570:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006572:	2300      	movs	r3, #0
 8006574:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006576:	2300      	movs	r3, #0
 8006578:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800657a:	2300      	movs	r3, #0
 800657c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800657e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006582:	2200      	movs	r2, #0
 8006584:	4619      	mov	r1, r3
 8006586:	4826      	ldr	r0, [pc, #152]	; (8006620 <MX_TIM1_Init+0x184>)
 8006588:	f7fd fbb4 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 800658c:	4603      	mov	r3, r0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d001      	beq.n	8006596 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8006592:	f000 fdb5 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006596:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800659a:	2204      	movs	r2, #4
 800659c:	4619      	mov	r1, r3
 800659e:	4820      	ldr	r0, [pc, #128]	; (8006620 <MX_TIM1_Init+0x184>)
 80065a0:	f7fd fba8 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d001      	beq.n	80065ae <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80065aa:	f000 fda9 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80065ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065b2:	2208      	movs	r2, #8
 80065b4:	4619      	mov	r1, r3
 80065b6:	481a      	ldr	r0, [pc, #104]	; (8006620 <MX_TIM1_Init+0x184>)
 80065b8:	f7fd fb9c 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80065c2:	f000 fd9d 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80065c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065ca:	220c      	movs	r2, #12
 80065cc:	4619      	mov	r1, r3
 80065ce:	4814      	ldr	r0, [pc, #80]	; (8006620 <MX_TIM1_Init+0x184>)
 80065d0:	f7fd fb90 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 80065d4:	4603      	mov	r3, r0
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d001      	beq.n	80065de <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80065da:	f000 fd91 	bl	8007100 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80065de:	2300      	movs	r3, #0
 80065e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80065e2:	2300      	movs	r3, #0
 80065e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80065e6:	2300      	movs	r3, #0
 80065e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80065ea:	2300      	movs	r3, #0
 80065ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80065f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80065f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80065f8:	2300      	movs	r3, #0
 80065fa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80065fc:	1d3b      	adds	r3, r7, #4
 80065fe:	4619      	mov	r1, r3
 8006600:	4807      	ldr	r0, [pc, #28]	; (8006620 <MX_TIM1_Init+0x184>)
 8006602:	f7fe f8a9 	bl	8004758 <HAL_TIMEx_ConfigBreakDeadTime>
 8006606:	4603      	mov	r3, r0
 8006608:	2b00      	cmp	r3, #0
 800660a:	d001      	beq.n	8006610 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 800660c:	f000 fd78 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006610:	4803      	ldr	r0, [pc, #12]	; (8006620 <MX_TIM1_Init+0x184>)
 8006612:	f004 fc13 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006616:	bf00      	nop
 8006618:	3758      	adds	r7, #88	; 0x58
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	200007f0 	.word	0x200007f0
 8006624:	40010000 	.word	0x40010000

08006628 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b08e      	sub	sp, #56	; 0x38
 800662c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800662e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006632:	2200      	movs	r2, #0
 8006634:	601a      	str	r2, [r3, #0]
 8006636:	605a      	str	r2, [r3, #4]
 8006638:	609a      	str	r2, [r3, #8]
 800663a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800663c:	f107 0320 	add.w	r3, r7, #32
 8006640:	2200      	movs	r2, #0
 8006642:	601a      	str	r2, [r3, #0]
 8006644:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006646:	1d3b      	adds	r3, r7, #4
 8006648:	2200      	movs	r2, #0
 800664a:	601a      	str	r2, [r3, #0]
 800664c:	605a      	str	r2, [r3, #4]
 800664e:	609a      	str	r2, [r3, #8]
 8006650:	60da      	str	r2, [r3, #12]
 8006652:	611a      	str	r2, [r3, #16]
 8006654:	615a      	str	r2, [r3, #20]
 8006656:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006658:	4b3e      	ldr	r3, [pc, #248]	; (8006754 <MX_TIM2_Init+0x12c>)
 800665a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800665e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8006660:	4b3c      	ldr	r3, [pc, #240]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006662:	2259      	movs	r2, #89	; 0x59
 8006664:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006666:	4b3b      	ldr	r3, [pc, #236]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006668:	2200      	movs	r2, #0
 800666a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 800666c:	4b39      	ldr	r3, [pc, #228]	; (8006754 <MX_TIM2_Init+0x12c>)
 800666e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006672:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006674:	4b37      	ldr	r3, [pc, #220]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006676:	2200      	movs	r2, #0
 8006678:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800667a:	4b36      	ldr	r3, [pc, #216]	; (8006754 <MX_TIM2_Init+0x12c>)
 800667c:	2200      	movs	r2, #0
 800667e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006680:	4834      	ldr	r0, [pc, #208]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006682:	f7fd f8fb 	bl	800387c <HAL_TIM_Base_Init>
 8006686:	4603      	mov	r3, r0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d001      	beq.n	8006690 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800668c:	f000 fd38 	bl	8007100 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006694:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006696:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800669a:	4619      	mov	r1, r3
 800669c:	482d      	ldr	r0, [pc, #180]	; (8006754 <MX_TIM2_Init+0x12c>)
 800669e:	f7fd fbef 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d001      	beq.n	80066ac <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80066a8:	f000 fd2a 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80066ac:	4829      	ldr	r0, [pc, #164]	; (8006754 <MX_TIM2_Init+0x12c>)
 80066ae:	f7fd f958 	bl	8003962 <HAL_TIM_PWM_Init>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80066b8:	f000 fd22 	bl	8007100 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80066bc:	2300      	movs	r3, #0
 80066be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80066c0:	2300      	movs	r3, #0
 80066c2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80066c4:	f107 0320 	add.w	r3, r7, #32
 80066c8:	4619      	mov	r1, r3
 80066ca:	4822      	ldr	r0, [pc, #136]	; (8006754 <MX_TIM2_Init+0x12c>)
 80066cc:	f7fd ffc8 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 80066d0:	4603      	mov	r3, r0
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d001      	beq.n	80066da <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80066d6:	f000 fd13 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80066da:	2360      	movs	r3, #96	; 0x60
 80066dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80066de:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80066e2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80066e4:	2300      	movs	r3, #0
 80066e6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80066e8:	2300      	movs	r3, #0
 80066ea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80066ec:	1d3b      	adds	r3, r7, #4
 80066ee:	2200      	movs	r2, #0
 80066f0:	4619      	mov	r1, r3
 80066f2:	4818      	ldr	r0, [pc, #96]	; (8006754 <MX_TIM2_Init+0x12c>)
 80066f4:	f7fd fafe 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d001      	beq.n	8006702 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80066fe:	f000 fcff 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006702:	1d3b      	adds	r3, r7, #4
 8006704:	2204      	movs	r2, #4
 8006706:	4619      	mov	r1, r3
 8006708:	4812      	ldr	r0, [pc, #72]	; (8006754 <MX_TIM2_Init+0x12c>)
 800670a:	f7fd faf3 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 800670e:	4603      	mov	r3, r0
 8006710:	2b00      	cmp	r3, #0
 8006712:	d001      	beq.n	8006718 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8006714:	f000 fcf4 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006718:	1d3b      	adds	r3, r7, #4
 800671a:	2208      	movs	r2, #8
 800671c:	4619      	mov	r1, r3
 800671e:	480d      	ldr	r0, [pc, #52]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006720:	f7fd fae8 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 800672a:	f000 fce9 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800672e:	1d3b      	adds	r3, r7, #4
 8006730:	220c      	movs	r2, #12
 8006732:	4619      	mov	r1, r3
 8006734:	4807      	ldr	r0, [pc, #28]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006736:	f7fd fadd 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d001      	beq.n	8006744 <MX_TIM2_Init+0x11c>
  {
    Error_Handler();
 8006740:	f000 fcde 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8006744:	4803      	ldr	r0, [pc, #12]	; (8006754 <MX_TIM2_Init+0x12c>)
 8006746:	f004 fb79 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 800674a:	bf00      	nop
 800674c:	3738      	adds	r7, #56	; 0x38
 800674e:	46bd      	mov	sp, r7
 8006750:	bd80      	pop	{r7, pc}
 8006752:	bf00      	nop
 8006754:	20000870 	.word	0x20000870

08006758 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b08e      	sub	sp, #56	; 0x38
 800675c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800675e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006762:	2200      	movs	r2, #0
 8006764:	601a      	str	r2, [r3, #0]
 8006766:	605a      	str	r2, [r3, #4]
 8006768:	609a      	str	r2, [r3, #8]
 800676a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800676c:	f107 0320 	add.w	r3, r7, #32
 8006770:	2200      	movs	r2, #0
 8006772:	601a      	str	r2, [r3, #0]
 8006774:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006776:	1d3b      	adds	r3, r7, #4
 8006778:	2200      	movs	r2, #0
 800677a:	601a      	str	r2, [r3, #0]
 800677c:	605a      	str	r2, [r3, #4]
 800677e:	609a      	str	r2, [r3, #8]
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	611a      	str	r2, [r3, #16]
 8006784:	615a      	str	r2, [r3, #20]
 8006786:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8006788:	4b3d      	ldr	r3, [pc, #244]	; (8006880 <MX_TIM3_Init+0x128>)
 800678a:	4a3e      	ldr	r2, [pc, #248]	; (8006884 <MX_TIM3_Init+0x12c>)
 800678c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 89;
 800678e:	4b3c      	ldr	r3, [pc, #240]	; (8006880 <MX_TIM3_Init+0x128>)
 8006790:	2259      	movs	r2, #89	; 0x59
 8006792:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006794:	4b3a      	ldr	r3, [pc, #232]	; (8006880 <MX_TIM3_Init+0x128>)
 8006796:	2200      	movs	r2, #0
 8006798:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 800679a:	4b39      	ldr	r3, [pc, #228]	; (8006880 <MX_TIM3_Init+0x128>)
 800679c:	f644 6220 	movw	r2, #20000	; 0x4e20
 80067a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80067a2:	4b37      	ldr	r3, [pc, #220]	; (8006880 <MX_TIM3_Init+0x128>)
 80067a4:	2200      	movs	r2, #0
 80067a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067a8:	4b35      	ldr	r3, [pc, #212]	; (8006880 <MX_TIM3_Init+0x128>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80067ae:	4834      	ldr	r0, [pc, #208]	; (8006880 <MX_TIM3_Init+0x128>)
 80067b0:	f7fd f864 	bl	800387c <HAL_TIM_Base_Init>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d001      	beq.n	80067be <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80067ba:	f000 fca1 	bl	8007100 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80067be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067c2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80067c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80067c8:	4619      	mov	r1, r3
 80067ca:	482d      	ldr	r0, [pc, #180]	; (8006880 <MX_TIM3_Init+0x128>)
 80067cc:	f7fd fb58 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80067d6:	f000 fc93 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80067da:	4829      	ldr	r0, [pc, #164]	; (8006880 <MX_TIM3_Init+0x128>)
 80067dc:	f7fd f8c1 	bl	8003962 <HAL_TIM_PWM_Init>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80067e6:	f000 fc8b 	bl	8007100 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067ea:	2300      	movs	r3, #0
 80067ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067ee:	2300      	movs	r3, #0
 80067f0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80067f2:	f107 0320 	add.w	r3, r7, #32
 80067f6:	4619      	mov	r1, r3
 80067f8:	4821      	ldr	r0, [pc, #132]	; (8006880 <MX_TIM3_Init+0x128>)
 80067fa:	f7fd ff31 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d001      	beq.n	8006808 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8006804:	f000 fc7c 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006808:	2360      	movs	r3, #96	; 0x60
 800680a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 800680c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006810:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006812:	2300      	movs	r3, #0
 8006814:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006816:	2300      	movs	r3, #0
 8006818:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800681a:	1d3b      	adds	r3, r7, #4
 800681c:	2200      	movs	r2, #0
 800681e:	4619      	mov	r1, r3
 8006820:	4817      	ldr	r0, [pc, #92]	; (8006880 <MX_TIM3_Init+0x128>)
 8006822:	f7fd fa67 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006826:	4603      	mov	r3, r0
 8006828:	2b00      	cmp	r3, #0
 800682a:	d001      	beq.n	8006830 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800682c:	f000 fc68 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006830:	1d3b      	adds	r3, r7, #4
 8006832:	2204      	movs	r2, #4
 8006834:	4619      	mov	r1, r3
 8006836:	4812      	ldr	r0, [pc, #72]	; (8006880 <MX_TIM3_Init+0x128>)
 8006838:	f7fd fa5c 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 800683c:	4603      	mov	r3, r0
 800683e:	2b00      	cmp	r3, #0
 8006840:	d001      	beq.n	8006846 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8006842:	f000 fc5d 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006846:	1d3b      	adds	r3, r7, #4
 8006848:	2208      	movs	r2, #8
 800684a:	4619      	mov	r1, r3
 800684c:	480c      	ldr	r0, [pc, #48]	; (8006880 <MX_TIM3_Init+0x128>)
 800684e:	f7fd fa51 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d001      	beq.n	800685c <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8006858:	f000 fc52 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800685c:	1d3b      	adds	r3, r7, #4
 800685e:	220c      	movs	r2, #12
 8006860:	4619      	mov	r1, r3
 8006862:	4807      	ldr	r0, [pc, #28]	; (8006880 <MX_TIM3_Init+0x128>)
 8006864:	f7fd fa46 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d001      	beq.n	8006872 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 800686e:	f000 fc47 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8006872:	4803      	ldr	r0, [pc, #12]	; (8006880 <MX_TIM3_Init+0x128>)
 8006874:	f004 fae2 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006878:	bf00      	nop
 800687a:	3738      	adds	r7, #56	; 0x38
 800687c:	46bd      	mov	sp, r7
 800687e:	bd80      	pop	{r7, pc}
 8006880:	20000628 	.word	0x20000628
 8006884:	40000400 	.word	0x40000400

08006888 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b08a      	sub	sp, #40	; 0x28
 800688c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800688e:	f107 0320 	add.w	r3, r7, #32
 8006892:	2200      	movs	r2, #0
 8006894:	601a      	str	r2, [r3, #0]
 8006896:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006898:	1d3b      	adds	r3, r7, #4
 800689a:	2200      	movs	r2, #0
 800689c:	601a      	str	r2, [r3, #0]
 800689e:	605a      	str	r2, [r3, #4]
 80068a0:	609a      	str	r2, [r3, #8]
 80068a2:	60da      	str	r2, [r3, #12]
 80068a4:	611a      	str	r2, [r3, #16]
 80068a6:	615a      	str	r2, [r3, #20]
 80068a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80068aa:	4b28      	ldr	r3, [pc, #160]	; (800694c <MX_TIM5_Init+0xc4>)
 80068ac:	4a28      	ldr	r2, [pc, #160]	; (8006950 <MX_TIM5_Init+0xc8>)
 80068ae:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 89;
 80068b0:	4b26      	ldr	r3, [pc, #152]	; (800694c <MX_TIM5_Init+0xc4>)
 80068b2:	2259      	movs	r2, #89	; 0x59
 80068b4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068b6:	4b25      	ldr	r3, [pc, #148]	; (800694c <MX_TIM5_Init+0xc4>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 20000;
 80068bc:	4b23      	ldr	r3, [pc, #140]	; (800694c <MX_TIM5_Init+0xc4>)
 80068be:	f644 6220 	movw	r2, #20000	; 0x4e20
 80068c2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068c4:	4b21      	ldr	r3, [pc, #132]	; (800694c <MX_TIM5_Init+0xc4>)
 80068c6:	2200      	movs	r2, #0
 80068c8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068ca:	4b20      	ldr	r3, [pc, #128]	; (800694c <MX_TIM5_Init+0xc4>)
 80068cc:	2200      	movs	r2, #0
 80068ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80068d0:	481e      	ldr	r0, [pc, #120]	; (800694c <MX_TIM5_Init+0xc4>)
 80068d2:	f7fd f846 	bl	8003962 <HAL_TIM_PWM_Init>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 80068dc:	f000 fc10 	bl	8007100 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068e0:	2300      	movs	r3, #0
 80068e2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068e4:	2300      	movs	r3, #0
 80068e6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80068e8:	f107 0320 	add.w	r3, r7, #32
 80068ec:	4619      	mov	r1, r3
 80068ee:	4817      	ldr	r0, [pc, #92]	; (800694c <MX_TIM5_Init+0xc4>)
 80068f0:	f7fd feb6 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 80068f4:	4603      	mov	r3, r0
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d001      	beq.n	80068fe <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 80068fa:	f000 fc01 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80068fe:	2360      	movs	r3, #96	; 0x60
 8006900:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8006902:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006906:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006908:	2300      	movs	r3, #0
 800690a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800690c:	2300      	movs	r3, #0
 800690e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006910:	1d3b      	adds	r3, r7, #4
 8006912:	2200      	movs	r2, #0
 8006914:	4619      	mov	r1, r3
 8006916:	480d      	ldr	r0, [pc, #52]	; (800694c <MX_TIM5_Init+0xc4>)
 8006918:	f7fd f9ec 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d001      	beq.n	8006926 <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8006922:	f000 fbed 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006926:	1d3b      	adds	r3, r7, #4
 8006928:	2204      	movs	r2, #4
 800692a:	4619      	mov	r1, r3
 800692c:	4807      	ldr	r0, [pc, #28]	; (800694c <MX_TIM5_Init+0xc4>)
 800692e:	f7fd f9e1 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006932:	4603      	mov	r3, r0
 8006934:	2b00      	cmp	r3, #0
 8006936:	d001      	beq.n	800693c <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8006938:	f000 fbe2 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800693c:	4803      	ldr	r0, [pc, #12]	; (800694c <MX_TIM5_Init+0xc4>)
 800693e:	f004 fa7d 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006942:	bf00      	nop
 8006944:	3728      	adds	r7, #40	; 0x28
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	200005e8 	.word	0x200005e8
 8006950:	40000c00 	.word	0x40000c00

08006954 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b096      	sub	sp, #88	; 0x58
 8006958:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800695a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800695e:	2200      	movs	r2, #0
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	605a      	str	r2, [r3, #4]
 8006964:	609a      	str	r2, [r3, #8]
 8006966:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006968:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800696c:	2200      	movs	r2, #0
 800696e:	601a      	str	r2, [r3, #0]
 8006970:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006972:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
 800697a:	605a      	str	r2, [r3, #4]
 800697c:	609a      	str	r2, [r3, #8]
 800697e:	60da      	str	r2, [r3, #12]
 8006980:	611a      	str	r2, [r3, #16]
 8006982:	615a      	str	r2, [r3, #20]
 8006984:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006986:	1d3b      	adds	r3, r7, #4
 8006988:	2220      	movs	r2, #32
 800698a:	2100      	movs	r1, #0
 800698c:	4618      	mov	r0, r3
 800698e:	f004 ffa8 	bl	800b8e2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8006992:	4b51      	ldr	r3, [pc, #324]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006994:	4a51      	ldr	r2, [pc, #324]	; (8006adc <MX_TIM8_Init+0x188>)
 8006996:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 89;
 8006998:	4b4f      	ldr	r3, [pc, #316]	; (8006ad8 <MX_TIM8_Init+0x184>)
 800699a:	2259      	movs	r2, #89	; 0x59
 800699c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800699e:	4b4e      	ldr	r3, [pc, #312]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069a0:	2200      	movs	r2, #0
 80069a2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 20000;
 80069a4:	4b4c      	ldr	r3, [pc, #304]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069a6:	f644 6220 	movw	r2, #20000	; 0x4e20
 80069aa:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80069ac:	4b4a      	ldr	r3, [pc, #296]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069ae:	2200      	movs	r2, #0
 80069b0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80069b2:	4b49      	ldr	r3, [pc, #292]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069b4:	2200      	movs	r2, #0
 80069b6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80069b8:	4b47      	ldr	r3, [pc, #284]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80069be:	4846      	ldr	r0, [pc, #280]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069c0:	f7fc ff5c 	bl	800387c <HAL_TIM_Base_Init>
 80069c4:	4603      	mov	r3, r0
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80069ca:	f000 fb99 	bl	8007100 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80069ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069d2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80069d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80069d8:	4619      	mov	r1, r3
 80069da:	483f      	ldr	r0, [pc, #252]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069dc:	f7fd fa50 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d001      	beq.n	80069ea <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 80069e6:	f000 fb8b 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80069ea:	483b      	ldr	r0, [pc, #236]	; (8006ad8 <MX_TIM8_Init+0x184>)
 80069ec:	f7fc ffb9 	bl	8003962 <HAL_TIM_PWM_Init>
 80069f0:	4603      	mov	r3, r0
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d001      	beq.n	80069fa <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80069f6:	f000 fb83 	bl	8007100 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80069fa:	2300      	movs	r3, #0
 80069fc:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80069fe:	2300      	movs	r3, #0
 8006a00:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006a02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006a06:	4619      	mov	r1, r3
 8006a08:	4833      	ldr	r0, [pc, #204]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006a0a:	f7fd fe29 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8006a14:	f000 fb74 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a18:	2360      	movs	r3, #96	; 0x60
 8006a1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1500;
 8006a1c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006a20:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a22:	2300      	movs	r3, #0
 8006a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006a26:	2300      	movs	r3, #0
 8006a28:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006a32:	2300      	movs	r3, #0
 8006a34:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a36:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4826      	ldr	r0, [pc, #152]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006a40:	f7fd f958 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006a44:	4603      	mov	r3, r0
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d001      	beq.n	8006a4e <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8006a4a:	f000 fb59 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006a4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a52:	2204      	movs	r2, #4
 8006a54:	4619      	mov	r1, r3
 8006a56:	4820      	ldr	r0, [pc, #128]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006a58:	f7fd f94c 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006a5c:	4603      	mov	r3, r0
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8006a62:	f000 fb4d 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a6a:	2208      	movs	r2, #8
 8006a6c:	4619      	mov	r1, r3
 8006a6e:	481a      	ldr	r0, [pc, #104]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006a70:	f7fd f940 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006a74:	4603      	mov	r3, r0
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d001      	beq.n	8006a7e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8006a7a:	f000 fb41 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a82:	220c      	movs	r2, #12
 8006a84:	4619      	mov	r1, r3
 8006a86:	4814      	ldr	r0, [pc, #80]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006a88:	f7fd f934 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d001      	beq.n	8006a96 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 8006a92:	f000 fb35 	bl	8007100 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006a96:	2300      	movs	r3, #0
 8006a98:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006aaa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006aae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006ab4:	1d3b      	adds	r3, r7, #4
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	4807      	ldr	r0, [pc, #28]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006aba:	f7fd fe4d 	bl	8004758 <HAL_TIMEx_ConfigBreakDeadTime>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d001      	beq.n	8006ac8 <MX_TIM8_Init+0x174>
  {
    Error_Handler();
 8006ac4:	f000 fb1c 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8006ac8:	4803      	ldr	r0, [pc, #12]	; (8006ad8 <MX_TIM8_Init+0x184>)
 8006aca:	f004 f9b7 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006ace:	bf00      	nop
 8006ad0:	3758      	adds	r7, #88	; 0x58
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	200004b4 	.word	0x200004b4
 8006adc:	40010400 	.word	0x40010400

08006ae0 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b088      	sub	sp, #32
 8006ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006ae6:	1d3b      	adds	r3, r7, #4
 8006ae8:	2200      	movs	r2, #0
 8006aea:	601a      	str	r2, [r3, #0]
 8006aec:	605a      	str	r2, [r3, #4]
 8006aee:	609a      	str	r2, [r3, #8]
 8006af0:	60da      	str	r2, [r3, #12]
 8006af2:	611a      	str	r2, [r3, #16]
 8006af4:	615a      	str	r2, [r3, #20]
 8006af6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8006af8:	4b1e      	ldr	r3, [pc, #120]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006afa:	4a1f      	ldr	r2, [pc, #124]	; (8006b78 <MX_TIM10_Init+0x98>)
 8006afc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 89;
 8006afe:	4b1d      	ldr	r3, [pc, #116]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b00:	2259      	movs	r2, #89	; 0x59
 8006b02:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b04:	4b1b      	ldr	r3, [pc, #108]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b06:	2200      	movs	r2, #0
 8006b08:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 20000;
 8006b0a:	4b1a      	ldr	r3, [pc, #104]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b0c:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006b10:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b12:	4b18      	ldr	r3, [pc, #96]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b14:	2200      	movs	r2, #0
 8006b16:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b18:	4b16      	ldr	r3, [pc, #88]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8006b1e:	4815      	ldr	r0, [pc, #84]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b20:	f7fc feac 	bl	800387c <HAL_TIM_Base_Init>
 8006b24:	4603      	mov	r3, r0
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d001      	beq.n	8006b2e <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8006b2a:	f000 fae9 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 8006b2e:	4811      	ldr	r0, [pc, #68]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b30:	f7fc ff17 	bl	8003962 <HAL_TIM_PWM_Init>
 8006b34:	4603      	mov	r3, r0
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d001      	beq.n	8006b3e <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8006b3a:	f000 fae1 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b3e:	2360      	movs	r3, #96	; 0x60
 8006b40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8006b42:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006b46:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b50:	1d3b      	adds	r3, r7, #4
 8006b52:	2200      	movs	r2, #0
 8006b54:	4619      	mov	r1, r3
 8006b56:	4807      	ldr	r0, [pc, #28]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b58:	f7fd f8cc 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d001      	beq.n	8006b66 <MX_TIM10_Init+0x86>
  {
    Error_Handler();
 8006b62:	f000 facd 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8006b66:	4803      	ldr	r0, [pc, #12]	; (8006b74 <MX_TIM10_Init+0x94>)
 8006b68:	f004 f968 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006b6c:	bf00      	nop
 8006b6e:	3720      	adds	r7, #32
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}
 8006b74:	20000548 	.word	0x20000548
 8006b78:	40014400 	.word	0x40014400

08006b7c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b088      	sub	sp, #32
 8006b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006b82:	1d3b      	adds	r3, r7, #4
 8006b84:	2200      	movs	r2, #0
 8006b86:	601a      	str	r2, [r3, #0]
 8006b88:	605a      	str	r2, [r3, #4]
 8006b8a:	609a      	str	r2, [r3, #8]
 8006b8c:	60da      	str	r2, [r3, #12]
 8006b8e:	611a      	str	r2, [r3, #16]
 8006b90:	615a      	str	r2, [r3, #20]
 8006b92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8006b94:	4b1e      	ldr	r3, [pc, #120]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006b96:	4a1f      	ldr	r2, [pc, #124]	; (8006c14 <MX_TIM11_Init+0x98>)
 8006b98:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 89;
 8006b9a:	4b1d      	ldr	r3, [pc, #116]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006b9c:	2259      	movs	r2, #89	; 0x59
 8006b9e:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006ba0:	4b1b      	ldr	r3, [pc, #108]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 20000;
 8006ba6:	4b1a      	ldr	r3, [pc, #104]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006ba8:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006bac:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006bae:	4b18      	ldr	r3, [pc, #96]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006bb4:	4b16      	ldr	r3, [pc, #88]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8006bba:	4815      	ldr	r0, [pc, #84]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006bbc:	f7fc fe5e 	bl	800387c <HAL_TIM_Base_Init>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d001      	beq.n	8006bca <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8006bc6:	f000 fa9b 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8006bca:	4811      	ldr	r0, [pc, #68]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006bcc:	f7fc fec9 	bl	8003962 <HAL_TIM_PWM_Init>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d001      	beq.n	8006bda <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8006bd6:	f000 fa93 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006bda:	2360      	movs	r3, #96	; 0x60
 8006bdc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8006bde:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006be2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006be4:	2300      	movs	r3, #0
 8006be6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006be8:	2300      	movs	r3, #0
 8006bea:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006bec:	1d3b      	adds	r3, r7, #4
 8006bee:	2200      	movs	r2, #0
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	4807      	ldr	r0, [pc, #28]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006bf4:	f7fd f87e 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d001      	beq.n	8006c02 <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8006bfe:	f000 fa7f 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8006c02:	4803      	ldr	r0, [pc, #12]	; (8006c10 <MX_TIM11_Init+0x94>)
 8006c04:	f004 f91a 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006c08:	bf00      	nop
 8006c0a:	3720      	adds	r7, #32
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	20000790 	.word	0x20000790
 8006c14:	40014800 	.word	0x40014800

08006c18 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b08c      	sub	sp, #48	; 0x30
 8006c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006c1e:	f107 0320 	add.w	r3, r7, #32
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
 8006c26:	605a      	str	r2, [r3, #4]
 8006c28:	609a      	str	r2, [r3, #8]
 8006c2a:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006c2c:	1d3b      	adds	r3, r7, #4
 8006c2e:	2200      	movs	r2, #0
 8006c30:	601a      	str	r2, [r3, #0]
 8006c32:	605a      	str	r2, [r3, #4]
 8006c34:	609a      	str	r2, [r3, #8]
 8006c36:	60da      	str	r2, [r3, #12]
 8006c38:	611a      	str	r2, [r3, #16]
 8006c3a:	615a      	str	r2, [r3, #20]
 8006c3c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8006c3e:	4b25      	ldr	r3, [pc, #148]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c40:	4a25      	ldr	r2, [pc, #148]	; (8006cd8 <MX_TIM12_Init+0xc0>)
 8006c42:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8006c44:	4b23      	ldr	r3, [pc, #140]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c46:	2200      	movs	r2, #0
 8006c48:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c4a:	4b22      	ldr	r3, [pc, #136]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 0;
 8006c50:	4b20      	ldr	r3, [pc, #128]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c52:	2200      	movs	r2, #0
 8006c54:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c56:	4b1f      	ldr	r3, [pc, #124]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c58:	2200      	movs	r2, #0
 8006c5a:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c5c:	4b1d      	ldr	r3, [pc, #116]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c5e:	2200      	movs	r2, #0
 8006c60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8006c62:	481c      	ldr	r0, [pc, #112]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c64:	f7fc fe0a 	bl	800387c <HAL_TIM_Base_Init>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d001      	beq.n	8006c72 <MX_TIM12_Init+0x5a>
  {
    Error_Handler();
 8006c6e:	f000 fa47 	bl	8007100 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006c72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c76:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8006c78:	f107 0320 	add.w	r3, r7, #32
 8006c7c:	4619      	mov	r1, r3
 8006c7e:	4815      	ldr	r0, [pc, #84]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c80:	f7fd f8fe 	bl	8003e80 <HAL_TIM_ConfigClockSource>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <MX_TIM12_Init+0x76>
  {
    Error_Handler();
 8006c8a:	f000 fa39 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8006c8e:	4811      	ldr	r0, [pc, #68]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006c90:	f7fc fe67 	bl	8003962 <HAL_TIM_PWM_Init>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <MX_TIM12_Init+0x86>
  {
    Error_Handler();
 8006c9a:	f000 fa31 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006c9e:	2360      	movs	r3, #96	; 0x60
 8006ca0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006caa:	2300      	movs	r3, #0
 8006cac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006cae:	1d3b      	adds	r3, r7, #4
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4807      	ldr	r0, [pc, #28]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006cb6:	f7fd f81d 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d001      	beq.n	8006cc4 <MX_TIM12_Init+0xac>
  {
    Error_Handler();
 8006cc0:	f000 fa1e 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8006cc4:	4803      	ldr	r0, [pc, #12]	; (8006cd4 <MX_TIM12_Init+0xbc>)
 8006cc6:	f004 f8b9 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006cca:	bf00      	nop
 8006ccc:	3730      	adds	r7, #48	; 0x30
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	20000990 	.word	0x20000990
 8006cd8:	40001800 	.word	0x40001800

08006cdc <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8006ce0:	4b0e      	ldr	r3, [pc, #56]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006ce2:	4a0f      	ldr	r2, [pc, #60]	; (8006d20 <MX_TIM13_Init+0x44>)
 8006ce4:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 89;
 8006ce6:	4b0d      	ldr	r3, [pc, #52]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006ce8:	2259      	movs	r2, #89	; 0x59
 8006cea:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006cec:	4b0b      	ldr	r3, [pc, #44]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006cee:	2200      	movs	r2, #0
 8006cf0:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 20000;
 8006cf2:	4b0a      	ldr	r3, [pc, #40]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006cf4:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006cf8:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006cfa:	4b08      	ldr	r3, [pc, #32]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006d00:	4b06      	ldr	r3, [pc, #24]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006d02:	2200      	movs	r2, #0
 8006d04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8006d06:	4805      	ldr	r0, [pc, #20]	; (8006d1c <MX_TIM13_Init+0x40>)
 8006d08:	f7fc fdb8 	bl	800387c <HAL_TIM_Base_Init>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d001      	beq.n	8006d16 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 8006d12:	f000 f9f5 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8006d16:	bf00      	nop
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000750 	.word	0x20000750
 8006d20:	40001c00 	.word	0x40001c00

08006d24 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b088      	sub	sp, #32
 8006d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8006d2a:	1d3b      	adds	r3, r7, #4
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	601a      	str	r2, [r3, #0]
 8006d30:	605a      	str	r2, [r3, #4]
 8006d32:	609a      	str	r2, [r3, #8]
 8006d34:	60da      	str	r2, [r3, #12]
 8006d36:	611a      	str	r2, [r3, #16]
 8006d38:	615a      	str	r2, [r3, #20]
 8006d3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8006d3c:	4b1e      	ldr	r3, [pc, #120]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d3e:	4a1f      	ldr	r2, [pc, #124]	; (8006dbc <MX_TIM14_Init+0x98>)
 8006d40:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 89;
 8006d42:	4b1d      	ldr	r3, [pc, #116]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d44:	2259      	movs	r2, #89	; 0x59
 8006d46:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006d48:	4b1b      	ldr	r3, [pc, #108]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 20000;
 8006d4e:	4b1a      	ldr	r3, [pc, #104]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d50:	f644 6220 	movw	r2, #20000	; 0x4e20
 8006d54:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006d56:	4b18      	ldr	r3, [pc, #96]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d58:	2200      	movs	r2, #0
 8006d5a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006d5c:	4b16      	ldr	r3, [pc, #88]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d5e:	2200      	movs	r2, #0
 8006d60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8006d62:	4815      	ldr	r0, [pc, #84]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d64:	f7fc fd8a 	bl	800387c <HAL_TIM_Base_Init>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d001      	beq.n	8006d72 <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8006d6e:	f000 f9c7 	bl	8007100 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8006d72:	4811      	ldr	r0, [pc, #68]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d74:	f7fc fdf5 	bl	8003962 <HAL_TIM_PWM_Init>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d001      	beq.n	8006d82 <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8006d7e:	f000 f9bf 	bl	8007100 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006d82:	2360      	movs	r3, #96	; 0x60
 8006d84:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8006d86:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8006d8a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006d90:	2300      	movs	r3, #0
 8006d92:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006d94:	1d3b      	adds	r3, r7, #4
 8006d96:	2200      	movs	r2, #0
 8006d98:	4619      	mov	r1, r3
 8006d9a:	4807      	ldr	r0, [pc, #28]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006d9c:	f7fc ffaa 	bl	8003cf4 <HAL_TIM_PWM_ConfigChannel>
 8006da0:	4603      	mov	r3, r0
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d001      	beq.n	8006daa <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8006da6:	f000 f9ab 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8006daa:	4803      	ldr	r0, [pc, #12]	; (8006db8 <MX_TIM14_Init+0x94>)
 8006dac:	f004 f846 	bl	800ae3c <HAL_TIM_MspPostInit>

}
 8006db0:	bf00      	nop
 8006db2:	3720      	adds	r7, #32
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	20000950 	.word	0x20000950
 8006dbc:	40002000 	.word	0x40002000

08006dc0 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8006dc4:	4b11      	ldr	r3, [pc, #68]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006dc6:	4a12      	ldr	r2, [pc, #72]	; (8006e10 <MX_UART4_Init+0x50>)
 8006dc8:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8006dca:	4b10      	ldr	r3, [pc, #64]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006dcc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006dd0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8006dd2:	4b0e      	ldr	r3, [pc, #56]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006dd4:	2200      	movs	r2, #0
 8006dd6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8006dd8:	4b0c      	ldr	r3, [pc, #48]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006dda:	2200      	movs	r2, #0
 8006ddc:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8006dde:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006de0:	2200      	movs	r2, #0
 8006de2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8006de4:	4b09      	ldr	r3, [pc, #36]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006de6:	220c      	movs	r2, #12
 8006de8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006dea:	4b08      	ldr	r3, [pc, #32]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006dec:	2200      	movs	r2, #0
 8006dee:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8006df0:	4b06      	ldr	r3, [pc, #24]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006df2:	2200      	movs	r2, #0
 8006df4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8006df6:	4805      	ldr	r0, [pc, #20]	; (8006e0c <MX_UART4_Init+0x4c>)
 8006df8:	f7fd fd14 	bl	8004824 <HAL_UART_Init>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8006e02:	f000 f97d 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8006e06:	bf00      	nop
 8006e08:	bd80      	pop	{r7, pc}
 8006e0a:	bf00      	nop
 8006e0c:	20000830 	.word	0x20000830
 8006e10:	40004c00 	.word	0x40004c00

08006e14 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8006e18:	4b11      	ldr	r3, [pc, #68]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e1a:	4a12      	ldr	r2, [pc, #72]	; (8006e64 <MX_UART5_Init+0x50>)
 8006e1c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8006e1e:	4b10      	ldr	r3, [pc, #64]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e20:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006e24:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8006e26:	4b0e      	ldr	r3, [pc, #56]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e28:	2200      	movs	r2, #0
 8006e2a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8006e2c:	4b0c      	ldr	r3, [pc, #48]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e2e:	2200      	movs	r2, #0
 8006e30:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8006e32:	4b0b      	ldr	r3, [pc, #44]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e34:	2200      	movs	r2, #0
 8006e36:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8006e38:	4b09      	ldr	r3, [pc, #36]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e3a:	220c      	movs	r2, #12
 8006e3c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006e3e:	4b08      	ldr	r3, [pc, #32]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e40:	2200      	movs	r2, #0
 8006e42:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e44:	4b06      	ldr	r3, [pc, #24]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e46:	2200      	movs	r2, #0
 8006e48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8006e4a:	4805      	ldr	r0, [pc, #20]	; (8006e60 <MX_UART5_Init+0x4c>)
 8006e4c:	f7fd fcea 	bl	8004824 <HAL_UART_Init>
 8006e50:	4603      	mov	r3, r0
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d001      	beq.n	8006e5a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8006e56:	f000 f953 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8006e5a:	bf00      	nop
 8006e5c:	bd80      	pop	{r7, pc}
 8006e5e:	bf00      	nop
 8006e60:	20000668 	.word	0x20000668
 8006e64:	40005000 	.word	0x40005000

08006e68 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006e6c:	4b11      	ldr	r3, [pc, #68]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e6e:	4a12      	ldr	r2, [pc, #72]	; (8006eb8 <MX_USART2_UART_Init+0x50>)
 8006e70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8006e72:	4b10      	ldr	r3, [pc, #64]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e74:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006e78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006e7a:	4b0e      	ldr	r3, [pc, #56]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006e80:	4b0c      	ldr	r3, [pc, #48]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e82:	2200      	movs	r2, #0
 8006e84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006e86:	4b0b      	ldr	r3, [pc, #44]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e88:	2200      	movs	r2, #0
 8006e8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006e8c:	4b09      	ldr	r3, [pc, #36]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e8e:	220c      	movs	r2, #12
 8006e90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006e92:	4b08      	ldr	r3, [pc, #32]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e94:	2200      	movs	r2, #0
 8006e96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006e98:	4b06      	ldr	r3, [pc, #24]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006e9e:	4805      	ldr	r0, [pc, #20]	; (8006eb4 <MX_USART2_UART_Init+0x4c>)
 8006ea0:	f7fd fcc0 	bl	8004824 <HAL_UART_Init>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d001      	beq.n	8006eae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006eaa:	f000 f929 	bl	8007100 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006eae:	bf00      	nop
 8006eb0:	bd80      	pop	{r7, pc}
 8006eb2:	bf00      	nop
 8006eb4:	200008b0 	.word	0x200008b0
 8006eb8:	40004400 	.word	0x40004400

08006ebc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	607b      	str	r3, [r7, #4]
 8006ec6:	4a24      	ldr	r2, [pc, #144]	; (8006f58 <MX_DMA_Init+0x9c>)
 8006ec8:	4b23      	ldr	r3, [pc, #140]	; (8006f58 <MX_DMA_Init+0x9c>)
 8006eca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ecc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ed2:	4b21      	ldr	r3, [pc, #132]	; (8006f58 <MX_DMA_Init+0x9c>)
 8006ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ed6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006eda:	607b      	str	r3, [r7, #4]
 8006edc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2100      	movs	r1, #0
 8006ee2:	200b      	movs	r0, #11
 8006ee4:	f7fa fc65 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8006ee8:	200b      	movs	r0, #11
 8006eea:	f7fa fc7e 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8006eee:	2200      	movs	r2, #0
 8006ef0:	2100      	movs	r1, #0
 8006ef2:	200d      	movs	r0, #13
 8006ef4:	f7fa fc5d 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8006ef8:	200d      	movs	r0, #13
 8006efa:	f7fa fc76 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8006efe:	2200      	movs	r2, #0
 8006f00:	2100      	movs	r1, #0
 8006f02:	200e      	movs	r0, #14
 8006f04:	f7fa fc55 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8006f08:	200e      	movs	r0, #14
 8006f0a:	f7fa fc6e 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8006f0e:	2200      	movs	r2, #0
 8006f10:	2100      	movs	r1, #0
 8006f12:	200f      	movs	r0, #15
 8006f14:	f7fa fc4d 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8006f18:	200f      	movs	r0, #15
 8006f1a:	f7fa fc66 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8006f1e:	2200      	movs	r2, #0
 8006f20:	2100      	movs	r1, #0
 8006f22:	2010      	movs	r0, #16
 8006f24:	f7fa fc45 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8006f28:	2010      	movs	r0, #16
 8006f2a:	f7fa fc5e 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8006f2e:	2200      	movs	r2, #0
 8006f30:	2100      	movs	r1, #0
 8006f32:	2011      	movs	r0, #17
 8006f34:	f7fa fc3d 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8006f38:	2011      	movs	r0, #17
 8006f3a:	f7fa fc56 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2100      	movs	r1, #0
 8006f42:	202f      	movs	r0, #47	; 0x2f
 8006f44:	f7fa fc35 	bl	80017b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8006f48:	202f      	movs	r0, #47	; 0x2f
 8006f4a:	f7fa fc4e 	bl	80017ea <HAL_NVIC_EnableIRQ>

}
 8006f4e:	bf00      	nop
 8006f50:	3708      	adds	r7, #8
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}
 8006f56:	bf00      	nop
 8006f58:	40023800 	.word	0x40023800

08006f5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b08a      	sub	sp, #40	; 0x28
 8006f60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006f62:	f107 0314 	add.w	r3, r7, #20
 8006f66:	2200      	movs	r2, #0
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	605a      	str	r2, [r3, #4]
 8006f6c:	609a      	str	r2, [r3, #8]
 8006f6e:	60da      	str	r2, [r3, #12]
 8006f70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f72:	2300      	movs	r3, #0
 8006f74:	613b      	str	r3, [r7, #16]
 8006f76:	4a54      	ldr	r2, [pc, #336]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006f78:	4b53      	ldr	r3, [pc, #332]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f7c:	f043 0304 	orr.w	r3, r3, #4
 8006f80:	6313      	str	r3, [r2, #48]	; 0x30
 8006f82:	4b51      	ldr	r3, [pc, #324]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f86:	f003 0304 	and.w	r3, r3, #4
 8006f8a:	613b      	str	r3, [r7, #16]
 8006f8c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60fb      	str	r3, [r7, #12]
 8006f92:	4a4d      	ldr	r2, [pc, #308]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006f94:	4b4c      	ldr	r3, [pc, #304]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8006f9e:	4b4a      	ldr	r3, [pc, #296]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa6:	60fb      	str	r3, [r7, #12]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006faa:	2300      	movs	r3, #0
 8006fac:	60bb      	str	r3, [r7, #8]
 8006fae:	4a46      	ldr	r2, [pc, #280]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fb0:	4b45      	ldr	r3, [pc, #276]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fb4:	f043 0301 	orr.w	r3, r3, #1
 8006fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8006fba:	4b43      	ldr	r3, [pc, #268]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	60bb      	str	r3, [r7, #8]
 8006fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	607b      	str	r3, [r7, #4]
 8006fca:	4a3f      	ldr	r2, [pc, #252]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fcc:	4b3e      	ldr	r3, [pc, #248]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fd0:	f043 0302 	orr.w	r3, r3, #2
 8006fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8006fd6:	4b3c      	ldr	r3, [pc, #240]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fda:	f003 0302 	and.w	r3, r3, #2
 8006fde:	607b      	str	r3, [r7, #4]
 8006fe0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006fe2:	2300      	movs	r3, #0
 8006fe4:	603b      	str	r3, [r7, #0]
 8006fe6:	4a38      	ldr	r2, [pc, #224]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fe8:	4b37      	ldr	r3, [pc, #220]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fec:	f043 0308 	orr.w	r3, r3, #8
 8006ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8006ff2:	4b35      	ldr	r3, [pc, #212]	; (80070c8 <MX_GPIO_Init+0x16c>)
 8006ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ff6:	f003 0308 	and.w	r3, r3, #8
 8006ffa:	603b      	str	r3, [r7, #0]
 8006ffc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED4_GPIO_Port, LED4_Pin, GPIO_PIN_RESET);
 8006ffe:	2200      	movs	r2, #0
 8007000:	2101      	movs	r1, #1
 8007002:	4832      	ldr	r0, [pc, #200]	; (80070cc <MX_GPIO_Init+0x170>)
 8007004:	f7fb f946 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, IO_OUT_1_Pin|IO_OUT_2_Pin, GPIO_PIN_RESET);
 8007008:	2200      	movs	r2, #0
 800700a:	2109      	movs	r1, #9
 800700c:	4830      	ldr	r0, [pc, #192]	; (80070d0 <MX_GPIO_Init+0x174>)
 800700e:	f7fb f941 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 8007012:	2200      	movs	r2, #0
 8007014:	f241 0110 	movw	r1, #4112	; 0x1010
 8007018:	482e      	ldr	r0, [pc, #184]	; (80070d4 <MX_GPIO_Init+0x178>)
 800701a:	f7fb f93b 	bl	8002294 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USR_BUTT_Pin */
  GPIO_InitStruct.Pin = USR_BUTT_Pin;
 800701e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007022:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007024:	2300      	movs	r3, #0
 8007026:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007028:	2300      	movs	r3, #0
 800702a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USR_BUTT_GPIO_Port, &GPIO_InitStruct);
 800702c:	f107 0314 	add.w	r3, r7, #20
 8007030:	4619      	mov	r1, r3
 8007032:	4827      	ldr	r0, [pc, #156]	; (80070d0 <MX_GPIO_Init+0x174>)
 8007034:	f7fa ff84 	bl	8001f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED4_Pin */
  GPIO_InitStruct.Pin = LED4_Pin;
 8007038:	2301      	movs	r3, #1
 800703a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800703c:	2301      	movs	r3, #1
 800703e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007040:	2300      	movs	r3, #0
 8007042:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007044:	2300      	movs	r3, #0
 8007046:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8007048:	f107 0314 	add.w	r3, r7, #20
 800704c:	4619      	mov	r1, r3
 800704e:	481f      	ldr	r0, [pc, #124]	; (80070cc <MX_GPIO_Init+0x170>)
 8007050:	f7fa ff76 	bl	8001f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : IO_IN_2_Pin */
  GPIO_InitStruct.Pin = IO_IN_2_Pin;
 8007054:	2302      	movs	r3, #2
 8007056:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007058:	2300      	movs	r3, #0
 800705a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800705c:	2300      	movs	r3, #0
 800705e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IO_IN_2_GPIO_Port, &GPIO_InitStruct);
 8007060:	f107 0314 	add.w	r3, r7, #20
 8007064:	4619      	mov	r1, r3
 8007066:	4819      	ldr	r0, [pc, #100]	; (80070cc <MX_GPIO_Init+0x170>)
 8007068:	f7fa ff6a 	bl	8001f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : IO_OUT_1_Pin IO_OUT_2_Pin */
  GPIO_InitStruct.Pin = IO_OUT_1_Pin|IO_OUT_2_Pin;
 800706c:	2309      	movs	r3, #9
 800706e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007070:	2301      	movs	r3, #1
 8007072:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007074:	2300      	movs	r3, #0
 8007076:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007078:	2300      	movs	r3, #0
 800707a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800707c:	f107 0314 	add.w	r3, r7, #20
 8007080:	4619      	mov	r1, r3
 8007082:	4813      	ldr	r0, [pc, #76]	; (80070d0 <MX_GPIO_Init+0x174>)
 8007084:	f7fa ff5c 	bl	8001f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_IN_Pin */
  GPIO_InitStruct.Pin = ADC_IN_Pin;
 8007088:	2310      	movs	r3, #16
 800708a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800708c:	2303      	movs	r3, #3
 800708e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007090:	2300      	movs	r3, #0
 8007092:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADC_IN_GPIO_Port, &GPIO_InitStruct);
 8007094:	f107 0314 	add.w	r3, r7, #20
 8007098:	4619      	mov	r1, r3
 800709a:	480f      	ldr	r0, [pc, #60]	; (80070d8 <MX_GPIO_Init+0x17c>)
 800709c:	f7fa ff50 	bl	8001f40 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 80070a0:	f241 0310 	movw	r3, #4112	; 0x1010
 80070a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80070a6:	2301      	movs	r3, #1
 80070a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070aa:	2300      	movs	r3, #0
 80070ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070ae:	2300      	movs	r3, #0
 80070b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80070b2:	f107 0314 	add.w	r3, r7, #20
 80070b6:	4619      	mov	r1, r3
 80070b8:	4806      	ldr	r0, [pc, #24]	; (80070d4 <MX_GPIO_Init+0x178>)
 80070ba:	f7fa ff41 	bl	8001f40 <HAL_GPIO_Init>

}
 80070be:	bf00      	nop
 80070c0:	3728      	adds	r7, #40	; 0x28
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
 80070c6:	bf00      	nop
 80070c8:	40023800 	.word	0x40023800
 80070cc:	40021c00 	.word	0x40021c00
 80070d0:	40020800 	.word	0x40020800
 80070d4:	40020400 	.word	0x40020400
 80070d8:	40020000 	.word	0x40020000

080070dc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b082      	sub	sp, #8
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == htim13.Instance) {
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681a      	ldr	r2, [r3, #0]
 80070e8:	4b04      	ldr	r3, [pc, #16]	; (80070fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	429a      	cmp	r2, r3
 80070ee:	d101      	bne.n	80070f4 <HAL_TIM_PeriodElapsedCallback+0x18>
    // Robot update function
    Robot_Update();
 80070f0:	f001 fdaa 	bl	8008c48 <Robot_Update>
  }
}
 80070f4:	bf00      	nop
 80070f6:	3708      	adds	r7, #8
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}
 80070fc:	20000750 	.word	0x20000750

08007100 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007104:	bf00      	nop
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
	...

08007110 <Robot_Init>:
/**********************************************************
 * @brief Initialise robot
 *
 */
void Robot_Init()
{
 8007110:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007114:	b09b      	sub	sp, #108	; 0x6c
 8007116:	af04      	add	r7, sp, #16
  t_leg *hleg_temp;

  //*********************************************
  // Servo and leg initialisation
  //*********************************************
  Servo_Init(&servo01, &htim3,  TIM_CHANNEL_4); // Servo connector 01 : tim3, ch4  => RRL, 19
 8007118:	220c      	movs	r2, #12
 800711a:	49a3      	ldr	r1, [pc, #652]	; (80073a8 <Robot_Init+0x298>)
 800711c:	48a3      	ldr	r0, [pc, #652]	; (80073ac <Robot_Init+0x29c>)
 800711e:	f003 fa63 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo02, &htim2,  TIM_CHANNEL_4); // Servo connector 02 : tim2, ch4  => RRM, 12
 8007122:	220c      	movs	r2, #12
 8007124:	49a2      	ldr	r1, [pc, #648]	; (80073b0 <Robot_Init+0x2a0>)
 8007126:	48a3      	ldr	r0, [pc, #652]	; (80073b4 <Robot_Init+0x2a4>)
 8007128:	f003 fa5e 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo03, &htim2,  TIM_CHANNEL_3); // Servo connector 03 : tim2, ch3  => RRH, 08
 800712c:	2208      	movs	r2, #8
 800712e:	49a0      	ldr	r1, [pc, #640]	; (80073b0 <Robot_Init+0x2a0>)
 8007130:	48a1      	ldr	r0, [pc, #644]	; (80073b8 <Robot_Init+0x2a8>)
 8007132:	f003 fa59 	bl	800a5e8 <Servo_Init>
  // Servo connector 04 : tim5, ch2 => unused
  // Servo connector 05 : tim3, ch1 => unused
  // Servo connector 06 : tim8, ch2 => unused
  Servo_Init(&servo07, &htim8,  TIM_CHANNEL_3); // Servo connector 07 : tim8, ch3  => RLH, 03
 8007136:	2208      	movs	r2, #8
 8007138:	49a0      	ldr	r1, [pc, #640]	; (80073bc <Robot_Init+0x2ac>)
 800713a:	48a1      	ldr	r0, [pc, #644]	; (80073c0 <Robot_Init+0x2b0>)
 800713c:	f003 fa54 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo08, &htim8,  TIM_CHANNEL_4); // Servo connector 08 : tim8, ch4  => RLM, 11
 8007140:	220c      	movs	r2, #12
 8007142:	499e      	ldr	r1, [pc, #632]	; (80073bc <Robot_Init+0x2ac>)
 8007144:	489f      	ldr	r0, [pc, #636]	; (80073c4 <Robot_Init+0x2b4>)
 8007146:	f003 fa4f 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo09, &htim1,  TIM_CHANNEL_2); // Servo connector 09 : tim1, ch2  => RLL, 16
 800714a:	2204      	movs	r2, #4
 800714c:	499e      	ldr	r1, [pc, #632]	; (80073c8 <Robot_Init+0x2b8>)
 800714e:	489f      	ldr	r0, [pc, #636]	; (80073cc <Robot_Init+0x2bc>)
 8007150:	f003 fa4a 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo10, &htim3,  TIM_CHANNEL_3); // Servo connector 10 : tim3, ch3  => FLL, 13
 8007154:	2208      	movs	r2, #8
 8007156:	4994      	ldr	r1, [pc, #592]	; (80073a8 <Robot_Init+0x298>)
 8007158:	489d      	ldr	r0, [pc, #628]	; (80073d0 <Robot_Init+0x2c0>)
 800715a:	f003 fa45 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo11, &htim14, TIM_CHANNEL_1); // Servo connector 11 : tim14, ch1 => FLM, 05
 800715e:	2200      	movs	r2, #0
 8007160:	499c      	ldr	r1, [pc, #624]	; (80073d4 <Robot_Init+0x2c4>)
 8007162:	489d      	ldr	r0, [pc, #628]	; (80073d8 <Robot_Init+0x2c8>)
 8007164:	f003 fa40 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo12, &htim11, TIM_CHANNEL_1); // Servo connector 12 : tim11, ch1 => FLH, 01
 8007168:	2200      	movs	r2, #0
 800716a:	499c      	ldr	r1, [pc, #624]	; (80073dc <Robot_Init+0x2cc>)
 800716c:	489c      	ldr	r0, [pc, #624]	; (80073e0 <Robot_Init+0x2d0>)
 800716e:	f003 fa3b 	bl	800a5e8 <Servo_Init>
  // Servo connector 13 : tim3, ch2 => unused
  // Servo connector 14 : tim2, ch2 => unused
  // Servo connector 15 : tim1, ch1 => unused
  Servo_Init(&servo16, &htim10, TIM_CHANNEL_1); // Servo connector 16 : tim10, ch1 => FRH, 02
 8007172:	2200      	movs	r2, #0
 8007174:	499b      	ldr	r1, [pc, #620]	; (80073e4 <Robot_Init+0x2d4>)
 8007176:	489c      	ldr	r0, [pc, #624]	; (80073e8 <Robot_Init+0x2d8>)
 8007178:	f003 fa36 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo17, &htim1,  TIM_CHANNEL_4); // Servo connector 17 : tim1, ch4  => FRM, 09
 800717c:	220c      	movs	r2, #12
 800717e:	4992      	ldr	r1, [pc, #584]	; (80073c8 <Robot_Init+0x2b8>)
 8007180:	489a      	ldr	r0, [pc, #616]	; (80073ec <Robot_Init+0x2dc>)
 8007182:	f003 fa31 	bl	800a5e8 <Servo_Init>
  Servo_Init(&servo18, &htim1,  TIM_CHANNEL_3); // Servo connector 18 : tim1, ch3  => FRL, 10
 8007186:	2208      	movs	r2, #8
 8007188:	498f      	ldr	r1, [pc, #572]	; (80073c8 <Robot_Init+0x2b8>)
 800718a:	4899      	ldr	r0, [pc, #612]	; (80073f0 <Robot_Init+0x2e0>)
 800718c:	f003 fa2c 	bl	800a5e8 <Servo_Init>
  robot.hservos[FLH]=&servo12;
  robot.hservos[FRH]=&servo16;
  robot.hservos[FRM]=&servo17;
  robot.hservos[FRL]=&servo18;
#elif defined(STBOARD_BOT_MIDDLE) // STM32 board located bottom middle
  Servo_SetLimits(&servo01, s10_limits); // FRL
 8007190:	4998      	ldr	r1, [pc, #608]	; (80073f4 <Robot_Init+0x2e4>)
 8007192:	4886      	ldr	r0, [pc, #536]	; (80073ac <Robot_Init+0x29c>)
 8007194:	f003 fa48 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo02, s09_limits); // FRM
 8007198:	4997      	ldr	r1, [pc, #604]	; (80073f8 <Robot_Init+0x2e8>)
 800719a:	4886      	ldr	r0, [pc, #536]	; (80073b4 <Robot_Init+0x2a4>)
 800719c:	f003 fa44 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo03, s02_limits); // FRH
 80071a0:	4996      	ldr	r1, [pc, #600]	; (80073fc <Robot_Init+0x2ec>)
 80071a2:	4885      	ldr	r0, [pc, #532]	; (80073b8 <Robot_Init+0x2a8>)
 80071a4:	f003 fa40 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo07, s01_limits); // FLH
 80071a8:	4995      	ldr	r1, [pc, #596]	; (8007400 <Robot_Init+0x2f0>)
 80071aa:	4885      	ldr	r0, [pc, #532]	; (80073c0 <Robot_Init+0x2b0>)
 80071ac:	f003 fa3c 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo08, s05_limits); // FLM
 80071b0:	4994      	ldr	r1, [pc, #592]	; (8007404 <Robot_Init+0x2f4>)
 80071b2:	4884      	ldr	r0, [pc, #528]	; (80073c4 <Robot_Init+0x2b4>)
 80071b4:	f003 fa38 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo09, s13_limits); // FLL
 80071b8:	4993      	ldr	r1, [pc, #588]	; (8007408 <Robot_Init+0x2f8>)
 80071ba:	4884      	ldr	r0, [pc, #528]	; (80073cc <Robot_Init+0x2bc>)
 80071bc:	f003 fa34 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo10, s16_limits); // RLL
 80071c0:	4992      	ldr	r1, [pc, #584]	; (800740c <Robot_Init+0x2fc>)
 80071c2:	4883      	ldr	r0, [pc, #524]	; (80073d0 <Robot_Init+0x2c0>)
 80071c4:	f003 fa30 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo11, s11_limits); // RLM
 80071c8:	4991      	ldr	r1, [pc, #580]	; (8007410 <Robot_Init+0x300>)
 80071ca:	4883      	ldr	r0, [pc, #524]	; (80073d8 <Robot_Init+0x2c8>)
 80071cc:	f003 fa2c 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo12, s03_limits); // RLH
 80071d0:	4990      	ldr	r1, [pc, #576]	; (8007414 <Robot_Init+0x304>)
 80071d2:	4883      	ldr	r0, [pc, #524]	; (80073e0 <Robot_Init+0x2d0>)
 80071d4:	f003 fa28 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo16, s08_limits); // RRH
 80071d8:	498f      	ldr	r1, [pc, #572]	; (8007418 <Robot_Init+0x308>)
 80071da:	4883      	ldr	r0, [pc, #524]	; (80073e8 <Robot_Init+0x2d8>)
 80071dc:	f003 fa24 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo17, s19_limits); // RRM
 80071e0:	498e      	ldr	r1, [pc, #568]	; (800741c <Robot_Init+0x30c>)
 80071e2:	4882      	ldr	r0, [pc, #520]	; (80073ec <Robot_Init+0x2dc>)
 80071e4:	f003 fa20 	bl	800a628 <Servo_SetLimits>
  Servo_SetLimits(&servo18, s12_limits); // RRL
 80071e8:	498d      	ldr	r1, [pc, #564]	; (8007420 <Robot_Init+0x310>)
 80071ea:	4881      	ldr	r0, [pc, #516]	; (80073f0 <Robot_Init+0x2e0>)
 80071ec:	f003 fa1c 	bl	800a628 <Servo_SetLimits>
  robot.hservos[FRL]=&servo01;
 80071f0:	4b8c      	ldr	r3, [pc, #560]	; (8007424 <Robot_Init+0x314>)
 80071f2:	4a6e      	ldr	r2, [pc, #440]	; (80073ac <Robot_Init+0x29c>)
 80071f4:	615a      	str	r2, [r3, #20]
  robot.hservos[FRM]=&servo02;
 80071f6:	4b8b      	ldr	r3, [pc, #556]	; (8007424 <Robot_Init+0x314>)
 80071f8:	4a6e      	ldr	r2, [pc, #440]	; (80073b4 <Robot_Init+0x2a4>)
 80071fa:	611a      	str	r2, [r3, #16]
  robot.hservos[FRH]=&servo03;
 80071fc:	4b89      	ldr	r3, [pc, #548]	; (8007424 <Robot_Init+0x314>)
 80071fe:	4a6e      	ldr	r2, [pc, #440]	; (80073b8 <Robot_Init+0x2a8>)
 8007200:	60da      	str	r2, [r3, #12]
  robot.hservos[FLH]=&servo07;
 8007202:	4b88      	ldr	r3, [pc, #544]	; (8007424 <Robot_Init+0x314>)
 8007204:	4a6e      	ldr	r2, [pc, #440]	; (80073c0 <Robot_Init+0x2b0>)
 8007206:	625a      	str	r2, [r3, #36]	; 0x24
  robot.hservos[FLM]=&servo08;
 8007208:	4b86      	ldr	r3, [pc, #536]	; (8007424 <Robot_Init+0x314>)
 800720a:	4a6e      	ldr	r2, [pc, #440]	; (80073c4 <Robot_Init+0x2b4>)
 800720c:	629a      	str	r2, [r3, #40]	; 0x28
  robot.hservos[FLL]=&servo09;
 800720e:	4b85      	ldr	r3, [pc, #532]	; (8007424 <Robot_Init+0x314>)
 8007210:	4a6e      	ldr	r2, [pc, #440]	; (80073cc <Robot_Init+0x2bc>)
 8007212:	62da      	str	r2, [r3, #44]	; 0x2c
  robot.hservos[RLL]=&servo10;
 8007214:	4b83      	ldr	r3, [pc, #524]	; (8007424 <Robot_Init+0x314>)
 8007216:	4a6e      	ldr	r2, [pc, #440]	; (80073d0 <Robot_Init+0x2c0>)
 8007218:	639a      	str	r2, [r3, #56]	; 0x38
  robot.hservos[RLM]=&servo11;
 800721a:	4b82      	ldr	r3, [pc, #520]	; (8007424 <Robot_Init+0x314>)
 800721c:	4a6e      	ldr	r2, [pc, #440]	; (80073d8 <Robot_Init+0x2c8>)
 800721e:	635a      	str	r2, [r3, #52]	; 0x34
  robot.hservos[RLH]=&servo12;
 8007220:	4b80      	ldr	r3, [pc, #512]	; (8007424 <Robot_Init+0x314>)
 8007222:	4a6f      	ldr	r2, [pc, #444]	; (80073e0 <Robot_Init+0x2d0>)
 8007224:	631a      	str	r2, [r3, #48]	; 0x30
  robot.hservos[RRH]=&servo16;
 8007226:	4b7f      	ldr	r3, [pc, #508]	; (8007424 <Robot_Init+0x314>)
 8007228:	4a6f      	ldr	r2, [pc, #444]	; (80073e8 <Robot_Init+0x2d8>)
 800722a:	619a      	str	r2, [r3, #24]
  robot.hservos[RRM]=&servo17;
 800722c:	4b7d      	ldr	r3, [pc, #500]	; (8007424 <Robot_Init+0x314>)
 800722e:	4a6f      	ldr	r2, [pc, #444]	; (80073ec <Robot_Init+0x2dc>)
 8007230:	61da      	str	r2, [r3, #28]
  robot.hservos[RRL]=&servo18;
 8007232:	4b7c      	ldr	r3, [pc, #496]	; (8007424 <Robot_Init+0x314>)
 8007234:	4a6e      	ldr	r2, [pc, #440]	; (80073f0 <Robot_Init+0x2e0>)
 8007236:	621a      	str	r2, [r3, #32]
#else
  ERROR : STM32 board position undefined
#endif

  // Initialise legs
  Leg_Init(&legFR, "FR", robot.hservos[FRH], robot.hservos[FRM], robot.hservos[FRL], 1, 1);
 8007238:	4b7a      	ldr	r3, [pc, #488]	; (8007424 <Robot_Init+0x314>)
 800723a:	68d9      	ldr	r1, [r3, #12]
 800723c:	4b79      	ldr	r3, [pc, #484]	; (8007424 <Robot_Init+0x314>)
 800723e:	6918      	ldr	r0, [r3, #16]
 8007240:	4b78      	ldr	r3, [pc, #480]	; (8007424 <Robot_Init+0x314>)
 8007242:	695b      	ldr	r3, [r3, #20]
 8007244:	2201      	movs	r2, #1
 8007246:	9202      	str	r2, [sp, #8]
 8007248:	2201      	movs	r2, #1
 800724a:	9201      	str	r2, [sp, #4]
 800724c:	9300      	str	r3, [sp, #0]
 800724e:	4603      	mov	r3, r0
 8007250:	460a      	mov	r2, r1
 8007252:	4975      	ldr	r1, [pc, #468]	; (8007428 <Robot_Init+0x318>)
 8007254:	4875      	ldr	r0, [pc, #468]	; (800742c <Robot_Init+0x31c>)
 8007256:	f7fe fa75 	bl	8005744 <Leg_Init>
  Leg_Init(&legFL, "FL", robot.hservos[FLH], robot.hservos[FLM], robot.hservos[FLL], 1, 0);
 800725a:	4b72      	ldr	r3, [pc, #456]	; (8007424 <Robot_Init+0x314>)
 800725c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800725e:	4b71      	ldr	r3, [pc, #452]	; (8007424 <Robot_Init+0x314>)
 8007260:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8007262:	4b70      	ldr	r3, [pc, #448]	; (8007424 <Robot_Init+0x314>)
 8007264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007266:	2200      	movs	r2, #0
 8007268:	9202      	str	r2, [sp, #8]
 800726a:	2201      	movs	r2, #1
 800726c:	9201      	str	r2, [sp, #4]
 800726e:	9300      	str	r3, [sp, #0]
 8007270:	4603      	mov	r3, r0
 8007272:	460a      	mov	r2, r1
 8007274:	496e      	ldr	r1, [pc, #440]	; (8007430 <Robot_Init+0x320>)
 8007276:	486f      	ldr	r0, [pc, #444]	; (8007434 <Robot_Init+0x324>)
 8007278:	f7fe fa64 	bl	8005744 <Leg_Init>
  Leg_Init(&legRR, "RR", robot.hservos[RRH], robot.hservos[RRM], robot.hservos[RRL], 0, 1);
 800727c:	4b69      	ldr	r3, [pc, #420]	; (8007424 <Robot_Init+0x314>)
 800727e:	6999      	ldr	r1, [r3, #24]
 8007280:	4b68      	ldr	r3, [pc, #416]	; (8007424 <Robot_Init+0x314>)
 8007282:	69d8      	ldr	r0, [r3, #28]
 8007284:	4b67      	ldr	r3, [pc, #412]	; (8007424 <Robot_Init+0x314>)
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	2201      	movs	r2, #1
 800728a:	9202      	str	r2, [sp, #8]
 800728c:	2200      	movs	r2, #0
 800728e:	9201      	str	r2, [sp, #4]
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	4603      	mov	r3, r0
 8007294:	460a      	mov	r2, r1
 8007296:	4968      	ldr	r1, [pc, #416]	; (8007438 <Robot_Init+0x328>)
 8007298:	4868      	ldr	r0, [pc, #416]	; (800743c <Robot_Init+0x32c>)
 800729a:	f7fe fa53 	bl	8005744 <Leg_Init>
  Leg_Init(&legRL, "RL", robot.hservos[RLH], robot.hservos[RLM], robot.hservos[RLL], 0, 0);
 800729e:	4b61      	ldr	r3, [pc, #388]	; (8007424 <Robot_Init+0x314>)
 80072a0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072a2:	4b60      	ldr	r3, [pc, #384]	; (8007424 <Robot_Init+0x314>)
 80072a4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80072a6:	4b5f      	ldr	r3, [pc, #380]	; (8007424 <Robot_Init+0x314>)
 80072a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072aa:	2200      	movs	r2, #0
 80072ac:	9202      	str	r2, [sp, #8]
 80072ae:	2200      	movs	r2, #0
 80072b0:	9201      	str	r2, [sp, #4]
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	4603      	mov	r3, r0
 80072b6:	460a      	mov	r2, r1
 80072b8:	4961      	ldr	r1, [pc, #388]	; (8007440 <Robot_Init+0x330>)
 80072ba:	4862      	ldr	r0, [pc, #392]	; (8007444 <Robot_Init+0x334>)
 80072bc:	f7fe fa42 	bl	8005744 <Leg_Init>

  // set hlegs tab
  robot.hlegs[FR]=&legFR;
 80072c0:	4b58      	ldr	r3, [pc, #352]	; (8007424 <Robot_Init+0x314>)
 80072c2:	4a5a      	ldr	r2, [pc, #360]	; (800742c <Robot_Init+0x31c>)
 80072c4:	63da      	str	r2, [r3, #60]	; 0x3c
  robot.hlegs[RR]=&legRR;
 80072c6:	4b57      	ldr	r3, [pc, #348]	; (8007424 <Robot_Init+0x314>)
 80072c8:	4a5c      	ldr	r2, [pc, #368]	; (800743c <Robot_Init+0x32c>)
 80072ca:	641a      	str	r2, [r3, #64]	; 0x40
  robot.hlegs[FL]=&legFL;
 80072cc:	4b55      	ldr	r3, [pc, #340]	; (8007424 <Robot_Init+0x314>)
 80072ce:	4a59      	ldr	r2, [pc, #356]	; (8007434 <Robot_Init+0x324>)
 80072d0:	645a      	str	r2, [r3, #68]	; 0x44
  robot.hlegs[RL]=&legRL;
 80072d2:	4b54      	ldr	r3, [pc, #336]	; (8007424 <Robot_Init+0x314>)
 80072d4:	4a5b      	ldr	r2, [pc, #364]	; (8007444 <Robot_Init+0x334>)
 80072d6:	649a      	str	r2, [r3, #72]	; 0x48

  //*********************************************
  // Compute mechanical parameters
  //*********************************************
  // r_min r_max : min and max foot/base distance
  a_min=LEG_LENGTH_M/sqrt(2.);
 80072d8:	a32f      	add	r3, pc, #188	; (adr r3, 8007398 <Robot_Init+0x288>)
 80072da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072de:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
  t1=3./2.*LEG_LENGTH_M*LEG_LENGTH_M;
 80072e2:	f04f 0200 	mov.w	r2, #0
 80072e6:	4b58      	ldr	r3, [pc, #352]	; (8007448 <Robot_Init+0x338>)
 80072e8:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
  t2=(2.-sqrt(2.))*LEG_LENGTH_M*LEG_LENGTH_L;
 80072ec:	a32c      	add	r3, pc, #176	; (adr r3, 80073a0 <Robot_Init+0x290>)
 80072ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f2:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
  a_max=sqrt(t1+t2);
 80072f6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80072fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80072fe:	f7f8 fff5 	bl	80002ec <__adddf3>
 8007302:	4602      	mov	r2, r0
 8007304:	460b      	mov	r3, r1
 8007306:	ec43 2b17 	vmov	d7, r2, r3
 800730a:	eeb0 0a47 	vmov.f32	s0, s14
 800730e:	eef0 0a67 	vmov.f32	s1, s15
 8007312:	f005 ffa1 	bl	800d258 <sqrt>
 8007316:	ed87 0b0c 	vstr	d0, [r7, #48]	; 0x30
  r_min=LEG_LENGTH_H+a_min;
 800731a:	f04f 0200 	mov.w	r2, #0
 800731e:	4b4b      	ldr	r3, [pc, #300]	; (800744c <Robot_Init+0x33c>)
 8007320:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8007324:	f7f8 ffe2 	bl	80002ec <__adddf3>
 8007328:	4602      	mov	r2, r0
 800732a:	460b      	mov	r3, r1
 800732c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
  robot.mech_r_min=r_min;
 8007330:	493c      	ldr	r1, [pc, #240]	; (8007424 <Robot_Init+0x314>)
 8007332:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007336:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
  r_max=LEG_LENGTH_H+a_max;
 800733a:	f04f 0200 	mov.w	r2, #0
 800733e:	4b43      	ldr	r3, [pc, #268]	; (800744c <Robot_Init+0x33c>)
 8007340:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8007344:	f7f8 ffd2 	bl	80002ec <__adddf3>
 8007348:	4602      	mov	r2, r0
 800734a:	460b      	mov	r3, r1
 800734c:	e9c7 2308 	strd	r2, r3, [r7, #32]
  robot.mech_r_max=r_max;
 8007350:	4934      	ldr	r1, [pc, #208]	; (8007424 <Robot_Init+0x314>)
 8007352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007356:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
  // alpha_max = max angle for H servo
  robot.mech_alpha_max=asin((ROBOT_LEG_X_AMPLITUDE/2.)/r_min);
 800735a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800735e:	f04f 0000 	mov.w	r0, #0
 8007362:	493b      	ldr	r1, [pc, #236]	; (8007450 <Robot_Init+0x340>)
 8007364:	f7f9 fa9e 	bl	80008a4 <__aeabi_ddiv>
 8007368:	4602      	mov	r2, r0
 800736a:	460b      	mov	r3, r1
 800736c:	ec43 2b17 	vmov	d7, r2, r3
 8007370:	eeb0 0a47 	vmov.f32	s0, s14
 8007374:	eef0 0a67 	vmov.f32	s1, s15
 8007378:	f005 ff16 	bl	800d1a8 <asin>
 800737c:	eeb0 7a40 	vmov.f32	s14, s0
 8007380:	eef0 7a60 	vmov.f32	s15, s1
 8007384:	4b27      	ldr	r3, [pc, #156]	; (8007424 <Robot_Init+0x314>)
 8007386:	ed83 7b1c 	vstr	d7, [r3, #112]	; 0x70
  sin_alpha_max=(ROBOT_LEG_X_AMPLITUDE/2.)/r_min;
 800738a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800738e:	f04f 0000 	mov.w	r0, #0
 8007392:	e05f      	b.n	8007454 <Robot_Init+0x344>
 8007394:	f3af 8000 	nop.w
 8007398:	001f0abf 	.word	0x001f0abf
 800739c:	403c48c6 	.word	0x403c48c6
 80073a0:	9fcf7f34 	.word	0x9fcf7f34
 80073a4:	40a24e4a 	.word	0x40a24e4a
 80073a8:	20000628 	.word	0x20000628
 80073ac:	200033c8 	.word	0x200033c8
 80073b0:	20000870 	.word	0x20000870
 80073b4:	20003328 	.word	0x20003328
 80073b8:	20003950 	.word	0x20003950
 80073bc:	200004b4 	.word	0x200004b4
 80073c0:	200039d8 	.word	0x200039d8
 80073c4:	20003a10 	.word	0x20003a10
 80073c8:	200007f0 	.word	0x200007f0
 80073cc:	200034d8 	.word	0x200034d8
 80073d0:	200034a0 	.word	0x200034a0
 80073d4:	20000950 	.word	0x20000950
 80073d8:	20003578 	.word	0x20003578
 80073dc:	20000790 	.word	0x20000790
 80073e0:	200039a0 	.word	0x200039a0
 80073e4:	20000548 	.word	0x20000548
 80073e8:	200035b0 	.word	0x200035b0
 80073ec:	20003400 	.word	0x20003400
 80073f0:	20003a48 	.word	0x20003a48
 80073f4:	200000c0 	.word	0x200000c0
 80073f8:	200000ac 	.word	0x200000ac
 80073fc:	2000005c 	.word	0x2000005c
 8007400:	20000048 	.word	0x20000048
 8007404:	20000084 	.word	0x20000084
 8007408:	200000fc 	.word	0x200000fc
 800740c:	20000110 	.word	0x20000110
 8007410:	200000d4 	.word	0x200000d4
 8007414:	20000070 	.word	0x20000070
 8007418:	20000098 	.word	0x20000098
 800741c:	20000124 	.word	0x20000124
 8007420:	200000e8 	.word	0x200000e8
 8007424:	200035e8 	.word	0x200035e8
 8007428:	0800ef58 	.word	0x0800ef58
 800742c:	20003438 	.word	0x20003438
 8007430:	0800ef60 	.word	0x0800ef60
 8007434:	20003510 	.word	0x20003510
 8007438:	0800ef5c 	.word	0x0800ef5c
 800743c:	20003360 	.word	0x20003360
 8007440:	0800ef64 	.word	0x0800ef64
 8007444:	200038e8 	.word	0x200038e8
 8007448:	40a2c000 	.word	0x40a2c000
 800744c:	40478000 	.word	0x40478000
 8007450:	40490000 	.word	0x40490000
 8007454:	49b5      	ldr	r1, [pc, #724]	; (800772c <Robot_Init+0x61c>)
 8007456:	f7f9 fa25 	bl	80008a4 <__aeabi_ddiv>
 800745a:	4602      	mov	r2, r0
 800745c:	460b      	mov	r3, r1
 800745e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  cos_alpha_max=cos(robot.mech_alpha_max);
 8007462:	4bb3      	ldr	r3, [pc, #716]	; (8007730 <Robot_Init+0x620>)
 8007464:	ed93 7b1c 	vldr	d7, [r3, #112]	; 0x70
 8007468:	eeb0 0a47 	vmov.f32	s0, s14
 800746c:	eef0 0a67 	vmov.f32	s1, s15
 8007470:	f005 fce2 	bl	800ce38 <cos>
 8007474:	ed87 0b04 	vstr	d0, [r7, #16]
  // B, C, G points coordinates
  robot.mech_Cx=r_min*sin_alpha_max;
 8007478:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800747c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007480:	f7f9 f8e6 	bl	8000650 <__aeabi_dmul>
 8007484:	4602      	mov	r2, r0
 8007486:	460b      	mov	r3, r1
 8007488:	49a9      	ldr	r1, [pc, #676]	; (8007730 <Robot_Init+0x620>)
 800748a:	e9c1 2322 	strd	r2, r3, [r1, #136]	; 0x88
  robot.mech_Cy=r_min*cos_alpha_max;
 800748e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007492:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007496:	f7f9 f8db 	bl	8000650 <__aeabi_dmul>
 800749a:	4602      	mov	r2, r0
 800749c:	460b      	mov	r3, r1
 800749e:	49a4      	ldr	r1, [pc, #656]	; (8007730 <Robot_Init+0x620>)
 80074a0:	e9c1 2324 	strd	r2, r3, [r1, #144]	; 0x90
  robot.mech_Bx=robot.mech_Cx;
 80074a4:	4ba2      	ldr	r3, [pc, #648]	; (8007730 <Robot_Init+0x620>)
 80074a6:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 80074aa:	49a1      	ldr	r1, [pc, #644]	; (8007730 <Robot_Init+0x620>)
 80074ac:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78
  robot.mech_By=sqrt(r_max*r_max-r_min*r_min*sin_alpha_max*sin_alpha_max);
 80074b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074b4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80074b8:	f7f9 f8ca 	bl	8000650 <__aeabi_dmul>
 80074bc:	4602      	mov	r2, r0
 80074be:	460b      	mov	r3, r1
 80074c0:	4690      	mov	r8, r2
 80074c2:	4699      	mov	r9, r3
 80074c4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80074c8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80074cc:	f7f9 f8c0 	bl	8000650 <__aeabi_dmul>
 80074d0:	4602      	mov	r2, r0
 80074d2:	460b      	mov	r3, r1
 80074d4:	4610      	mov	r0, r2
 80074d6:	4619      	mov	r1, r3
 80074d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074dc:	f7f9 f8b8 	bl	8000650 <__aeabi_dmul>
 80074e0:	4602      	mov	r2, r0
 80074e2:	460b      	mov	r3, r1
 80074e4:	4610      	mov	r0, r2
 80074e6:	4619      	mov	r1, r3
 80074e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074ec:	f7f9 f8b0 	bl	8000650 <__aeabi_dmul>
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4640      	mov	r0, r8
 80074f6:	4649      	mov	r1, r9
 80074f8:	f7f8 fef6 	bl	80002e8 <__aeabi_dsub>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	ec43 2b17 	vmov	d7, r2, r3
 8007504:	eeb0 0a47 	vmov.f32	s0, s14
 8007508:	eef0 0a67 	vmov.f32	s1, s15
 800750c:	f005 fea4 	bl	800d258 <sqrt>
 8007510:	eeb0 7a40 	vmov.f32	s14, s0
 8007514:	eef0 7a60 	vmov.f32	s15, s1
 8007518:	4b85      	ldr	r3, [pc, #532]	; (8007730 <Robot_Init+0x620>)
 800751a:	ed83 7b20 	vstr	d7, [r3, #128]	; 0x80
  robot.mech_Gx=robot.mech_Cx;
 800751e:	4b84      	ldr	r3, [pc, #528]	; (8007730 <Robot_Init+0x620>)
 8007520:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 8007524:	4982      	ldr	r1, [pc, #520]	; (8007730 <Robot_Init+0x620>)
 8007526:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
  robot.mech_Gy=r_min;
 800752a:	4981      	ldr	r1, [pc, #516]	; (8007730 <Robot_Init+0x620>)
 800752c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007530:	e9c1 2328 	strd	r2, r3, [r1, #160]	; 0xa0
  robot.mech_Ax=-robot.mech_Cx;
 8007534:	4b7e      	ldr	r3, [pc, #504]	; (8007730 <Robot_Init+0x620>)
 8007536:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	; 0x88
 800753a:	4614      	mov	r4, r2
 800753c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8007540:	4b7b      	ldr	r3, [pc, #492]	; (8007730 <Robot_Init+0x620>)
 8007542:	e9c3 452a 	strd	r4, r5, [r3, #168]	; 0xa8
  robot.mech_Ay=(robot.mech_Gy+robot.mech_By)/2.;
 8007546:	4b7a      	ldr	r3, [pc, #488]	; (8007730 <Robot_Init+0x620>)
 8007548:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	; 0xa0
 800754c:	4b78      	ldr	r3, [pc, #480]	; (8007730 <Robot_Init+0x620>)
 800754e:	e9d3 3420 	ldrd	r3, r4, [r3, #128]	; 0x80
 8007552:	461a      	mov	r2, r3
 8007554:	4623      	mov	r3, r4
 8007556:	f7f8 fec9 	bl	80002ec <__adddf3>
 800755a:	4603      	mov	r3, r0
 800755c:	460c      	mov	r4, r1
 800755e:	4618      	mov	r0, r3
 8007560:	4621      	mov	r1, r4
 8007562:	f04f 0200 	mov.w	r2, #0
 8007566:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800756a:	f7f9 f99b 	bl	80008a4 <__aeabi_ddiv>
 800756e:	4603      	mov	r3, r0
 8007570:	460c      	mov	r4, r1
 8007572:	4a6f      	ldr	r2, [pc, #444]	; (8007730 <Robot_Init+0x620>)
 8007574:	e9c2 342c 	strd	r3, r4, [r2, #176]	; 0xb0
  // minimal curvature radius
  t1=r_max*r_max-r_min*r_min*sin_alpha_max*sin_alpha_max;
 8007578:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800757c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007580:	f7f9 f866 	bl	8000650 <__aeabi_dmul>
 8007584:	4603      	mov	r3, r0
 8007586:	460c      	mov	r4, r1
 8007588:	4625      	mov	r5, r4
 800758a:	461c      	mov	r4, r3
 800758c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007590:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007594:	f7f9 f85c 	bl	8000650 <__aeabi_dmul>
 8007598:	4602      	mov	r2, r0
 800759a:	460b      	mov	r3, r1
 800759c:	4610      	mov	r0, r2
 800759e:	4619      	mov	r1, r3
 80075a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075a4:	f7f9 f854 	bl	8000650 <__aeabi_dmul>
 80075a8:	4602      	mov	r2, r0
 80075aa:	460b      	mov	r3, r1
 80075ac:	4610      	mov	r0, r2
 80075ae:	4619      	mov	r1, r3
 80075b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80075b4:	f7f9 f84c 	bl	8000650 <__aeabi_dmul>
 80075b8:	4602      	mov	r2, r0
 80075ba:	460b      	mov	r3, r1
 80075bc:	4620      	mov	r0, r4
 80075be:	4629      	mov	r1, r5
 80075c0:	f7f8 fe92 	bl	80002e8 <__aeabi_dsub>
 80075c4:	4603      	mov	r3, r0
 80075c6:	460c      	mov	r4, r1
 80075c8:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
  t2=r_min*cos_alpha_max+sqrt(t1);
 80075cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80075d0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80075d4:	f7f9 f83c 	bl	8000650 <__aeabi_dmul>
 80075d8:	4603      	mov	r3, r0
 80075da:	460c      	mov	r4, r1
 80075dc:	4625      	mov	r5, r4
 80075de:	461c      	mov	r4, r3
 80075e0:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80075e4:	f005 fe38 	bl	800d258 <sqrt>
 80075e8:	ec53 2b10 	vmov	r2, r3, d0
 80075ec:	4620      	mov	r0, r4
 80075ee:	4629      	mov	r1, r5
 80075f0:	f7f8 fe7c 	bl	80002ec <__adddf3>
 80075f4:	4603      	mov	r3, r0
 80075f6:	460c      	mov	r4, r1
 80075f8:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
  rho_min=(4*sin_alpha_max*sin_alpha_max+t2*t2/4.)/t2;
 80075fc:	f04f 0200 	mov.w	r2, #0
 8007600:	4b4c      	ldr	r3, [pc, #304]	; (8007734 <Robot_Init+0x624>)
 8007602:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007606:	f7f9 f823 	bl	8000650 <__aeabi_dmul>
 800760a:	4603      	mov	r3, r0
 800760c:	460c      	mov	r4, r1
 800760e:	4618      	mov	r0, r3
 8007610:	4621      	mov	r1, r4
 8007612:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007616:	f7f9 f81b 	bl	8000650 <__aeabi_dmul>
 800761a:	4603      	mov	r3, r0
 800761c:	460c      	mov	r4, r1
 800761e:	4625      	mov	r5, r4
 8007620:	461c      	mov	r4, r3
 8007622:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007626:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800762a:	f7f9 f811 	bl	8000650 <__aeabi_dmul>
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4610      	mov	r0, r2
 8007634:	4619      	mov	r1, r3
 8007636:	f04f 0200 	mov.w	r2, #0
 800763a:	4b3e      	ldr	r3, [pc, #248]	; (8007734 <Robot_Init+0x624>)
 800763c:	f7f9 f932 	bl	80008a4 <__aeabi_ddiv>
 8007640:	4602      	mov	r2, r0
 8007642:	460b      	mov	r3, r1
 8007644:	4620      	mov	r0, r4
 8007646:	4629      	mov	r1, r5
 8007648:	f7f8 fe50 	bl	80002ec <__adddf3>
 800764c:	4603      	mov	r3, r0
 800764e:	460c      	mov	r4, r1
 8007650:	4618      	mov	r0, r3
 8007652:	4621      	mov	r1, r4
 8007654:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007658:	f7f9 f924 	bl	80008a4 <__aeabi_ddiv>
 800765c:	4603      	mov	r3, r0
 800765e:	460c      	mov	r4, r1
 8007660:	e9c7 3402 	strd	r3, r4, [r7, #8]
  robot.mech_r_curv_min=rho_min;
 8007664:	4a32      	ldr	r2, [pc, #200]	; (8007730 <Robot_Init+0x620>)
 8007666:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800766a:	e9c2 342e 	strd	r3, r4, [r2, #184]	; 0xb8
  robot.mech_curv_max=1/rho_min;
 800766e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007672:	f04f 0000 	mov.w	r0, #0
 8007676:	4930      	ldr	r1, [pc, #192]	; (8007738 <Robot_Init+0x628>)
 8007678:	f7f9 f914 	bl	80008a4 <__aeabi_ddiv>
 800767c:	4603      	mov	r3, r0
 800767e:	460c      	mov	r4, r1
 8007680:	4a2b      	ldr	r2, [pc, #172]	; (8007730 <Robot_Init+0x620>)
 8007682:	e9c2 3430 	strd	r3, r4, [r2, #192]	; 0xc0

  // movement parameters
  robot.cycletravel_x=robot.mech_Gx-robot.mech_Ax; // x component of travel during a cycle
 8007686:	4b2a      	ldr	r3, [pc, #168]	; (8007730 <Robot_Init+0x620>)
 8007688:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 800768c:	4b28      	ldr	r3, [pc, #160]	; (8007730 <Robot_Init+0x620>)
 800768e:	e9d3 342a 	ldrd	r3, r4, [r3, #168]	; 0xa8
 8007692:	461a      	mov	r2, r3
 8007694:	4623      	mov	r3, r4
 8007696:	f7f8 fe27 	bl	80002e8 <__aeabi_dsub>
 800769a:	4603      	mov	r3, r0
 800769c:	460c      	mov	r4, r1
 800769e:	4a24      	ldr	r2, [pc, #144]	; (8007730 <Robot_Init+0x620>)
 80076a0:	e9c2 3432 	strd	r3, r4, [r2, #200]	; 0xc8
  robot.cycletravel_y=robot.mech_Gy-robot.mech_Ay; // y component of travel during a cycle
 80076a4:	4b22      	ldr	r3, [pc, #136]	; (8007730 <Robot_Init+0x620>)
 80076a6:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	; 0xa0
 80076aa:	4b21      	ldr	r3, [pc, #132]	; (8007730 <Robot_Init+0x620>)
 80076ac:	e9d3 342c 	ldrd	r3, r4, [r3, #176]	; 0xb0
 80076b0:	461a      	mov	r2, r3
 80076b2:	4623      	mov	r3, r4
 80076b4:	f7f8 fe18 	bl	80002e8 <__aeabi_dsub>
 80076b8:	4603      	mov	r3, r0
 80076ba:	460c      	mov	r4, r1
 80076bc:	4a1c      	ldr	r2, [pc, #112]	; (8007730 <Robot_Init+0x620>)
 80076be:	e9c2 3434 	strd	r3, r4, [r2, #208]	; 0xd0
  robot.cycletravel_d=sqrt(robot.cycletravel_x*robot.cycletravel_x+robot.cycletravel_y*robot.cycletravel_y);
 80076c2:	4b1b      	ldr	r3, [pc, #108]	; (8007730 <Robot_Init+0x620>)
 80076c4:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 80076c8:	4b19      	ldr	r3, [pc, #100]	; (8007730 <Robot_Init+0x620>)
 80076ca:	e9d3 3432 	ldrd	r3, r4, [r3, #200]	; 0xc8
 80076ce:	461a      	mov	r2, r3
 80076d0:	4623      	mov	r3, r4
 80076d2:	f7f8 ffbd 	bl	8000650 <__aeabi_dmul>
 80076d6:	4603      	mov	r3, r0
 80076d8:	460c      	mov	r4, r1
 80076da:	461d      	mov	r5, r3
 80076dc:	4626      	mov	r6, r4
 80076de:	4b14      	ldr	r3, [pc, #80]	; (8007730 <Robot_Init+0x620>)
 80076e0:	e9d3 0134 	ldrd	r0, r1, [r3, #208]	; 0xd0
 80076e4:	4b12      	ldr	r3, [pc, #72]	; (8007730 <Robot_Init+0x620>)
 80076e6:	e9d3 3434 	ldrd	r3, r4, [r3, #208]	; 0xd0
 80076ea:	461a      	mov	r2, r3
 80076ec:	4623      	mov	r3, r4
 80076ee:	f7f8 ffaf 	bl	8000650 <__aeabi_dmul>
 80076f2:	4603      	mov	r3, r0
 80076f4:	460c      	mov	r4, r1
 80076f6:	461a      	mov	r2, r3
 80076f8:	4623      	mov	r3, r4
 80076fa:	4628      	mov	r0, r5
 80076fc:	4631      	mov	r1, r6
 80076fe:	f7f8 fdf5 	bl	80002ec <__adddf3>
 8007702:	4603      	mov	r3, r0
 8007704:	460c      	mov	r4, r1
 8007706:	ec44 3b17 	vmov	d7, r3, r4
 800770a:	eeb0 0a47 	vmov.f32	s0, s14
 800770e:	eef0 0a67 	vmov.f32	s1, s15
 8007712:	f005 fda1 	bl	800d258 <sqrt>
 8007716:	eeb0 7a40 	vmov.f32	s14, s0
 800771a:	eef0 7a60 	vmov.f32	s15, s1
 800771e:	4b04      	ldr	r3, [pc, #16]	; (8007730 <Robot_Init+0x620>)
 8007720:	ed83 7b36 	vstr	d7, [r3, #216]	; 0xd8

  // set rotating hlegs tab : RL FR RR FL
  robot.hlegs_rtab[0]=&legRL;
 8007724:	4b02      	ldr	r3, [pc, #8]	; (8007730 <Robot_Init+0x620>)
 8007726:	4a05      	ldr	r2, [pc, #20]	; (800773c <Robot_Init+0x62c>)
 8007728:	64da      	str	r2, [r3, #76]	; 0x4c
 800772a:	e009      	b.n	8007740 <Robot_Init+0x630>
 800772c:	40490000 	.word	0x40490000
 8007730:	200035e8 	.word	0x200035e8
 8007734:	40100000 	.word	0x40100000
 8007738:	3ff00000 	.word	0x3ff00000
 800773c:	200038e8 	.word	0x200038e8
  robot.hlegs_rtab[1]=&legFR;
 8007740:	4b41      	ldr	r3, [pc, #260]	; (8007848 <Robot_Init+0x738>)
 8007742:	4a42      	ldr	r2, [pc, #264]	; (800784c <Robot_Init+0x73c>)
 8007744:	651a      	str	r2, [r3, #80]	; 0x50
  robot.hlegs_rtab[2]=&legRR;
 8007746:	4b40      	ldr	r3, [pc, #256]	; (8007848 <Robot_Init+0x738>)
 8007748:	4a41      	ldr	r2, [pc, #260]	; (8007850 <Robot_Init+0x740>)
 800774a:	655a      	str	r2, [r3, #84]	; 0x54
  robot.hlegs_rtab[3]=&legFL;
 800774c:	4b3e      	ldr	r3, [pc, #248]	; (8007848 <Robot_Init+0x738>)
 800774e:	4a41      	ldr	r2, [pc, #260]	; (8007854 <Robot_Init+0x744>)
 8007750:	659a      	str	r2, [r3, #88]	; 0x58

  // Set initial position of legs
  for(i=0;i<ROBOT_NBLEGS;i++)
 8007752:	2300      	movs	r3, #0
 8007754:	657b      	str	r3, [r7, #84]	; 0x54
 8007756:	e036      	b.n	80077c6 <Robot_Init+0x6b6>
    Leg_SetStartPos(robot.hlegs_rtab[i], robot.mech_Ax+(i/(ROBOT_NBLEGS-1.))*robot.cycletravel_x, robot.mech_Ay, ROBOT_H);
 8007758:	4a3b      	ldr	r2, [pc, #236]	; (8007848 <Robot_Init+0x738>)
 800775a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800775c:	3312      	adds	r3, #18
 800775e:	009b      	lsls	r3, r3, #2
 8007760:	4413      	add	r3, r2
 8007762:	685e      	ldr	r6, [r3, #4]
 8007764:	4b38      	ldr	r3, [pc, #224]	; (8007848 <Robot_Init+0x738>)
 8007766:	e9d3 452a 	ldrd	r4, r5, [r3, #168]	; 0xa8
 800776a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800776c:	f7f8 ff0a 	bl	8000584 <__aeabi_i2d>
 8007770:	f04f 0200 	mov.w	r2, #0
 8007774:	4b38      	ldr	r3, [pc, #224]	; (8007858 <Robot_Init+0x748>)
 8007776:	f7f9 f895 	bl	80008a4 <__aeabi_ddiv>
 800777a:	4602      	mov	r2, r0
 800777c:	460b      	mov	r3, r1
 800777e:	4610      	mov	r0, r2
 8007780:	4619      	mov	r1, r3
 8007782:	4b31      	ldr	r3, [pc, #196]	; (8007848 <Robot_Init+0x738>)
 8007784:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8007788:	f7f8 ff62 	bl	8000650 <__aeabi_dmul>
 800778c:	4602      	mov	r2, r0
 800778e:	460b      	mov	r3, r1
 8007790:	4620      	mov	r0, r4
 8007792:	4629      	mov	r1, r5
 8007794:	f7f8 fdaa 	bl	80002ec <__adddf3>
 8007798:	4603      	mov	r3, r0
 800779a:	460c      	mov	r4, r1
 800779c:	ec44 3b16 	vmov	d6, r3, r4
 80077a0:	4b29      	ldr	r3, [pc, #164]	; (8007848 <Robot_Init+0x738>)
 80077a2:	ed93 7b2c 	vldr	d7, [r3, #176]	; 0xb0
 80077a6:	ed9f 2b26 	vldr	d2, [pc, #152]	; 8007840 <Robot_Init+0x730>
 80077aa:	eeb0 1a47 	vmov.f32	s2, s14
 80077ae:	eef0 1a67 	vmov.f32	s3, s15
 80077b2:	eeb0 0a46 	vmov.f32	s0, s12
 80077b6:	eef0 0a66 	vmov.f32	s1, s13
 80077ba:	4630      	mov	r0, r6
 80077bc:	f7fd fff5 	bl	80057aa <Leg_SetStartPos>
  for(i=0;i<ROBOT_NBLEGS;i++)
 80077c0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077c2:	3301      	adds	r3, #1
 80077c4:	657b      	str	r3, [r7, #84]	; 0x54
 80077c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077c8:	2b03      	cmp	r3, #3
 80077ca:	ddc5      	ble.n	8007758 <Robot_Init+0x648>

  // at 1st update, the array will be rotated, and last leg shall be returning
  // we initialise the positions, and rotate the array in reverse order
  hleg_temp=robot.hlegs_rtab[0];
 80077cc:	4b1e      	ldr	r3, [pc, #120]	; (8007848 <Robot_Init+0x738>)
 80077ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077d0:	607b      	str	r3, [r7, #4]
  for(i=0;i<ROBOT_NBLEGS-1;i++)
 80077d2:	2300      	movs	r3, #0
 80077d4:	657b      	str	r3, [r7, #84]	; 0x54
 80077d6:	e00f      	b.n	80077f8 <Robot_Init+0x6e8>
    robot.hlegs_rtab[i]=robot.hlegs_rtab[i+1];
 80077d8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077da:	3301      	adds	r3, #1
 80077dc:	4a1a      	ldr	r2, [pc, #104]	; (8007848 <Robot_Init+0x738>)
 80077de:	3312      	adds	r3, #18
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	4413      	add	r3, r2
 80077e4:	685a      	ldr	r2, [r3, #4]
 80077e6:	4918      	ldr	r1, [pc, #96]	; (8007848 <Robot_Init+0x738>)
 80077e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077ea:	3312      	adds	r3, #18
 80077ec:	009b      	lsls	r3, r3, #2
 80077ee:	440b      	add	r3, r1
 80077f0:	605a      	str	r2, [r3, #4]
  for(i=0;i<ROBOT_NBLEGS-1;i++)
 80077f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077f4:	3301      	adds	r3, #1
 80077f6:	657b      	str	r3, [r7, #84]	; 0x54
 80077f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80077fa:	2b02      	cmp	r3, #2
 80077fc:	ddec      	ble.n	80077d8 <Robot_Init+0x6c8>
  robot.hlegs_rtab[ROBOT_NBLEGS-1]=hleg_temp;
 80077fe:	4a12      	ldr	r2, [pc, #72]	; (8007848 <Robot_Init+0x738>)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6593      	str	r3, [r2, #88]	; 0x58

  // set current servo and leg for configuration
  robot.current_servo_idx=-1;
 8007804:	4b10      	ldr	r3, [pc, #64]	; (8007848 <Robot_Init+0x738>)
 8007806:	f04f 32ff 	mov.w	r2, #4294967295
 800780a:	605a      	str	r2, [r3, #4]
  robot.current_leg_idx=-1;
 800780c:	4b0e      	ldr	r3, [pc, #56]	; (8007848 <Robot_Init+0x738>)
 800780e:	f04f 32ff 	mov.w	r2, #4294967295
 8007812:	609a      	str	r2, [r3, #8]

  // set initial speed and curvature
  robot.current_curv=0.;
 8007814:	4a0c      	ldr	r2, [pc, #48]	; (8007848 <Robot_Init+0x738>)
 8007816:	f04f 0300 	mov.w	r3, #0
 800781a:	f04f 0400 	mov.w	r4, #0
 800781e:	e9c2 3444 	strd	r3, r4, [r2, #272]	; 0x110
  robot.current_speed=15;
 8007822:	4a09      	ldr	r2, [pc, #36]	; (8007848 <Robot_Init+0x738>)
 8007824:	f04f 0300 	mov.w	r3, #0
 8007828:	4c0c      	ldr	r4, [pc, #48]	; (800785c <Robot_Init+0x74c>)
 800782a:	e9c2 3442 	strd	r3, r4, [r2, #264]	; 0x108

  robot.state=FOLDED;
 800782e:	4b06      	ldr	r3, [pc, #24]	; (8007848 <Robot_Init+0x738>)
 8007830:	2200      	movs	r2, #0
 8007832:	701a      	strb	r2, [r3, #0]
}
 8007834:	bf00      	nop
 8007836:	375c      	adds	r7, #92	; 0x5c
 8007838:	46bd      	mov	sp, r7
 800783a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800783e:	bf00      	nop
 8007840:	00000000 	.word	0x00000000
 8007844:	40540000 	.word	0x40540000
 8007848:	200035e8 	.word	0x200035e8
 800784c:	20003438 	.word	0x20003438
 8007850:	20003360 	.word	0x20003360
 8007854:	20003510 	.word	0x20003510
 8007858:	40080000 	.word	0x40080000
 800785c:	402e0000 	.word	0x402e0000

08007860 <Robot_ServoId2Idx>:

/**********************************************************
 * @brief Get servo index from ID
 */
int Robot_ServoId2Idx(char * id)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
  int i;

  for(i=0;i<3*ROBOT_NBLEGS;i++)
 8007868:	2300      	movs	r3, #0
 800786a:	60fb      	str	r3, [r7, #12]
 800786c:	e00f      	b.n	800788e <Robot_ServoId2Idx+0x2e>
    if(strcmp(id, Robot_ServoId[i]) == 0)
 800786e:	4a0c      	ldr	r2, [pc, #48]	; (80078a0 <Robot_ServoId2Idx+0x40>)
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007876:	4619      	mov	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f7f8 fcc9 	bl	8000210 <strcmp>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d101      	bne.n	8007888 <Robot_ServoId2Idx+0x28>
      return i;
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	e007      	b.n	8007898 <Robot_ServoId2Idx+0x38>
  for(i=0;i<3*ROBOT_NBLEGS;i++)
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	3301      	adds	r3, #1
 800788c:	60fb      	str	r3, [r7, #12]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2b0b      	cmp	r3, #11
 8007892:	ddec      	ble.n	800786e <Robot_ServoId2Idx+0xe>
  return -1;
 8007894:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007898:	4618      	mov	r0, r3
 800789a:	3710      	adds	r7, #16
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	20000008 	.word	0x20000008

080078a4 <Robot_LegId2Idx>:

/**********************************************************
 * @brief Get leg index from ID
 */
int Robot_LegId2Idx(char * id)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  int i;

  for(i=0;i<ROBOT_NBLEGS;i++)
 80078ac:	2300      	movs	r3, #0
 80078ae:	60fb      	str	r3, [r7, #12]
 80078b0:	e00f      	b.n	80078d2 <Robot_LegId2Idx+0x2e>
    if(strcmp(id, Robot_LegId[i]) == 0)
 80078b2:	4a0c      	ldr	r2, [pc, #48]	; (80078e4 <Robot_LegId2Idx+0x40>)
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078ba:	4619      	mov	r1, r3
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7f8 fca7 	bl	8000210 <strcmp>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d101      	bne.n	80078cc <Robot_LegId2Idx+0x28>
      return i;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	e007      	b.n	80078dc <Robot_LegId2Idx+0x38>
  for(i=0;i<ROBOT_NBLEGS;i++)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	3301      	adds	r3, #1
 80078d0:	60fb      	str	r3, [r7, #12]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2b03      	cmp	r3, #3
 80078d6:	ddec      	ble.n	80078b2 <Robot_LegId2Idx+0xe>
  return -1;
 80078d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80078dc:	4618      	mov	r0, r3
 80078de:	3710      	adds	r7, #16
 80078e0:	46bd      	mov	sp, r7
 80078e2:	bd80      	pop	{r7, pc}
 80078e4:	20000038 	.word	0x20000038

080078e8 <Robot_Unfold>:

/**********************************************************
 * @brief  Move legs to start position
 */
void Robot_Unfold()
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
  int i;

  for(i=0;i<ROBOT_NBLEGS;i++)
 80078ee:	2300      	movs	r3, #0
 80078f0:	607b      	str	r3, [r7, #4]
 80078f2:	e00b      	b.n	800790c <Robot_Unfold+0x24>
    Leg_Activate(robot.hlegs_rtab[i]);
 80078f4:	4a24      	ldr	r2, [pc, #144]	; (8007988 <Robot_Unfold+0xa0>)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	3312      	adds	r3, #18
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	4413      	add	r3, r2
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	4618      	mov	r0, r3
 8007902:	f7fd ffab 	bl	800585c <Leg_Activate>
  for(i=0;i<ROBOT_NBLEGS;i++)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	3301      	adds	r3, #1
 800790a:	607b      	str	r3, [r7, #4]
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b03      	cmp	r3, #3
 8007910:	ddf0      	ble.n	80078f4 <Robot_Unfold+0xc>

  // TODO : unflod legs smoothly
  for(i=0;i<ROBOT_NBLEGS;i++)
 8007912:	2300      	movs	r3, #0
 8007914:	607b      	str	r3, [r7, #4]
 8007916:	e02f      	b.n	8007978 <Robot_Unfold+0x90>
  {
    Leg_SetPos(robot.hlegs_rtab[i], robot.hlegs_rtab[i]->start_x, robot.hlegs_rtab[i]->start_y, robot.hlegs_rtab[i]->start_z);
 8007918:	4a1b      	ldr	r2, [pc, #108]	; (8007988 <Robot_Unfold+0xa0>)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	3312      	adds	r3, #18
 800791e:	009b      	lsls	r3, r3, #2
 8007920:	4413      	add	r3, r2
 8007922:	6859      	ldr	r1, [r3, #4]
 8007924:	4a18      	ldr	r2, [pc, #96]	; (8007988 <Robot_Unfold+0xa0>)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	3312      	adds	r3, #18
 800792a:	009b      	lsls	r3, r3, #2
 800792c:	4413      	add	r3, r2
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	ed93 7b14 	vldr	d7, [r3, #80]	; 0x50
 8007934:	4a14      	ldr	r2, [pc, #80]	; (8007988 <Robot_Unfold+0xa0>)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	3312      	adds	r3, #18
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	4413      	add	r3, r2
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8007944:	4a10      	ldr	r2, [pc, #64]	; (8007988 <Robot_Unfold+0xa0>)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	3312      	adds	r3, #18
 800794a:	009b      	lsls	r3, r3, #2
 800794c:	4413      	add	r3, r2
 800794e:	685b      	ldr	r3, [r3, #4]
 8007950:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8007954:	eeb0 2a45 	vmov.f32	s4, s10
 8007958:	eef0 2a65 	vmov.f32	s5, s11
 800795c:	eeb0 1a46 	vmov.f32	s2, s12
 8007960:	eef0 1a66 	vmov.f32	s3, s13
 8007964:	eeb0 0a47 	vmov.f32	s0, s14
 8007968:	eef0 0a67 	vmov.f32	s1, s15
 800796c:	4608      	mov	r0, r1
 800796e:	f7fe f8ef 	bl	8005b50 <Leg_SetPos>
  for(i=0;i<ROBOT_NBLEGS;i++)
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	3301      	adds	r3, #1
 8007976:	607b      	str	r3, [r7, #4]
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b03      	cmp	r3, #3
 800797c:	ddcc      	ble.n	8007918 <Robot_Unfold+0x30>
  Servo_SetAngle(robot.hservos[FLL], 45.*M_PI/180.);
  Servo_SetAngle(robot.hservos[FLM], -45.*M_PI/180.);
  Servo_SetAngle(robot.hservos[FLH], 0.);
  robot.remsteps_before_return = 0;
#endif
  }
 800797e:	bf00      	nop
 8007980:	3708      	adds	r7, #8
 8007982:	46bd      	mov	sp, r7
 8007984:	bd80      	pop	{r7, pc}
 8007986:	bf00      	nop
 8007988:	200035e8 	.word	0x200035e8

0800798c <Robot_Fold>:

/**********************************************************
 * @brief  Move legs to store position
 */
void Robot_Fold()
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
  int i;

  // TODO : fold legs smoothly

  for(i=0;i<ROBOT_NBLEGS;i++)
 8007992:	2300      	movs	r3, #0
 8007994:	607b      	str	r3, [r7, #4]
 8007996:	e00b      	b.n	80079b0 <Robot_Fold+0x24>
    Leg_Deactivate(robot.hlegs_rtab[i]);
 8007998:	4a09      	ldr	r2, [pc, #36]	; (80079c0 <Robot_Fold+0x34>)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	3312      	adds	r3, #18
 800799e:	009b      	lsls	r3, r3, #2
 80079a0:	4413      	add	r3, r2
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	4618      	mov	r0, r3
 80079a6:	f7fd ff70 	bl	800588a <Leg_Deactivate>
  for(i=0;i<ROBOT_NBLEGS;i++)
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	3301      	adds	r3, #1
 80079ae:	607b      	str	r3, [r7, #4]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2b03      	cmp	r3, #3
 80079b4:	ddf0      	ble.n	8007998 <Robot_Fold+0xc>

}
 80079b6:	bf00      	nop
 80079b8:	3708      	adds	r7, #8
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}
 80079be:	bf00      	nop
 80079c0:	200035e8 	.word	0x200035e8

080079c4 <Robot_GetState>:

/**********************************************************
 * @brief Return robot state as string
 */
char * Robot_GetState()
{
 80079c4:	b480      	push	{r7}
 80079c6:	af00      	add	r7, sp, #0
  if (robot.state == FOLDED)
 80079c8:	4b0e      	ldr	r3, [pc, #56]	; (8007a04 <Robot_GetState+0x40>)
 80079ca:	781b      	ldrb	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d101      	bne.n	80079d4 <Robot_GetState+0x10>
    return "FOLDED";
 80079d0:	4b0d      	ldr	r3, [pc, #52]	; (8007a08 <Robot_GetState+0x44>)
 80079d2:	e012      	b.n	80079fa <Robot_GetState+0x36>
  else if (robot.state == READY)
 80079d4:	4b0b      	ldr	r3, [pc, #44]	; (8007a04 <Robot_GetState+0x40>)
 80079d6:	781b      	ldrb	r3, [r3, #0]
 80079d8:	2b01      	cmp	r3, #1
 80079da:	d101      	bne.n	80079e0 <Robot_GetState+0x1c>
    return "READY";
 80079dc:	4b0b      	ldr	r3, [pc, #44]	; (8007a0c <Robot_GetState+0x48>)
 80079de:	e00c      	b.n	80079fa <Robot_GetState+0x36>
  else if (robot.state == RUNNING)
 80079e0:	4b08      	ldr	r3, [pc, #32]	; (8007a04 <Robot_GetState+0x40>)
 80079e2:	781b      	ldrb	r3, [r3, #0]
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d101      	bne.n	80079ec <Robot_GetState+0x28>
    return "RUNNING";
 80079e8:	4b09      	ldr	r3, [pc, #36]	; (8007a10 <Robot_GetState+0x4c>)
 80079ea:	e006      	b.n	80079fa <Robot_GetState+0x36>
  else if (robot.state == CONFIGURATION)
 80079ec:	4b05      	ldr	r3, [pc, #20]	; (8007a04 <Robot_GetState+0x40>)
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	2b03      	cmp	r3, #3
 80079f2:	d101      	bne.n	80079f8 <Robot_GetState+0x34>
    return "CONFIG";
 80079f4:	4b07      	ldr	r3, [pc, #28]	; (8007a14 <Robot_GetState+0x50>)
 80079f6:	e000      	b.n	80079fa <Robot_GetState+0x36>
  else
    return "UNKNOWN";
 80079f8:	4b07      	ldr	r3, [pc, #28]	; (8007a18 <Robot_GetState+0x54>)
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	46bd      	mov	sp, r7
 80079fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a02:	4770      	bx	lr
 8007a04:	200035e8 	.word	0x200035e8
 8007a08:	0800ef68 	.word	0x0800ef68
 8007a0c:	0800ef70 	.word	0x0800ef70
 8007a10:	0800ef78 	.word	0x0800ef78
 8007a14:	0800ef80 	.word	0x0800ef80
 8007a18:	0800ef88 	.word	0x0800ef88

08007a1c <Robot_ReadCommand_Folded>:
  * @brief Interpret a command - State FOLDED
  * @hserial serial handler to write status message
  * @param command command to interpret
  */
void Robot_ReadCommand_Folded(HAL_Serial_Handler * hserial, char *cmd)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b082      	sub	sp, #8
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  // Cmd unfold ***********
  if (strcmp(cmd, "unfold") == 0)
 8007a26:	4915      	ldr	r1, [pc, #84]	; (8007a7c <Robot_ReadCommand_Folded+0x60>)
 8007a28:	6838      	ldr	r0, [r7, #0]
 8007a2a:	f7f8 fbf1 	bl	8000210 <strcmp>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10a      	bne.n	8007a4a <Robot_ReadCommand_Folded+0x2e>
  {
    Robot_Unfold();
 8007a34:	f7ff ff58 	bl	80078e8 <Robot_Unfold>
    robot.state=READY;
 8007a38:	4b11      	ldr	r3, [pc, #68]	; (8007a80 <Robot_ReadCommand_Folded+0x64>)
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	701a      	strb	r2, [r3, #0]
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
 8007a3e:	683a      	ldr	r2, [r7, #0]
 8007a40:	4910      	ldr	r1, [pc, #64]	; (8007a84 <Robot_ReadCommand_Folded+0x68>)
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f002 fd16 	bl	800a474 <HAL_Serial_Print>
    robot.state=CONFIGURATION;
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
  }
  else
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state FOLDED\n", cmd);
}
 8007a48:	e014      	b.n	8007a74 <Robot_ReadCommand_Folded+0x58>
  else if (strcmp(cmd, "config") == 0)
 8007a4a:	490f      	ldr	r1, [pc, #60]	; (8007a88 <Robot_ReadCommand_Folded+0x6c>)
 8007a4c:	6838      	ldr	r0, [r7, #0]
 8007a4e:	f7f8 fbdf 	bl	8000210 <strcmp>
 8007a52:	4603      	mov	r3, r0
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d108      	bne.n	8007a6a <Robot_ReadCommand_Folded+0x4e>
    robot.state=CONFIGURATION;
 8007a58:	4b09      	ldr	r3, [pc, #36]	; (8007a80 <Robot_ReadCommand_Folded+0x64>)
 8007a5a:	2203      	movs	r2, #3
 8007a5c:	701a      	strb	r2, [r3, #0]
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
 8007a5e:	683a      	ldr	r2, [r7, #0]
 8007a60:	4908      	ldr	r1, [pc, #32]	; (8007a84 <Robot_ReadCommand_Folded+0x68>)
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f002 fd06 	bl	800a474 <HAL_Serial_Print>
}
 8007a68:	e004      	b.n	8007a74 <Robot_ReadCommand_Folded+0x58>
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state FOLDED\n", cmd);
 8007a6a:	683a      	ldr	r2, [r7, #0]
 8007a6c:	4907      	ldr	r1, [pc, #28]	; (8007a8c <Robot_ReadCommand_Folded+0x70>)
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f002 fd00 	bl	800a474 <HAL_Serial_Print>
}
 8007a74:	bf00      	nop
 8007a76:	3708      	adds	r7, #8
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	0800ef90 	.word	0x0800ef90
 8007a80:	200035e8 	.word	0x200035e8
 8007a84:	0800ef98 	.word	0x0800ef98
 8007a88:	0800efa0 	.word	0x0800efa0
 8007a8c:	0800efa8 	.word	0x0800efa8

08007a90 <Robot_ReadCommand_Ready>:
  * @brief Interpret a command - State READY
  * @hserial serial handler to write status message
  * @param command command to interpret
  */
void Robot_ReadCommand_Ready(HAL_Serial_Handler * hserial, char *cmd)
{
 8007a90:	b590      	push	{r4, r7, lr}
 8007a92:	b085      	sub	sp, #20
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
 8007a98:	6039      	str	r1, [r7, #0]
  // Cmd run **************
  if (strcmp(cmd, "run") == 0)
 8007a9a:	4951      	ldr	r1, [pc, #324]	; (8007be0 <Robot_ReadCommand_Ready+0x150>)
 8007a9c:	6838      	ldr	r0, [r7, #0]
 8007a9e:	f7f8 fbb7 	bl	8000210 <strcmp>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10c      	bne.n	8007ac2 <Robot_ReadCommand_Ready+0x32>
  {
    // robot_update() move legs if in RUNNING state
    robot.state=RUNNING;
 8007aa8:	4b4e      	ldr	r3, [pc, #312]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007aaa:	2202      	movs	r2, #2
 8007aac:	701a      	strb	r2, [r3, #0]
    LedSwitch(2, 0);
 8007aae:	2100      	movs	r1, #0
 8007ab0:	2002      	movs	r0, #2
 8007ab2:	f003 fe67 	bl	800b784 <LedSwitch>
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	494b      	ldr	r1, [pc, #300]	; (8007be8 <Robot_ReadCommand_Ready+0x158>)
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f002 fcda 	bl	800a474 <HAL_Serial_Print>
    robot.state=CONFIGURATION;
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
  }
  else
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state READY\n", cmd);
}
 8007ac0:	e085      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
  else if (strncmp(cmd, "speed", 5) == 0)
 8007ac2:	2205      	movs	r2, #5
 8007ac4:	4949      	ldr	r1, [pc, #292]	; (8007bec <Robot_ReadCommand_Ready+0x15c>)
 8007ac6:	6838      	ldr	r0, [r7, #0]
 8007ac8:	f003 ff64 	bl	800b994 <strncmp>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d126      	bne.n	8007b20 <Robot_ReadCommand_Ready+0x90>
    if (sscanf(cmd, "speed%d", &speed) != 1)
 8007ad2:	f107 030c 	add.w	r3, r7, #12
 8007ad6:	461a      	mov	r2, r3
 8007ad8:	4945      	ldr	r1, [pc, #276]	; (8007bf0 <Robot_ReadCommand_Ready+0x160>)
 8007ada:	6838      	ldr	r0, [r7, #0]
 8007adc:	f003 ff2e 	bl	800b93c <siscanf>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d005      	beq.n	8007af2 <Robot_ReadCommand_Ready+0x62>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"select<int>\"\n", cmd);
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	4942      	ldr	r1, [pc, #264]	; (8007bf4 <Robot_ReadCommand_Ready+0x164>)
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f002 fcc2 	bl	800a474 <HAL_Serial_Print>
}
 8007af0:	e06d      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
      robot.current_speed=(double)speed;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	4618      	mov	r0, r3
 8007af6:	f7f8 fd45 	bl	8000584 <__aeabi_i2d>
 8007afa:	4603      	mov	r3, r0
 8007afc:	460c      	mov	r4, r1
 8007afe:	4a39      	ldr	r2, [pc, #228]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007b00:	e9c2 3442 	strd	r3, r4, [r2, #264]	; 0x108
      HAL_Serial_Print(hserial,"OK speed set to %d\n", (int)robot.current_speed);
 8007b04:	4b37      	ldr	r3, [pc, #220]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007b06:	e9d3 3442 	ldrd	r3, r4, [r3, #264]	; 0x108
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	4621      	mov	r1, r4
 8007b0e:	f7f9 f84f 	bl	8000bb0 <__aeabi_d2iz>
 8007b12:	4603      	mov	r3, r0
 8007b14:	461a      	mov	r2, r3
 8007b16:	4938      	ldr	r1, [pc, #224]	; (8007bf8 <Robot_ReadCommand_Ready+0x168>)
 8007b18:	6878      	ldr	r0, [r7, #4]
 8007b1a:	f002 fcab 	bl	800a474 <HAL_Serial_Print>
}
 8007b1e:	e056      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
  else if (strcmp(cmd, "fold") == 0)
 8007b20:	4936      	ldr	r1, [pc, #216]	; (8007bfc <Robot_ReadCommand_Ready+0x16c>)
 8007b22:	6838      	ldr	r0, [r7, #0]
 8007b24:	f7f8 fb74 	bl	8000210 <strcmp>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d10a      	bne.n	8007b44 <Robot_ReadCommand_Ready+0xb4>
    Robot_Fold();
 8007b2e:	f7ff ff2d 	bl	800798c <Robot_Fold>
    robot.state=FOLDED;
 8007b32:	4b2c      	ldr	r3, [pc, #176]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007b34:	2200      	movs	r2, #0
 8007b36:	701a      	strb	r2, [r3, #0]
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
 8007b38:	683a      	ldr	r2, [r7, #0]
 8007b3a:	492b      	ldr	r1, [pc, #172]	; (8007be8 <Robot_ReadCommand_Ready+0x158>)
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f002 fc99 	bl	800a474 <HAL_Serial_Print>
}
 8007b42:	e044      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
  else if (strncmp(cmd, "curv", 4) == 0)
 8007b44:	2204      	movs	r2, #4
 8007b46:	492e      	ldr	r1, [pc, #184]	; (8007c00 <Robot_ReadCommand_Ready+0x170>)
 8007b48:	6838      	ldr	r0, [r7, #0]
 8007b4a:	f003 ff23 	bl	800b994 <strncmp>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d127      	bne.n	8007ba4 <Robot_ReadCommand_Ready+0x114>
    if (sscanf(cmd, "curv%d", &curv) != 1)
 8007b54:	f107 0308 	add.w	r3, r7, #8
 8007b58:	461a      	mov	r2, r3
 8007b5a:	492a      	ldr	r1, [pc, #168]	; (8007c04 <Robot_ReadCommand_Ready+0x174>)
 8007b5c:	6838      	ldr	r0, [r7, #0]
 8007b5e:	f003 feed 	bl	800b93c <siscanf>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d005      	beq.n	8007b74 <Robot_ReadCommand_Ready+0xe4>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"curv<int>\"\n", cmd);
 8007b68:	683a      	ldr	r2, [r7, #0]
 8007b6a:	4927      	ldr	r1, [pc, #156]	; (8007c08 <Robot_ReadCommand_Ready+0x178>)
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f002 fc81 	bl	800a474 <HAL_Serial_Print>
}
 8007b72:	e02c      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
      robot.current_curv=(double)curv/1000000.;
 8007b74:	68bb      	ldr	r3, [r7, #8]
 8007b76:	4618      	mov	r0, r3
 8007b78:	f7f8 fd04 	bl	8000584 <__aeabi_i2d>
 8007b7c:	a316      	add	r3, pc, #88	; (adr r3, 8007bd8 <Robot_ReadCommand_Ready+0x148>)
 8007b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b82:	f7f8 fe8f 	bl	80008a4 <__aeabi_ddiv>
 8007b86:	4603      	mov	r3, r0
 8007b88:	460c      	mov	r4, r1
 8007b8a:	4a16      	ldr	r2, [pc, #88]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007b8c:	e9c2 3444 	strd	r3, r4, [r2, #272]	; 0x110
      HAL_Serial_Print(hserial,"OK curv set to %f\n", robot.current_curv);
 8007b90:	4b14      	ldr	r3, [pc, #80]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007b92:	e9d3 3444 	ldrd	r3, r4, [r3, #272]	; 0x110
 8007b96:	461a      	mov	r2, r3
 8007b98:	4623      	mov	r3, r4
 8007b9a:	491c      	ldr	r1, [pc, #112]	; (8007c0c <Robot_ReadCommand_Ready+0x17c>)
 8007b9c:	6878      	ldr	r0, [r7, #4]
 8007b9e:	f002 fc69 	bl	800a474 <HAL_Serial_Print>
}
 8007ba2:	e014      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
  else if (strcmp(cmd, "config") == 0)
 8007ba4:	491a      	ldr	r1, [pc, #104]	; (8007c10 <Robot_ReadCommand_Ready+0x180>)
 8007ba6:	6838      	ldr	r0, [r7, #0]
 8007ba8:	f7f8 fb32 	bl	8000210 <strcmp>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d108      	bne.n	8007bc4 <Robot_ReadCommand_Ready+0x134>
    robot.state=CONFIGURATION;
 8007bb2:	4b0c      	ldr	r3, [pc, #48]	; (8007be4 <Robot_ReadCommand_Ready+0x154>)
 8007bb4:	2203      	movs	r2, #3
 8007bb6:	701a      	strb	r2, [r3, #0]
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
 8007bb8:	683a      	ldr	r2, [r7, #0]
 8007bba:	490b      	ldr	r1, [pc, #44]	; (8007be8 <Robot_ReadCommand_Ready+0x158>)
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f002 fc59 	bl	800a474 <HAL_Serial_Print>
}
 8007bc2:	e004      	b.n	8007bce <Robot_ReadCommand_Ready+0x13e>
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state READY\n", cmd);
 8007bc4:	683a      	ldr	r2, [r7, #0]
 8007bc6:	4913      	ldr	r1, [pc, #76]	; (8007c14 <Robot_ReadCommand_Ready+0x184>)
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f002 fc53 	bl	800a474 <HAL_Serial_Print>
}
 8007bce:	bf00      	nop
 8007bd0:	3714      	adds	r7, #20
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd90      	pop	{r4, r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	00000000 	.word	0x00000000
 8007bdc:	412e8480 	.word	0x412e8480
 8007be0:	0800efd0 	.word	0x0800efd0
 8007be4:	200035e8 	.word	0x200035e8
 8007be8:	0800ef98 	.word	0x0800ef98
 8007bec:	0800efd4 	.word	0x0800efd4
 8007bf0:	0800efdc 	.word	0x0800efdc
 8007bf4:	0800efe4 	.word	0x0800efe4
 8007bf8:	0800f01c 	.word	0x0800f01c
 8007bfc:	0800f030 	.word	0x0800f030
 8007c00:	0800f038 	.word	0x0800f038
 8007c04:	0800f040 	.word	0x0800f040
 8007c08:	0800f048 	.word	0x0800f048
 8007c0c:	0800f080 	.word	0x0800f080
 8007c10:	0800efa0 	.word	0x0800efa0
 8007c14:	0800f094 	.word	0x0800f094

08007c18 <Robot_ReadCommand_Running>:
  * @brief Interpret a command - State RUNNING
  * @hserial serial handler to write status message
  * @param command command to interpret
  */
void Robot_ReadCommand_Running(HAL_Serial_Handler * hserial, char *cmd)
{
 8007c18:	b590      	push	{r4, r7, lr}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
 8007c20:	6039      	str	r1, [r7, #0]
  if (strcmp(cmd, "stop") == 0)
 8007c22:	4947      	ldr	r1, [pc, #284]	; (8007d40 <Robot_ReadCommand_Running+0x128>)
 8007c24:	6838      	ldr	r0, [r7, #0]
 8007c26:	f7f8 faf3 	bl	8000210 <strcmp>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d11a      	bne.n	8007c66 <Robot_ReadCommand_Running+0x4e>
  {
    // robot_update() stop moving legs if not in RUNNING state
    robot.state=READY;
 8007c30:	4b44      	ldr	r3, [pc, #272]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007c32:	2201      	movs	r2, #1
 8007c34:	701a      	strb	r2, [r3, #0]
    robot.current_speed=0;
 8007c36:	4a43      	ldr	r2, [pc, #268]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007c38:	f04f 0300 	mov.w	r3, #0
 8007c3c:	f04f 0400 	mov.w	r4, #0
 8007c40:	e9c2 3442 	strd	r3, r4, [r2, #264]	; 0x108
    robot.current_curv=0.;
 8007c44:	4a3f      	ldr	r2, [pc, #252]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007c46:	f04f 0300 	mov.w	r3, #0
 8007c4a:	f04f 0400 	mov.w	r4, #0
 8007c4e:	e9c2 3444 	strd	r3, r4, [r2, #272]	; 0x110
    LedSwitch(3, 0);
 8007c52:	2100      	movs	r1, #0
 8007c54:	2003      	movs	r0, #3
 8007c56:	f003 fd95 	bl	800b784 <LedSwitch>
    HAL_Serial_Print(hserial,"OK %s\n", cmd);
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	493a      	ldr	r1, [pc, #232]	; (8007d48 <Robot_ReadCommand_Running+0x130>)
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f002 fc08 	bl	800a474 <HAL_Serial_Print>
      HAL_Serial_Print(hserial,"OK curv set to %f\n", robot.current_curv);
    }
  }
  else
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state RUNNING\n", cmd);
}
 8007c64:	e063      	b.n	8007d2e <Robot_ReadCommand_Running+0x116>
  else if (strncmp(cmd, "speed", 5) == 0)
 8007c66:	2205      	movs	r2, #5
 8007c68:	4938      	ldr	r1, [pc, #224]	; (8007d4c <Robot_ReadCommand_Running+0x134>)
 8007c6a:	6838      	ldr	r0, [r7, #0]
 8007c6c:	f003 fe92 	bl	800b994 <strncmp>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d126      	bne.n	8007cc4 <Robot_ReadCommand_Running+0xac>
    if (sscanf(cmd, "speed%d", &speed) != 1)
 8007c76:	f107 030c 	add.w	r3, r7, #12
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	4934      	ldr	r1, [pc, #208]	; (8007d50 <Robot_ReadCommand_Running+0x138>)
 8007c7e:	6838      	ldr	r0, [r7, #0]
 8007c80:	f003 fe5c 	bl	800b93c <siscanf>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b01      	cmp	r3, #1
 8007c88:	d005      	beq.n	8007c96 <Robot_ReadCommand_Running+0x7e>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"speed<int>\"\n", cmd);
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	4931      	ldr	r1, [pc, #196]	; (8007d54 <Robot_ReadCommand_Running+0x13c>)
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f002 fbf0 	bl	800a474 <HAL_Serial_Print>
}
 8007c94:	e04b      	b.n	8007d2e <Robot_ReadCommand_Running+0x116>
      robot.current_speed=(double)speed;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	4618      	mov	r0, r3
 8007c9a:	f7f8 fc73 	bl	8000584 <__aeabi_i2d>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	460c      	mov	r4, r1
 8007ca2:	4a28      	ldr	r2, [pc, #160]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007ca4:	e9c2 3442 	strd	r3, r4, [r2, #264]	; 0x108
      HAL_Serial_Print(hserial,"OK speed set to %d\n", (int)robot.current_speed);
 8007ca8:	4b26      	ldr	r3, [pc, #152]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007caa:	e9d3 3442 	ldrd	r3, r4, [r3, #264]	; 0x108
 8007cae:	4618      	mov	r0, r3
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	f7f8 ff7d 	bl	8000bb0 <__aeabi_d2iz>
 8007cb6:	4603      	mov	r3, r0
 8007cb8:	461a      	mov	r2, r3
 8007cba:	4927      	ldr	r1, [pc, #156]	; (8007d58 <Robot_ReadCommand_Running+0x140>)
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	f002 fbd9 	bl	800a474 <HAL_Serial_Print>
}
 8007cc2:	e034      	b.n	8007d2e <Robot_ReadCommand_Running+0x116>
  else if (strncmp(cmd, "curv", 4) == 0)
 8007cc4:	2204      	movs	r2, #4
 8007cc6:	4925      	ldr	r1, [pc, #148]	; (8007d5c <Robot_ReadCommand_Running+0x144>)
 8007cc8:	6838      	ldr	r0, [r7, #0]
 8007cca:	f003 fe63 	bl	800b994 <strncmp>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d127      	bne.n	8007d24 <Robot_ReadCommand_Running+0x10c>
    if (sscanf(cmd, "curv%d", &curv) != 1)
 8007cd4:	f107 0308 	add.w	r3, r7, #8
 8007cd8:	461a      	mov	r2, r3
 8007cda:	4921      	ldr	r1, [pc, #132]	; (8007d60 <Robot_ReadCommand_Running+0x148>)
 8007cdc:	6838      	ldr	r0, [r7, #0]
 8007cde:	f003 fe2d 	bl	800b93c <siscanf>
 8007ce2:	4603      	mov	r3, r0
 8007ce4:	2b01      	cmp	r3, #1
 8007ce6:	d005      	beq.n	8007cf4 <Robot_ReadCommand_Running+0xdc>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"curv<int>\"\n", cmd);
 8007ce8:	683a      	ldr	r2, [r7, #0]
 8007cea:	491e      	ldr	r1, [pc, #120]	; (8007d64 <Robot_ReadCommand_Running+0x14c>)
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	f002 fbc1 	bl	800a474 <HAL_Serial_Print>
}
 8007cf2:	e01c      	b.n	8007d2e <Robot_ReadCommand_Running+0x116>
      robot.current_curv=(double)curv/1000000.;
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7f8 fc44 	bl	8000584 <__aeabi_i2d>
 8007cfc:	a30e      	add	r3, pc, #56	; (adr r3, 8007d38 <Robot_ReadCommand_Running+0x120>)
 8007cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d02:	f7f8 fdcf 	bl	80008a4 <__aeabi_ddiv>
 8007d06:	4603      	mov	r3, r0
 8007d08:	460c      	mov	r4, r1
 8007d0a:	4a0e      	ldr	r2, [pc, #56]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007d0c:	e9c2 3444 	strd	r3, r4, [r2, #272]	; 0x110
      HAL_Serial_Print(hserial,"OK curv set to %f\n", robot.current_curv);
 8007d10:	4b0c      	ldr	r3, [pc, #48]	; (8007d44 <Robot_ReadCommand_Running+0x12c>)
 8007d12:	e9d3 3444 	ldrd	r3, r4, [r3, #272]	; 0x110
 8007d16:	461a      	mov	r2, r3
 8007d18:	4623      	mov	r3, r4
 8007d1a:	4913      	ldr	r1, [pc, #76]	; (8007d68 <Robot_ReadCommand_Running+0x150>)
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f002 fba9 	bl	800a474 <HAL_Serial_Print>
}
 8007d22:	e004      	b.n	8007d2e <Robot_ReadCommand_Running+0x116>
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state RUNNING\n", cmd);
 8007d24:	683a      	ldr	r2, [r7, #0]
 8007d26:	4911      	ldr	r1, [pc, #68]	; (8007d6c <Robot_ReadCommand_Running+0x154>)
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f002 fba3 	bl	800a474 <HAL_Serial_Print>
}
 8007d2e:	bf00      	nop
 8007d30:	3714      	adds	r7, #20
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd90      	pop	{r4, r7, pc}
 8007d36:	bf00      	nop
 8007d38:	00000000 	.word	0x00000000
 8007d3c:	412e8480 	.word	0x412e8480
 8007d40:	0800f0bc 	.word	0x0800f0bc
 8007d44:	200035e8 	.word	0x200035e8
 8007d48:	0800ef98 	.word	0x0800ef98
 8007d4c:	0800efd4 	.word	0x0800efd4
 8007d50:	0800efdc 	.word	0x0800efdc
 8007d54:	0800f0c4 	.word	0x0800f0c4
 8007d58:	0800f01c 	.word	0x0800f01c
 8007d5c:	0800f038 	.word	0x0800f038
 8007d60:	0800f040 	.word	0x0800f040
 8007d64:	0800f048 	.word	0x0800f048
 8007d68:	0800f080 	.word	0x0800f080
 8007d6c:	0800f0fc 	.word	0x0800f0fc

08007d70 <Robot_ReadCommand_Config>:
  * @brief Interpret a command - State CONFIG
  * @hserial serial handler to write status message
  * @param command command to interpret
  */
void Robot_ReadCommand_Config(HAL_Serial_Handler * hserial, char *cmd)
{
 8007d70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007d74:	ed2d 8b04 	vpush	{d8-d9}
 8007d78:	b0ab      	sub	sp, #172	; 0xac
 8007d7a:	af06      	add	r7, sp, #24
 8007d7c:	60f8      	str	r0, [r7, #12]
 8007d7e:	60b9      	str	r1, [r7, #8]
  // Cmd select servo *****
  if (strncmp(cmd, "servo", 5) == 0)
 8007d80:	2205      	movs	r2, #5
 8007d82:	4997      	ldr	r1, [pc, #604]	; (8007fe0 <Robot_ReadCommand_Config+0x270>)
 8007d84:	68b8      	ldr	r0, [r7, #8]
 8007d86:	f003 fe05 	bl	800b994 <strncmp>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d137      	bne.n	8007e00 <Robot_ReadCommand_Config+0x90>
  {
    char servo_id[8];
    if (sscanf(cmd, "servo%s", servo_id) != 1)
 8007d90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007d94:	461a      	mov	r2, r3
 8007d96:	4993      	ldr	r1, [pc, #588]	; (8007fe4 <Robot_ReadCommand_Config+0x274>)
 8007d98:	68b8      	ldr	r0, [r7, #8]
 8007d9a:	f003 fdcf 	bl	800b93c <siscanf>
 8007d9e:	4603      	mov	r3, r0
 8007da0:	2b01      	cmp	r3, #1
 8007da2:	d006      	beq.n	8007db2 <Robot_ReadCommand_Config+0x42>
    {
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"select<int>\"\n", cmd);
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	4990      	ldr	r1, [pc, #576]	; (8007fe8 <Robot_ReadCommand_Config+0x278>)
 8007da8:	68f8      	ldr	r0, [r7, #12]
 8007daa:	f002 fb63 	bl	800a474 <HAL_Serial_Print>
  }
  // WRONG COMMAND ********
  else
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state CONFIGURATION\n", cmd);

}
 8007dae:	f000 beb6 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
      HAL_Serial_Print(hserial, " servo \"%s\" selected\n", servo_id);
 8007db2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007db6:	461a      	mov	r2, r3
 8007db8:	498c      	ldr	r1, [pc, #560]	; (8007fec <Robot_ReadCommand_Config+0x27c>)
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f002 fb5a 	bl	800a474 <HAL_Serial_Print>
      servo_idx=Robot_ServoId2Idx(servo_id);
 8007dc0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	f7ff fd4b 	bl	8007860 <Robot_ServoId2Idx>
 8007dca:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
      if( servo_idx >= 0)
 8007dce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	db0b      	blt.n	8007dee <Robot_ReadCommand_Config+0x7e>
        robot.current_servo_idx=servo_idx;
 8007dd6:	4a86      	ldr	r2, [pc, #536]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007dd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ddc:	6053      	str	r3, [r2, #4]
        HAL_Serial_Print(hserial,"OK servo %d selected\n", servo_idx);
 8007dde:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8007de2:	4984      	ldr	r1, [pc, #528]	; (8007ff4 <Robot_ReadCommand_Config+0x284>)
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f002 fb45 	bl	800a474 <HAL_Serial_Print>
}
 8007dea:	f000 be98 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
        HAL_Serial_Print(hserial, "KO Wrong servo ID\"%s\"\n", servo_id);
 8007dee:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8007df2:	461a      	mov	r2, r3
 8007df4:	4980      	ldr	r1, [pc, #512]	; (8007ff8 <Robot_ReadCommand_Config+0x288>)
 8007df6:	68f8      	ldr	r0, [r7, #12]
 8007df8:	f002 fb3c 	bl	800a474 <HAL_Serial_Print>
}
 8007dfc:	f000 be8f 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if(strncmp(cmd, "pulse", 5) == 0)
 8007e00:	2205      	movs	r2, #5
 8007e02:	497e      	ldr	r1, [pc, #504]	; (8007ffc <Robot_ReadCommand_Config+0x28c>)
 8007e04:	68b8      	ldr	r0, [r7, #8]
 8007e06:	f003 fdc5 	bl	800b994 <strncmp>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d13d      	bne.n	8007e8c <Robot_ReadCommand_Config+0x11c>
    if (sscanf(cmd, "pulse%d", &pulse) != 1)
 8007e10:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007e14:	461a      	mov	r2, r3
 8007e16:	497a      	ldr	r1, [pc, #488]	; (8008000 <Robot_ReadCommand_Config+0x290>)
 8007e18:	68b8      	ldr	r0, [r7, #8]
 8007e1a:	f003 fd8f 	bl	800b93c <siscanf>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	2b01      	cmp	r3, #1
 8007e22:	d006      	beq.n	8007e32 <Robot_ReadCommand_Config+0xc2>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"pulse<int>\"\n", cmd);
 8007e24:	68ba      	ldr	r2, [r7, #8]
 8007e26:	4977      	ldr	r1, [pc, #476]	; (8008004 <Robot_ReadCommand_Config+0x294>)
 8007e28:	68f8      	ldr	r0, [r7, #12]
 8007e2a:	f002 fb23 	bl	800a474 <HAL_Serial_Print>
}
 8007e2e:	f000 be76 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
    else if((pulse < SERVO_PULSE_MIN) && (pulse > SERVO_PULSE_MAX))
 8007e32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e34:	f240 5213 	movw	r2, #1299	; 0x513
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	dc0c      	bgt.n	8007e56 <Robot_ReadCommand_Config+0xe6>
 8007e3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e3e:	f240 62a4 	movw	r2, #1700	; 0x6a4
 8007e42:	4293      	cmp	r3, r2
 8007e44:	dd07      	ble.n	8007e56 <Robot_ReadCommand_Config+0xe6>
      HAL_Serial_Print(hserial, "KO Wrong pulse value \"%d\"\n", pulse);
 8007e46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e48:	461a      	mov	r2, r3
 8007e4a:	496f      	ldr	r1, [pc, #444]	; (8008008 <Robot_ReadCommand_Config+0x298>)
 8007e4c:	68f8      	ldr	r0, [r7, #12]
 8007e4e:	f002 fb11 	bl	800a474 <HAL_Serial_Print>
 8007e52:	f000 be64 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
      Servo_SetPulse(robot.hservos[robot.current_servo_idx], pulse);
 8007e56:	4b66      	ldr	r3, [pc, #408]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007e58:	685b      	ldr	r3, [r3, #4]
 8007e5a:	4a65      	ldr	r2, [pc, #404]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007e5c:	3302      	adds	r3, #2
 8007e5e:	009b      	lsls	r3, r3, #2
 8007e60:	4413      	add	r3, r2
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007e66:	4611      	mov	r1, r2
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f002 fc5f 	bl	800a72c <Servo_SetPulse>
      HAL_Serial_Print(hserial,"OK pulse set to %d\n", robot.hservos[robot.current_servo_idx]->pulse);
 8007e6e:	4b60      	ldr	r3, [pc, #384]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	4a5f      	ldr	r2, [pc, #380]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007e74:	3302      	adds	r3, #2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4413      	add	r3, r2
 8007e7a:	685b      	ldr	r3, [r3, #4]
 8007e7c:	689b      	ldr	r3, [r3, #8]
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4962      	ldr	r1, [pc, #392]	; (800800c <Robot_ReadCommand_Config+0x29c>)
 8007e82:	68f8      	ldr	r0, [r7, #12]
 8007e84:	f002 faf6 	bl	800a474 <HAL_Serial_Print>
}
 8007e88:	f000 be49 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if(strncmp(cmd, "compensx", 8) == 0)
 8007e8c:	2208      	movs	r2, #8
 8007e8e:	4960      	ldr	r1, [pc, #384]	; (8008010 <Robot_ReadCommand_Config+0x2a0>)
 8007e90:	68b8      	ldr	r0, [r7, #8]
 8007e92:	f003 fd7f 	bl	800b994 <strncmp>
 8007e96:	4603      	mov	r3, r0
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	f040 8087 	bne.w	8007fac <Robot_ReadCommand_Config+0x23c>
    if (sscanf(cmd, "compensx%d", &compensation) != 1)
 8007e9e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	495b      	ldr	r1, [pc, #364]	; (8008014 <Robot_ReadCommand_Config+0x2a4>)
 8007ea6:	68b8      	ldr	r0, [r7, #8]
 8007ea8:	f003 fd48 	bl	800b93c <siscanf>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b01      	cmp	r3, #1
 8007eb0:	d006      	beq.n	8007ec0 <Robot_ReadCommand_Config+0x150>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"compensx<int>\"\n", cmd);
 8007eb2:	68ba      	ldr	r2, [r7, #8]
 8007eb4:	4958      	ldr	r1, [pc, #352]	; (8008018 <Robot_ReadCommand_Config+0x2a8>)
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f002 fadc 	bl	800a474 <HAL_Serial_Print>
}
 8007ebc:	f000 be2f 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
      robot.hlegs[robot.current_leg_idx]->compensation_x=(double)compensation;
 8007ec0:	4b4b      	ldr	r3, [pc, #300]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007ec2:	689b      	ldr	r3, [r3, #8]
 8007ec4:	4a4a      	ldr	r2, [pc, #296]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007ec6:	330e      	adds	r3, #14
 8007ec8:	009b      	lsls	r3, r3, #2
 8007eca:	4413      	add	r3, r2
 8007ecc:	685d      	ldr	r5, [r3, #4]
 8007ece:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	f7f8 fb57 	bl	8000584 <__aeabi_i2d>
 8007ed6:	4603      	mov	r3, r0
 8007ed8:	460c      	mov	r4, r1
 8007eda:	e9c5 3404 	strd	r3, r4, [r5, #16]
      HAL_Serial_Print(hserial, "%f;%f;%f;\n", robot.hlegs[robot.current_leg_idx]->current_x, robot.hlegs[robot.current_leg_idx]->current_y, robot.hlegs[robot.current_leg_idx]->current_z);
 8007ede:	4b44      	ldr	r3, [pc, #272]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007ee0:	689b      	ldr	r3, [r3, #8]
 8007ee2:	4a43      	ldr	r2, [pc, #268]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007ee4:	330e      	adds	r3, #14
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	4413      	add	r3, r2
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	e9d3 560c 	ldrd	r5, r6, [r3, #48]	; 0x30
 8007ef0:	4b3f      	ldr	r3, [pc, #252]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007ef2:	689b      	ldr	r3, [r3, #8]
 8007ef4:	4a3e      	ldr	r2, [pc, #248]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007ef6:	330e      	adds	r3, #14
 8007ef8:	009b      	lsls	r3, r3, #2
 8007efa:	4413      	add	r3, r2
 8007efc:	685b      	ldr	r3, [r3, #4]
 8007efe:	e9d3 120e 	ldrd	r1, r2, [r3, #56]	; 0x38
 8007f02:	4b3b      	ldr	r3, [pc, #236]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f04:	689b      	ldr	r3, [r3, #8]
 8007f06:	483a      	ldr	r0, [pc, #232]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f08:	330e      	adds	r3, #14
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4403      	add	r3, r0
 8007f0e:	685b      	ldr	r3, [r3, #4]
 8007f10:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8007f14:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007f18:	e88d 0006 	stmia.w	sp, {r1, r2}
 8007f1c:	462a      	mov	r2, r5
 8007f1e:	4633      	mov	r3, r6
 8007f20:	493e      	ldr	r1, [pc, #248]	; (800801c <Robot_ReadCommand_Config+0x2ac>)
 8007f22:	68f8      	ldr	r0, [r7, #12]
 8007f24:	f002 faa6 	bl	800a474 <HAL_Serial_Print>
      Leg_SetPos(robot.hlegs[robot.current_leg_idx], robot.hlegs[robot.current_leg_idx]->current_x, robot.hlegs[robot.current_leg_idx]->current_y, robot.hlegs[robot.current_leg_idx]->current_z);
 8007f28:	4b31      	ldr	r3, [pc, #196]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	4a30      	ldr	r2, [pc, #192]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f2e:	330e      	adds	r3, #14
 8007f30:	009b      	lsls	r3, r3, #2
 8007f32:	4413      	add	r3, r2
 8007f34:	6859      	ldr	r1, [r3, #4]
 8007f36:	4b2e      	ldr	r3, [pc, #184]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	4a2d      	ldr	r2, [pc, #180]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f3c:	330e      	adds	r3, #14
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	4413      	add	r3, r2
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8007f48:	4b29      	ldr	r3, [pc, #164]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	4a28      	ldr	r2, [pc, #160]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f4e:	330e      	adds	r3, #14
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	4413      	add	r3, r2
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	ed93 6b0e 	vldr	d6, [r3, #56]	; 0x38
 8007f5a:	4b25      	ldr	r3, [pc, #148]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f5c:	689b      	ldr	r3, [r3, #8]
 8007f5e:	4a24      	ldr	r2, [pc, #144]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f60:	330e      	adds	r3, #14
 8007f62:	009b      	lsls	r3, r3, #2
 8007f64:	4413      	add	r3, r2
 8007f66:	685b      	ldr	r3, [r3, #4]
 8007f68:	ed93 5b10 	vldr	d5, [r3, #64]	; 0x40
 8007f6c:	eeb0 2a45 	vmov.f32	s4, s10
 8007f70:	eef0 2a65 	vmov.f32	s5, s11
 8007f74:	eeb0 1a46 	vmov.f32	s2, s12
 8007f78:	eef0 1a66 	vmov.f32	s3, s13
 8007f7c:	eeb0 0a47 	vmov.f32	s0, s14
 8007f80:	eef0 0a67 	vmov.f32	s1, s15
 8007f84:	4608      	mov	r0, r1
 8007f86:	f7fd fde3 	bl	8005b50 <Leg_SetPos>
      HAL_Serial_Print(hserial,"OK compensation x set to %f\n", robot.hlegs[robot.current_leg_idx]->compensation_x);
 8007f8a:	4b19      	ldr	r3, [pc, #100]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	4a18      	ldr	r2, [pc, #96]	; (8007ff0 <Robot_ReadCommand_Config+0x280>)
 8007f90:	330e      	adds	r3, #14
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	685b      	ldr	r3, [r3, #4]
 8007f98:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8007f9c:	461a      	mov	r2, r3
 8007f9e:	4623      	mov	r3, r4
 8007fa0:	491f      	ldr	r1, [pc, #124]	; (8008020 <Robot_ReadCommand_Config+0x2b0>)
 8007fa2:	68f8      	ldr	r0, [r7, #12]
 8007fa4:	f002 fa66 	bl	800a474 <HAL_Serial_Print>
}
 8007fa8:	f000 bdb9 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if(strncmp(cmd, "compensy", 8) == 0)
 8007fac:	2208      	movs	r2, #8
 8007fae:	491d      	ldr	r1, [pc, #116]	; (8008024 <Robot_ReadCommand_Config+0x2b4>)
 8007fb0:	68b8      	ldr	r0, [r7, #8]
 8007fb2:	f003 fcef 	bl	800b994 <strncmp>
 8007fb6:	4603      	mov	r3, r0
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f040 808a 	bne.w	80080d2 <Robot_ReadCommand_Config+0x362>
    if (sscanf(cmd, "compensy%d", &compensation) != 1)
 8007fbe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007fc2:	461a      	mov	r2, r3
 8007fc4:	4918      	ldr	r1, [pc, #96]	; (8008028 <Robot_ReadCommand_Config+0x2b8>)
 8007fc6:	68b8      	ldr	r0, [r7, #8]
 8007fc8:	f003 fcb8 	bl	800b93c <siscanf>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d02e      	beq.n	8008030 <Robot_ReadCommand_Config+0x2c0>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"compensy<int>\"\n", cmd);
 8007fd2:	68ba      	ldr	r2, [r7, #8]
 8007fd4:	4915      	ldr	r1, [pc, #84]	; (800802c <Robot_ReadCommand_Config+0x2bc>)
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	f002 fa4c 	bl	800a474 <HAL_Serial_Print>
}
 8007fdc:	f000 bd9f 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
 8007fe0:	0800f124 	.word	0x0800f124
 8007fe4:	0800f12c 	.word	0x0800f12c
 8007fe8:	0800efe4 	.word	0x0800efe4
 8007fec:	0800f134 	.word	0x0800f134
 8007ff0:	200035e8 	.word	0x200035e8
 8007ff4:	0800f14c 	.word	0x0800f14c
 8007ff8:	0800f164 	.word	0x0800f164
 8007ffc:	0800f17c 	.word	0x0800f17c
 8008000:	0800f184 	.word	0x0800f184
 8008004:	0800f18c 	.word	0x0800f18c
 8008008:	0800f1c4 	.word	0x0800f1c4
 800800c:	0800f1e0 	.word	0x0800f1e0
 8008010:	0800f1f4 	.word	0x0800f1f4
 8008014:	0800f200 	.word	0x0800f200
 8008018:	0800f20c 	.word	0x0800f20c
 800801c:	0800f248 	.word	0x0800f248
 8008020:	0800f254 	.word	0x0800f254
 8008024:	0800f274 	.word	0x0800f274
 8008028:	0800f280 	.word	0x0800f280
 800802c:	0800f28c 	.word	0x0800f28c
      robot.hlegs[robot.current_leg_idx]->compensation_y=(double)compensation;
 8008030:	4bb1      	ldr	r3, [pc, #708]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	4ab0      	ldr	r2, [pc, #704]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008036:	330e      	adds	r3, #14
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	4413      	add	r3, r2
 800803c:	685d      	ldr	r5, [r3, #4]
 800803e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008040:	4618      	mov	r0, r3
 8008042:	f7f8 fa9f 	bl	8000584 <__aeabi_i2d>
 8008046:	4603      	mov	r3, r0
 8008048:	460c      	mov	r4, r1
 800804a:	e9c5 3406 	strd	r3, r4, [r5, #24]
      Leg_SetPos(robot.hlegs[robot.current_leg_idx], robot.hlegs[robot.current_leg_idx]->current_x, robot.hlegs[robot.current_leg_idx]->current_y, robot.hlegs[robot.current_leg_idx]->current_z);
 800804e:	4baa      	ldr	r3, [pc, #680]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008050:	689b      	ldr	r3, [r3, #8]
 8008052:	4aa9      	ldr	r2, [pc, #676]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008054:	330e      	adds	r3, #14
 8008056:	009b      	lsls	r3, r3, #2
 8008058:	4413      	add	r3, r2
 800805a:	6859      	ldr	r1, [r3, #4]
 800805c:	4ba6      	ldr	r3, [pc, #664]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	4aa5      	ldr	r2, [pc, #660]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008062:	330e      	adds	r3, #14
 8008064:	009b      	lsls	r3, r3, #2
 8008066:	4413      	add	r3, r2
 8008068:	685b      	ldr	r3, [r3, #4]
 800806a:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 800806e:	4ba2      	ldr	r3, [pc, #648]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008070:	689b      	ldr	r3, [r3, #8]
 8008072:	4aa1      	ldr	r2, [pc, #644]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008074:	330e      	adds	r3, #14
 8008076:	009b      	lsls	r3, r3, #2
 8008078:	4413      	add	r3, r2
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	ed93 6b0e 	vldr	d6, [r3, #56]	; 0x38
 8008080:	4b9d      	ldr	r3, [pc, #628]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	4a9c      	ldr	r2, [pc, #624]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008086:	330e      	adds	r3, #14
 8008088:	009b      	lsls	r3, r3, #2
 800808a:	4413      	add	r3, r2
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	ed93 5b10 	vldr	d5, [r3, #64]	; 0x40
 8008092:	eeb0 2a45 	vmov.f32	s4, s10
 8008096:	eef0 2a65 	vmov.f32	s5, s11
 800809a:	eeb0 1a46 	vmov.f32	s2, s12
 800809e:	eef0 1a66 	vmov.f32	s3, s13
 80080a2:	eeb0 0a47 	vmov.f32	s0, s14
 80080a6:	eef0 0a67 	vmov.f32	s1, s15
 80080aa:	4608      	mov	r0, r1
 80080ac:	f7fd fd50 	bl	8005b50 <Leg_SetPos>
      HAL_Serial_Print(hserial,"OK compensation y set to %f\n", robot.hlegs[robot.current_leg_idx]->compensation_y);
 80080b0:	4b91      	ldr	r3, [pc, #580]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	4a90      	ldr	r2, [pc, #576]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 80080b6:	330e      	adds	r3, #14
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	4413      	add	r3, r2
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	e9d3 3406 	ldrd	r3, r4, [r3, #24]
 80080c2:	461a      	mov	r2, r3
 80080c4:	4623      	mov	r3, r4
 80080c6:	498d      	ldr	r1, [pc, #564]	; (80082fc <Robot_ReadCommand_Config+0x58c>)
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f002 f9d3 	bl	800a474 <HAL_Serial_Print>
}
 80080ce:	f000 bd26 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if(strncmp(cmd, "compensz", 8) == 0)
 80080d2:	2208      	movs	r2, #8
 80080d4:	498a      	ldr	r1, [pc, #552]	; (8008300 <Robot_ReadCommand_Config+0x590>)
 80080d6:	68b8      	ldr	r0, [r7, #8]
 80080d8:	f003 fc5c 	bl	800b994 <strncmp>
 80080dc:	4603      	mov	r3, r0
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d161      	bne.n	80081a6 <Robot_ReadCommand_Config+0x436>
    if (sscanf(cmd, "compensz%d", &compensation) != 1)
 80080e2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80080e6:	461a      	mov	r2, r3
 80080e8:	4986      	ldr	r1, [pc, #536]	; (8008304 <Robot_ReadCommand_Config+0x594>)
 80080ea:	68b8      	ldr	r0, [r7, #8]
 80080ec:	f003 fc26 	bl	800b93c <siscanf>
 80080f0:	4603      	mov	r3, r0
 80080f2:	2b01      	cmp	r3, #1
 80080f4:	d006      	beq.n	8008104 <Robot_ReadCommand_Config+0x394>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"compensz<int>\"\n", cmd);
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4983      	ldr	r1, [pc, #524]	; (8008308 <Robot_ReadCommand_Config+0x598>)
 80080fa:	68f8      	ldr	r0, [r7, #12]
 80080fc:	f002 f9ba 	bl	800a474 <HAL_Serial_Print>
}
 8008100:	f000 bd0d 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
      robot.hlegs[robot.current_leg_idx]->compensation_z=(double)compensation;
 8008104:	4b7c      	ldr	r3, [pc, #496]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	4a7b      	ldr	r2, [pc, #492]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 800810a:	330e      	adds	r3, #14
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4413      	add	r3, r2
 8008110:	685d      	ldr	r5, [r3, #4]
 8008112:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008114:	4618      	mov	r0, r3
 8008116:	f7f8 fa35 	bl	8000584 <__aeabi_i2d>
 800811a:	4603      	mov	r3, r0
 800811c:	460c      	mov	r4, r1
 800811e:	e9c5 3408 	strd	r3, r4, [r5, #32]
      Leg_SetPos(robot.hlegs[robot.current_leg_idx], robot.hlegs[robot.current_leg_idx]->current_x, robot.hlegs[robot.current_leg_idx]->current_y, robot.hlegs[robot.current_leg_idx]->current_z);
 8008122:	4b75      	ldr	r3, [pc, #468]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008124:	689b      	ldr	r3, [r3, #8]
 8008126:	4a74      	ldr	r2, [pc, #464]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008128:	330e      	adds	r3, #14
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	4413      	add	r3, r2
 800812e:	6859      	ldr	r1, [r3, #4]
 8008130:	4b71      	ldr	r3, [pc, #452]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	4a70      	ldr	r2, [pc, #448]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008136:	330e      	adds	r3, #14
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4413      	add	r3, r2
 800813c:	685b      	ldr	r3, [r3, #4]
 800813e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8008142:	4b6d      	ldr	r3, [pc, #436]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	4a6c      	ldr	r2, [pc, #432]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008148:	330e      	adds	r3, #14
 800814a:	009b      	lsls	r3, r3, #2
 800814c:	4413      	add	r3, r2
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	ed93 6b0e 	vldr	d6, [r3, #56]	; 0x38
 8008154:	4b68      	ldr	r3, [pc, #416]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008156:	689b      	ldr	r3, [r3, #8]
 8008158:	4a67      	ldr	r2, [pc, #412]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 800815a:	330e      	adds	r3, #14
 800815c:	009b      	lsls	r3, r3, #2
 800815e:	4413      	add	r3, r2
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	ed93 5b10 	vldr	d5, [r3, #64]	; 0x40
 8008166:	eeb0 2a45 	vmov.f32	s4, s10
 800816a:	eef0 2a65 	vmov.f32	s5, s11
 800816e:	eeb0 1a46 	vmov.f32	s2, s12
 8008172:	eef0 1a66 	vmov.f32	s3, s13
 8008176:	eeb0 0a47 	vmov.f32	s0, s14
 800817a:	eef0 0a67 	vmov.f32	s1, s15
 800817e:	4608      	mov	r0, r1
 8008180:	f7fd fce6 	bl	8005b50 <Leg_SetPos>
      HAL_Serial_Print(hserial,"OK compensation z set to %f\n", robot.hlegs[robot.current_leg_idx]->compensation_z);
 8008184:	4b5c      	ldr	r3, [pc, #368]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008186:	689b      	ldr	r3, [r3, #8]
 8008188:	4a5b      	ldr	r2, [pc, #364]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 800818a:	330e      	adds	r3, #14
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	4413      	add	r3, r2
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	e9d3 3408 	ldrd	r3, r4, [r3, #32]
 8008196:	461a      	mov	r2, r3
 8008198:	4623      	mov	r3, r4
 800819a:	495c      	ldr	r1, [pc, #368]	; (800830c <Robot_ReadCommand_Config+0x59c>)
 800819c:	68f8      	ldr	r0, [r7, #12]
 800819e:	f002 f969 	bl	800a474 <HAL_Serial_Print>
}
 80081a2:	f000 bcbc 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if(strncmp(cmd, "angle", 5) == 0)
 80081a6:	2205      	movs	r2, #5
 80081a8:	4959      	ldr	r1, [pc, #356]	; (8008310 <Robot_ReadCommand_Config+0x5a0>)
 80081aa:	68b8      	ldr	r0, [r7, #8]
 80081ac:	f003 fbf2 	bl	800b994 <strncmp>
 80081b0:	4603      	mov	r3, r0
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d162      	bne.n	800827c <Robot_ReadCommand_Config+0x50c>
    if (sscanf(cmd, "angle%d", &angle) != 1)
 80081b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80081ba:	461a      	mov	r2, r3
 80081bc:	4955      	ldr	r1, [pc, #340]	; (8008314 <Robot_ReadCommand_Config+0x5a4>)
 80081be:	68b8      	ldr	r0, [r7, #8]
 80081c0:	f003 fbbc 	bl	800b93c <siscanf>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b01      	cmp	r3, #1
 80081c8:	d006      	beq.n	80081d8 <Robot_ReadCommand_Config+0x468>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"angle<int>\"\n", cmd);
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	4952      	ldr	r1, [pc, #328]	; (8008318 <Robot_ReadCommand_Config+0x5a8>)
 80081ce:	68f8      	ldr	r0, [r7, #12]
 80081d0:	f002 f950 	bl	800a474 <HAL_Serial_Print>
}
 80081d4:	f000 bca3 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
      Servo_SetAngle(robot.hservos[robot.current_servo_idx], (double)angle*M_PI/180.);
 80081d8:	4b47      	ldr	r3, [pc, #284]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 80081da:	685b      	ldr	r3, [r3, #4]
 80081dc:	4a46      	ldr	r2, [pc, #280]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 80081de:	3302      	adds	r3, #2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	4413      	add	r3, r2
 80081e4:	685c      	ldr	r4, [r3, #4]
 80081e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081e8:	4618      	mov	r0, r3
 80081ea:	f7f8 f9cb 	bl	8000584 <__aeabi_i2d>
 80081ee:	a340      	add	r3, pc, #256	; (adr r3, 80082f0 <Robot_ReadCommand_Config+0x580>)
 80081f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f4:	f7f8 fa2c 	bl	8000650 <__aeabi_dmul>
 80081f8:	4602      	mov	r2, r0
 80081fa:	460b      	mov	r3, r1
 80081fc:	4610      	mov	r0, r2
 80081fe:	4619      	mov	r1, r3
 8008200:	f04f 0200 	mov.w	r2, #0
 8008204:	4b45      	ldr	r3, [pc, #276]	; (800831c <Robot_ReadCommand_Config+0x5ac>)
 8008206:	f7f8 fb4d 	bl	80008a4 <__aeabi_ddiv>
 800820a:	4602      	mov	r2, r0
 800820c:	460b      	mov	r3, r1
 800820e:	ec43 2b17 	vmov	d7, r2, r3
 8008212:	eeb0 0a47 	vmov.f32	s0, s14
 8008216:	eef0 0a67 	vmov.f32	s1, s15
 800821a:	4620      	mov	r0, r4
 800821c:	f002 fb10 	bl	800a840 <Servo_SetAngle>
      HAL_Serial_Print(hserial,"OK angle set to %f\n", robot.hservos[robot.current_servo_idx]->angle*180./M_PI);
 8008220:	4b35      	ldr	r3, [pc, #212]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	4a34      	ldr	r2, [pc, #208]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008226:	3302      	adds	r3, #2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4413      	add	r3, r2
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8008232:	f04f 0200 	mov.w	r2, #0
 8008236:	4b39      	ldr	r3, [pc, #228]	; (800831c <Robot_ReadCommand_Config+0x5ac>)
 8008238:	f7f8 fa0a 	bl	8000650 <__aeabi_dmul>
 800823c:	4603      	mov	r3, r0
 800823e:	460c      	mov	r4, r1
 8008240:	4618      	mov	r0, r3
 8008242:	4621      	mov	r1, r4
 8008244:	a32a      	add	r3, pc, #168	; (adr r3, 80082f0 <Robot_ReadCommand_Config+0x580>)
 8008246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800824a:	f7f8 fb2b 	bl	80008a4 <__aeabi_ddiv>
 800824e:	4603      	mov	r3, r0
 8008250:	460c      	mov	r4, r1
 8008252:	461a      	mov	r2, r3
 8008254:	4623      	mov	r3, r4
 8008256:	4932      	ldr	r1, [pc, #200]	; (8008320 <Robot_ReadCommand_Config+0x5b0>)
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f002 f90b 	bl	800a474 <HAL_Serial_Print>
      HAL_Serial_Print(hserial,"   pulse is %d\n", robot.hservos[robot.current_servo_idx]->pulse);
 800825e:	4b26      	ldr	r3, [pc, #152]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	4a25      	ldr	r2, [pc, #148]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 8008264:	3302      	adds	r3, #2
 8008266:	009b      	lsls	r3, r3, #2
 8008268:	4413      	add	r3, r2
 800826a:	685b      	ldr	r3, [r3, #4]
 800826c:	689b      	ldr	r3, [r3, #8]
 800826e:	461a      	mov	r2, r3
 8008270:	492c      	ldr	r1, [pc, #176]	; (8008324 <Robot_ReadCommand_Config+0x5b4>)
 8008272:	68f8      	ldr	r0, [r7, #12]
 8008274:	f002 f8fe 	bl	800a474 <HAL_Serial_Print>
}
 8008278:	f000 bc51 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if(strncmp(cmd, "limits", 6) == 0)
 800827c:	2206      	movs	r2, #6
 800827e:	492a      	ldr	r1, [pc, #168]	; (8008328 <Robot_ReadCommand_Config+0x5b8>)
 8008280:	68b8      	ldr	r0, [r7, #8]
 8008282:	f003 fb87 	bl	800b994 <strncmp>
 8008286:	4603      	mov	r3, r0
 8008288:	2b00      	cmp	r3, #0
 800828a:	d153      	bne.n	8008334 <Robot_ReadCommand_Config+0x5c4>
    if (sscanf(cmd, "limits%d;%d;%d;%d;%d\n", limits, limits+1, limits+2, limits+3, limits+4) != 5)
 800828c:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008290:	3004      	adds	r0, #4
 8008292:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008296:	3308      	adds	r3, #8
 8008298:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800829c:	320c      	adds	r2, #12
 800829e:	f107 0124 	add.w	r1, r7, #36	; 0x24
 80082a2:	3110      	adds	r1, #16
 80082a4:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80082a8:	9102      	str	r1, [sp, #8]
 80082aa:	9201      	str	r2, [sp, #4]
 80082ac:	9300      	str	r3, [sp, #0]
 80082ae:	4603      	mov	r3, r0
 80082b0:	4622      	mov	r2, r4
 80082b2:	491e      	ldr	r1, [pc, #120]	; (800832c <Robot_ReadCommand_Config+0x5bc>)
 80082b4:	68b8      	ldr	r0, [r7, #8]
 80082b6:	f003 fb41 	bl	800b93c <siscanf>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b05      	cmp	r3, #5
 80082be:	d006      	beq.n	80082ce <Robot_ReadCommand_Config+0x55e>
      HAL_Serial_Print(hserial, "KO, Wrond command syntax \"%s\" for command \"limits<int>;<int>;<int>;<int>;<int>\"\n", cmd);
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	491b      	ldr	r1, [pc, #108]	; (8008330 <Robot_ReadCommand_Config+0x5c0>)
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f002 f8d5 	bl	800a474 <HAL_Serial_Print>
}
 80082ca:	f000 bc28 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
      Servo_SetLimits(robot.hservos[robot.current_servo_idx], limits);
 80082ce:	4b0a      	ldr	r3, [pc, #40]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	4a09      	ldr	r2, [pc, #36]	; (80082f8 <Robot_ReadCommand_Config+0x588>)
 80082d4:	3302      	adds	r3, #2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	4413      	add	r3, r2
 80082da:	685b      	ldr	r3, [r3, #4]
 80082dc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80082e0:	4611      	mov	r1, r2
 80082e2:	4618      	mov	r0, r3
 80082e4:	f002 f9a0 	bl	800a628 <Servo_SetLimits>
}
 80082e8:	f000 bc19 	b.w	8008b1e <Robot_ReadCommand_Config+0xdae>
 80082ec:	f3af 8000 	nop.w
 80082f0:	54442d18 	.word	0x54442d18
 80082f4:	400921fb 	.word	0x400921fb
 80082f8:	200035e8 	.word	0x200035e8
 80082fc:	0800f2c8 	.word	0x0800f2c8
 8008300:	0800f2e8 	.word	0x0800f2e8
 8008304:	0800f2f4 	.word	0x0800f2f4
 8008308:	0800f300 	.word	0x0800f300
 800830c:	0800f33c 	.word	0x0800f33c
 8008310:	0800f35c 	.word	0x0800f35c
 8008314:	0800f364 	.word	0x0800f364
 8008318:	0800f36c 	.word	0x0800f36c
 800831c:	40668000 	.word	0x40668000
 8008320:	0800f3a4 	.word	0x0800f3a4
 8008324:	0800f3b8 	.word	0x0800f3b8
 8008328:	0800f3c8 	.word	0x0800f3c8
 800832c:	0800f3d0 	.word	0x0800f3d0
 8008330:	0800f3e8 	.word	0x0800f3e8
  else if (strncmp(cmd, "leg", 3) == 0)
 8008334:	2203      	movs	r2, #3
 8008336:	4990      	ldr	r1, [pc, #576]	; (8008578 <Robot_ReadCommand_Config+0x808>)
 8008338:	68b8      	ldr	r0, [r7, #8]
 800833a:	f003 fb2b 	bl	800b994 <strncmp>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d134      	bne.n	80083ae <Robot_ReadCommand_Config+0x63e>
    if (sscanf(cmd, "leg%s", leg_id) != 1)
 8008344:	f107 031c 	add.w	r3, r7, #28
 8008348:	461a      	mov	r2, r3
 800834a:	498c      	ldr	r1, [pc, #560]	; (800857c <Robot_ReadCommand_Config+0x80c>)
 800834c:	68b8      	ldr	r0, [r7, #8]
 800834e:	f003 faf5 	bl	800b93c <siscanf>
 8008352:	4603      	mov	r3, r0
 8008354:	2b01      	cmp	r3, #1
 8008356:	d005      	beq.n	8008364 <Robot_ReadCommand_Config+0x5f4>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"select<int>\"\n", cmd);
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	4989      	ldr	r1, [pc, #548]	; (8008580 <Robot_ReadCommand_Config+0x810>)
 800835c:	68f8      	ldr	r0, [r7, #12]
 800835e:	f002 f889 	bl	800a474 <HAL_Serial_Print>
}
 8008362:	e3dc      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      HAL_Serial_Print(hserial, " leg \"%s\" selected\n", leg_id);
 8008364:	f107 031c 	add.w	r3, r7, #28
 8008368:	461a      	mov	r2, r3
 800836a:	4986      	ldr	r1, [pc, #536]	; (8008584 <Robot_ReadCommand_Config+0x814>)
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f002 f881 	bl	800a474 <HAL_Serial_Print>
      leg_idx=Robot_LegId2Idx(leg_id);
 8008372:	f107 031c 	add.w	r3, r7, #28
 8008376:	4618      	mov	r0, r3
 8008378:	f7ff fa94 	bl	80078a4 <Robot_LegId2Idx>
 800837c:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
      if(leg_idx >= 0)
 8008380:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008384:	2b00      	cmp	r3, #0
 8008386:	db0a      	blt.n	800839e <Robot_ReadCommand_Config+0x62e>
        robot.current_leg_idx=leg_idx;
 8008388:	4a7f      	ldr	r2, [pc, #508]	; (8008588 <Robot_ReadCommand_Config+0x818>)
 800838a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800838e:	6093      	str	r3, [r2, #8]
        HAL_Serial_Print(hserial,"OK leg %d selected\n", leg_idx);
 8008390:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008394:	497d      	ldr	r1, [pc, #500]	; (800858c <Robot_ReadCommand_Config+0x81c>)
 8008396:	68f8      	ldr	r0, [r7, #12]
 8008398:	f002 f86c 	bl	800a474 <HAL_Serial_Print>
}
 800839c:	e3bf      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
        HAL_Serial_Print(hserial, "KO Wrong leg ID\"%s\"\n", leg_id);
 800839e:	f107 031c 	add.w	r3, r7, #28
 80083a2:	461a      	mov	r2, r3
 80083a4:	497a      	ldr	r1, [pc, #488]	; (8008590 <Robot_ReadCommand_Config+0x820>)
 80083a6:	68f8      	ldr	r0, [r7, #12]
 80083a8:	f002 f864 	bl	800a474 <HAL_Serial_Print>
}
 80083ac:	e3b7      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "x", 1) == 0)
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	781a      	ldrb	r2, [r3, #0]
 80083b2:	4b78      	ldr	r3, [pc, #480]	; (8008594 <Robot_ReadCommand_Config+0x824>)
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	f040 80c3 	bne.w	8008542 <Robot_ReadCommand_Config+0x7d2>
    if (sscanf(cmd, "x%d", &dx) != 1)
 80083bc:	f107 0318 	add.w	r3, r7, #24
 80083c0:	461a      	mov	r2, r3
 80083c2:	4975      	ldr	r1, [pc, #468]	; (8008598 <Robot_ReadCommand_Config+0x828>)
 80083c4:	68b8      	ldr	r0, [r7, #8]
 80083c6:	f003 fab9 	bl	800b93c <siscanf>
 80083ca:	4603      	mov	r3, r0
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d005      	beq.n	80083dc <Robot_ReadCommand_Config+0x66c>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"x<int>\"\n", cmd);
 80083d0:	68ba      	ldr	r2, [r7, #8]
 80083d2:	4972      	ldr	r1, [pc, #456]	; (800859c <Robot_ReadCommand_Config+0x82c>)
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f002 f84d 	bl	800a474 <HAL_Serial_Print>
}
 80083da:	e3a0      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      hleg=robot.hlegs[robot.current_leg_idx];
 80083dc:	4b6a      	ldr	r3, [pc, #424]	; (8008588 <Robot_ReadCommand_Config+0x818>)
 80083de:	689b      	ldr	r3, [r3, #8]
 80083e0:	4a69      	ldr	r2, [pc, #420]	; (8008588 <Robot_ReadCommand_Config+0x818>)
 80083e2:	330e      	adds	r3, #14
 80083e4:	009b      	lsls	r3, r3, #2
 80083e6:	4413      	add	r3, r2
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      x=hleg->current_x;
 80083ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80083f2:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80083f6:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
      Leg_SetPos(hleg, x+(double)dx, hleg->current_y, hleg->current_z);
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	4618      	mov	r0, r3
 80083fe:	f7f8 f8c1 	bl	8000584 <__aeabi_i2d>
 8008402:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8008406:	f7f7 ff71 	bl	80002ec <__adddf3>
 800840a:	4603      	mov	r3, r0
 800840c:	460c      	mov	r4, r1
 800840e:	ec44 3b15 	vmov	d5, r3, r4
 8008412:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008416:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 800841a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800841e:	ed93 6b10 	vldr	d6, [r3, #64]	; 0x40
 8008422:	eeb0 2a46 	vmov.f32	s4, s12
 8008426:	eef0 2a66 	vmov.f32	s5, s13
 800842a:	eeb0 1a47 	vmov.f32	s2, s14
 800842e:	eef0 1a67 	vmov.f32	s3, s15
 8008432:	eeb0 0a45 	vmov.f32	s0, s10
 8008436:	eef0 0a65 	vmov.f32	s1, s11
 800843a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800843e:	f7fd fb87 	bl	8005b50 <Leg_SetPos>
      HAL_Serial_Print(hserial, "Leg %d set to (%f,%f,%f)\n", robot.current_leg_idx, (hleg->current_x), (hleg->current_y), (hleg->current_z));
 8008442:	4b51      	ldr	r3, [pc, #324]	; (8008588 <Robot_ReadCommand_Config+0x818>)
 8008444:	689b      	ldr	r3, [r3, #8]
 8008446:	607b      	str	r3, [r7, #4]
 8008448:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800844c:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8008450:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8008454:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 8008458:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800845c:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8008460:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8008464:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008468:	e88d 0018 	stmia.w	sp, {r3, r4}
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	494c      	ldr	r1, [pc, #304]	; (80085a0 <Robot_ReadCommand_Config+0x830>)
 8008470:	68f8      	ldr	r0, [r7, #12]
 8008472:	f001 ffff 	bl	800a474 <HAL_Serial_Print>
      HAL_Delay(20);
 8008476:	2014      	movs	r0, #20
 8008478:	f7f8 fe2c 	bl	80010d4 <HAL_Delay>
      HAL_Serial_Print(hserial, "       H=%d, M=%d, L=%d\n", hleg->hservoH->pulse, hleg->hservoM->pulse, hleg->hservoL->pulse);
 800847c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	689a      	ldr	r2, [r3, #8]
 8008484:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	6899      	ldr	r1, [r3, #8]
 800848c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	689b      	ldr	r3, [r3, #8]
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	460b      	mov	r3, r1
 8008498:	4942      	ldr	r1, [pc, #264]	; (80085a4 <Robot_ReadCommand_Config+0x834>)
 800849a:	68f8      	ldr	r0, [r7, #12]
 800849c:	f001 ffea 	bl	800a474 <HAL_Serial_Print>
      HAL_Delay(20);
 80084a0:	2014      	movs	r0, #20
 80084a2:	f7f8 fe17 	bl	80010d4 <HAL_Delay>
      HAL_Serial_Print(hserial, "       H=%f,M=%f,L=%f\n", (hleg->hservoH->angle*180/M_PI), (hleg->hservoM->angle*180/M_PI), (hleg->hservoL->angle*180/M_PI));
 80084a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084aa:	685b      	ldr	r3, [r3, #4]
 80084ac:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80084b0:	f04f 0200 	mov.w	r2, #0
 80084b4:	4b3c      	ldr	r3, [pc, #240]	; (80085a8 <Robot_ReadCommand_Config+0x838>)
 80084b6:	f7f8 f8cb 	bl	8000650 <__aeabi_dmul>
 80084ba:	4603      	mov	r3, r0
 80084bc:	460c      	mov	r4, r1
 80084be:	4618      	mov	r0, r3
 80084c0:	4621      	mov	r1, r4
 80084c2:	a32b      	add	r3, pc, #172	; (adr r3, 8008570 <Robot_ReadCommand_Config+0x800>)
 80084c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084c8:	f7f8 f9ec 	bl	80008a4 <__aeabi_ddiv>
 80084cc:	4603      	mov	r3, r0
 80084ce:	460c      	mov	r4, r1
 80084d0:	4698      	mov	r8, r3
 80084d2:	46a1      	mov	r9, r4
 80084d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80084d8:	689b      	ldr	r3, [r3, #8]
 80084da:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80084de:	f04f 0200 	mov.w	r2, #0
 80084e2:	4b31      	ldr	r3, [pc, #196]	; (80085a8 <Robot_ReadCommand_Config+0x838>)
 80084e4:	f7f8 f8b4 	bl	8000650 <__aeabi_dmul>
 80084e8:	4603      	mov	r3, r0
 80084ea:	460c      	mov	r4, r1
 80084ec:	4618      	mov	r0, r3
 80084ee:	4621      	mov	r1, r4
 80084f0:	a31f      	add	r3, pc, #124	; (adr r3, 8008570 <Robot_ReadCommand_Config+0x800>)
 80084f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084f6:	f7f8 f9d5 	bl	80008a4 <__aeabi_ddiv>
 80084fa:	4603      	mov	r3, r0
 80084fc:	460c      	mov	r4, r1
 80084fe:	4625      	mov	r5, r4
 8008500:	461c      	mov	r4, r3
 8008502:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800850c:	f04f 0200 	mov.w	r2, #0
 8008510:	4b25      	ldr	r3, [pc, #148]	; (80085a8 <Robot_ReadCommand_Config+0x838>)
 8008512:	f7f8 f89d 	bl	8000650 <__aeabi_dmul>
 8008516:	4602      	mov	r2, r0
 8008518:	460b      	mov	r3, r1
 800851a:	4610      	mov	r0, r2
 800851c:	4619      	mov	r1, r3
 800851e:	a314      	add	r3, pc, #80	; (adr r3, 8008570 <Robot_ReadCommand_Config+0x800>)
 8008520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008524:	f7f8 f9be 	bl	80008a4 <__aeabi_ddiv>
 8008528:	4602      	mov	r2, r0
 800852a:	460b      	mov	r3, r1
 800852c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008530:	e9cd 4500 	strd	r4, r5, [sp]
 8008534:	4642      	mov	r2, r8
 8008536:	464b      	mov	r3, r9
 8008538:	491c      	ldr	r1, [pc, #112]	; (80085ac <Robot_ReadCommand_Config+0x83c>)
 800853a:	68f8      	ldr	r0, [r7, #12]
 800853c:	f001 ff9a 	bl	800a474 <HAL_Serial_Print>
}
 8008540:	e2ed      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "y", 1) == 0)
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	781a      	ldrb	r2, [r3, #0]
 8008546:	4b1a      	ldr	r3, [pc, #104]	; (80085b0 <Robot_ReadCommand_Config+0x840>)
 8008548:	781b      	ldrb	r3, [r3, #0]
 800854a:	429a      	cmp	r2, r3
 800854c:	f040 80db 	bne.w	8008706 <Robot_ReadCommand_Config+0x996>
    if (sscanf(cmd, "y%d", &dy) != 1)
 8008550:	f107 0314 	add.w	r3, r7, #20
 8008554:	461a      	mov	r2, r3
 8008556:	4917      	ldr	r1, [pc, #92]	; (80085b4 <Robot_ReadCommand_Config+0x844>)
 8008558:	68b8      	ldr	r0, [r7, #8]
 800855a:	f003 f9ef 	bl	800b93c <siscanf>
 800855e:	4603      	mov	r3, r0
 8008560:	2b01      	cmp	r3, #1
 8008562:	d02b      	beq.n	80085bc <Robot_ReadCommand_Config+0x84c>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"y<int>\"\n", cmd);
 8008564:	68ba      	ldr	r2, [r7, #8]
 8008566:	4914      	ldr	r1, [pc, #80]	; (80085b8 <Robot_ReadCommand_Config+0x848>)
 8008568:	68f8      	ldr	r0, [r7, #12]
 800856a:	f001 ff83 	bl	800a474 <HAL_Serial_Print>
}
 800856e:	e2d6      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
 8008570:	54442d18 	.word	0x54442d18
 8008574:	400921fb 	.word	0x400921fb
 8008578:	0800f43c 	.word	0x0800f43c
 800857c:	0800f440 	.word	0x0800f440
 8008580:	0800efe4 	.word	0x0800efe4
 8008584:	0800f448 	.word	0x0800f448
 8008588:	200035e8 	.word	0x200035e8
 800858c:	0800f45c 	.word	0x0800f45c
 8008590:	0800f470 	.word	0x0800f470
 8008594:	0800f488 	.word	0x0800f488
 8008598:	0800f48c 	.word	0x0800f48c
 800859c:	0800f490 	.word	0x0800f490
 80085a0:	0800f4c4 	.word	0x0800f4c4
 80085a4:	0800f4e0 	.word	0x0800f4e0
 80085a8:	40668000 	.word	0x40668000
 80085ac:	0800f4fc 	.word	0x0800f4fc
 80085b0:	0800f518 	.word	0x0800f518
 80085b4:	0800f51c 	.word	0x0800f51c
 80085b8:	0800f520 	.word	0x0800f520
      hleg=robot.hlegs[robot.current_leg_idx];
 80085bc:	4b60      	ldr	r3, [pc, #384]	; (8008740 <Robot_ReadCommand_Config+0x9d0>)
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	4a5f      	ldr	r2, [pc, #380]	; (8008740 <Robot_ReadCommand_Config+0x9d0>)
 80085c2:	330e      	adds	r3, #14
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	4413      	add	r3, r2
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	677b      	str	r3, [r7, #116]	; 0x74
      y=hleg->current_y;
 80085cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085ce:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 80085d2:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
      Leg_SetPos(hleg, hleg->current_x, y+(double)dy, hleg->current_z);
 80085d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085d8:	ed93 8b0c 	vldr	d8, [r3, #48]	; 0x30
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	4618      	mov	r0, r3
 80085e0:	f7f7 ffd0 	bl	8000584 <__aeabi_i2d>
 80085e4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80085e8:	f7f7 fe80 	bl	80002ec <__adddf3>
 80085ec:	4603      	mov	r3, r0
 80085ee:	460c      	mov	r4, r1
 80085f0:	ec44 3b16 	vmov	d6, r3, r4
 80085f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085f6:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 80085fa:	eeb0 2a47 	vmov.f32	s4, s14
 80085fe:	eef0 2a67 	vmov.f32	s5, s15
 8008602:	eeb0 1a46 	vmov.f32	s2, s12
 8008606:	eef0 1a66 	vmov.f32	s3, s13
 800860a:	eeb0 0a48 	vmov.f32	s0, s16
 800860e:	eef0 0a68 	vmov.f32	s1, s17
 8008612:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8008614:	f7fd fa9c 	bl	8005b50 <Leg_SetPos>
      HAL_Serial_Print(hserial, "Leg %d set to (%f,%f,%f)\n", robot.current_leg_idx, (hleg->current_x), (hleg->current_y), (hleg->current_z));
 8008618:	4b49      	ldr	r3, [pc, #292]	; (8008740 <Robot_ReadCommand_Config+0x9d0>)
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	607b      	str	r3, [r7, #4]
 800861e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008620:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 8008624:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008626:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 800862a:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800862c:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 8008630:	e9cd 5604 	strd	r5, r6, [sp, #16]
 8008634:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008638:	e88d 0018 	stmia.w	sp, {r3, r4}
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	4941      	ldr	r1, [pc, #260]	; (8008744 <Robot_ReadCommand_Config+0x9d4>)
 8008640:	68f8      	ldr	r0, [r7, #12]
 8008642:	f001 ff17 	bl	800a474 <HAL_Serial_Print>
      HAL_Delay(20);
 8008646:	2014      	movs	r0, #20
 8008648:	f7f8 fd44 	bl	80010d4 <HAL_Delay>
      HAL_Serial_Print(hserial, "       H=%d, M=%d, L=%d\n", hleg->hservoH->pulse, hleg->hservoM->pulse, hleg->hservoL->pulse);
 800864c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800864e:	685b      	ldr	r3, [r3, #4]
 8008650:	689a      	ldr	r2, [r3, #8]
 8008652:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008654:	689b      	ldr	r3, [r3, #8]
 8008656:	6899      	ldr	r1, [r3, #8]
 8008658:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	689b      	ldr	r3, [r3, #8]
 800865e:	9300      	str	r3, [sp, #0]
 8008660:	460b      	mov	r3, r1
 8008662:	4939      	ldr	r1, [pc, #228]	; (8008748 <Robot_ReadCommand_Config+0x9d8>)
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f001 ff05 	bl	800a474 <HAL_Serial_Print>
      HAL_Delay(20);
 800866a:	2014      	movs	r0, #20
 800866c:	f7f8 fd32 	bl	80010d4 <HAL_Delay>
      HAL_Serial_Print(hserial, "       H=%f,M=%f,L=%f\n", (hleg->hservoH->angle*180/M_PI), (hleg->hservoM->angle*180/M_PI), (hleg->hservoL->angle*180/M_PI));
 8008670:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8008678:	f04f 0200 	mov.w	r2, #0
 800867c:	4b33      	ldr	r3, [pc, #204]	; (800874c <Robot_ReadCommand_Config+0x9dc>)
 800867e:	f7f7 ffe7 	bl	8000650 <__aeabi_dmul>
 8008682:	4603      	mov	r3, r0
 8008684:	460c      	mov	r4, r1
 8008686:	4618      	mov	r0, r3
 8008688:	4621      	mov	r1, r4
 800868a:	a32b      	add	r3, pc, #172	; (adr r3, 8008738 <Robot_ReadCommand_Config+0x9c8>)
 800868c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008690:	f7f8 f908 	bl	80008a4 <__aeabi_ddiv>
 8008694:	4603      	mov	r3, r0
 8008696:	460c      	mov	r4, r1
 8008698:	4698      	mov	r8, r3
 800869a:	46a1      	mov	r9, r4
 800869c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800869e:	689b      	ldr	r3, [r3, #8]
 80086a0:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80086a4:	f04f 0200 	mov.w	r2, #0
 80086a8:	4b28      	ldr	r3, [pc, #160]	; (800874c <Robot_ReadCommand_Config+0x9dc>)
 80086aa:	f7f7 ffd1 	bl	8000650 <__aeabi_dmul>
 80086ae:	4603      	mov	r3, r0
 80086b0:	460c      	mov	r4, r1
 80086b2:	4618      	mov	r0, r3
 80086b4:	4621      	mov	r1, r4
 80086b6:	a320      	add	r3, pc, #128	; (adr r3, 8008738 <Robot_ReadCommand_Config+0x9c8>)
 80086b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086bc:	f7f8 f8f2 	bl	80008a4 <__aeabi_ddiv>
 80086c0:	4603      	mov	r3, r0
 80086c2:	460c      	mov	r4, r1
 80086c4:	4625      	mov	r5, r4
 80086c6:	461c      	mov	r4, r3
 80086c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80086ca:	68db      	ldr	r3, [r3, #12]
 80086cc:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80086d0:	f04f 0200 	mov.w	r2, #0
 80086d4:	4b1d      	ldr	r3, [pc, #116]	; (800874c <Robot_ReadCommand_Config+0x9dc>)
 80086d6:	f7f7 ffbb 	bl	8000650 <__aeabi_dmul>
 80086da:	4602      	mov	r2, r0
 80086dc:	460b      	mov	r3, r1
 80086de:	4610      	mov	r0, r2
 80086e0:	4619      	mov	r1, r3
 80086e2:	a315      	add	r3, pc, #84	; (adr r3, 8008738 <Robot_ReadCommand_Config+0x9c8>)
 80086e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086e8:	f7f8 f8dc 	bl	80008a4 <__aeabi_ddiv>
 80086ec:	4602      	mov	r2, r0
 80086ee:	460b      	mov	r3, r1
 80086f0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086f4:	e9cd 4500 	strd	r4, r5, [sp]
 80086f8:	4642      	mov	r2, r8
 80086fa:	464b      	mov	r3, r9
 80086fc:	4914      	ldr	r1, [pc, #80]	; (8008750 <Robot_ReadCommand_Config+0x9e0>)
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f001 feb8 	bl	800a474 <HAL_Serial_Print>
}
 8008704:	e20b      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "z", 1) == 0)
 8008706:	68bb      	ldr	r3, [r7, #8]
 8008708:	781a      	ldrb	r2, [r3, #0]
 800870a:	4b12      	ldr	r3, [pc, #72]	; (8008754 <Robot_ReadCommand_Config+0x9e4>)
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	429a      	cmp	r2, r3
 8008710:	f040 80cb 	bne.w	80088aa <Robot_ReadCommand_Config+0xb3a>
    if (sscanf(cmd, "z%d", &dz) != 1)
 8008714:	f107 0310 	add.w	r3, r7, #16
 8008718:	461a      	mov	r2, r3
 800871a:	490f      	ldr	r1, [pc, #60]	; (8008758 <Robot_ReadCommand_Config+0x9e8>)
 800871c:	68b8      	ldr	r0, [r7, #8]
 800871e:	f003 f90d 	bl	800b93c <siscanf>
 8008722:	4603      	mov	r3, r0
 8008724:	2b01      	cmp	r3, #1
 8008726:	d01b      	beq.n	8008760 <Robot_ReadCommand_Config+0x9f0>
      HAL_Serial_Print(hserial, "KO Wrong command syntax \"%s\" for command \"z<int>\"\n", cmd);
 8008728:	68ba      	ldr	r2, [r7, #8]
 800872a:	490c      	ldr	r1, [pc, #48]	; (800875c <Robot_ReadCommand_Config+0x9ec>)
 800872c:	68f8      	ldr	r0, [r7, #12]
 800872e:	f001 fea1 	bl	800a474 <HAL_Serial_Print>
}
 8008732:	e1f4      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
 8008734:	f3af 8000 	nop.w
 8008738:	54442d18 	.word	0x54442d18
 800873c:	400921fb 	.word	0x400921fb
 8008740:	200035e8 	.word	0x200035e8
 8008744:	0800f4c4 	.word	0x0800f4c4
 8008748:	0800f4e0 	.word	0x0800f4e0
 800874c:	40668000 	.word	0x40668000
 8008750:	0800f4fc 	.word	0x0800f4fc
 8008754:	0800f554 	.word	0x0800f554
 8008758:	0800f558 	.word	0x0800f558
 800875c:	0800f55c 	.word	0x0800f55c
      hleg=robot.hlegs[robot.current_leg_idx];
 8008760:	4b93      	ldr	r3, [pc, #588]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008762:	689b      	ldr	r3, [r3, #8]
 8008764:	4a92      	ldr	r2, [pc, #584]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008766:	330e      	adds	r3, #14
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	667b      	str	r3, [r7, #100]	; 0x64
      z=hleg->current_z;
 8008770:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008772:	e9d3 3410 	ldrd	r3, r4, [r3, #64]	; 0x40
 8008776:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
      Leg_SetPos(hleg, hleg->current_x, hleg->current_y, z+(double)dz);
 800877a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800877c:	ed93 8b0c 	vldr	d8, [r3, #48]	; 0x30
 8008780:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008782:	ed93 9b0e 	vldr	d9, [r3, #56]	; 0x38
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	4618      	mov	r0, r3
 800878a:	f7f7 fefb 	bl	8000584 <__aeabi_i2d>
 800878e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008792:	f7f7 fdab 	bl	80002ec <__adddf3>
 8008796:	4603      	mov	r3, r0
 8008798:	460c      	mov	r4, r1
 800879a:	ec44 3b17 	vmov	d7, r3, r4
 800879e:	eeb0 2a47 	vmov.f32	s4, s14
 80087a2:	eef0 2a67 	vmov.f32	s5, s15
 80087a6:	eeb0 1a49 	vmov.f32	s2, s18
 80087aa:	eef0 1a69 	vmov.f32	s3, s19
 80087ae:	eeb0 0a48 	vmov.f32	s0, s16
 80087b2:	eef0 0a68 	vmov.f32	s1, s17
 80087b6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80087b8:	f7fd f9ca 	bl	8005b50 <Leg_SetPos>
      HAL_Serial_Print(hserial, "Leg %d set to (%f,%f,%f)\n", robot.current_leg_idx, (hleg->current_x), (hleg->current_y), (hleg->current_z));
 80087bc:	4b7c      	ldr	r3, [pc, #496]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	607b      	str	r3, [r7, #4]
 80087c2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087c4:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 80087c8:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80087ca:	e9d2 120e 	ldrd	r1, r2, [r2, #56]	; 0x38
 80087ce:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80087d0:	e9d0 5610 	ldrd	r5, r6, [r0, #64]	; 0x40
 80087d4:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80087d8:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80087dc:	e88d 0018 	stmia.w	sp, {r3, r4}
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	4974      	ldr	r1, [pc, #464]	; (80089b4 <Robot_ReadCommand_Config+0xc44>)
 80087e4:	68f8      	ldr	r0, [r7, #12]
 80087e6:	f001 fe45 	bl	800a474 <HAL_Serial_Print>
      HAL_Delay(20);
 80087ea:	2014      	movs	r0, #20
 80087ec:	f7f8 fc72 	bl	80010d4 <HAL_Delay>
      HAL_Serial_Print(hserial, "       H=%d, M=%d, L=%d\n", hleg->hservoH->pulse, hleg->hservoM->pulse, hleg->hservoL->pulse);
 80087f0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	689a      	ldr	r2, [r3, #8]
 80087f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	6899      	ldr	r1, [r3, #8]
 80087fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	9300      	str	r3, [sp, #0]
 8008804:	460b      	mov	r3, r1
 8008806:	496c      	ldr	r1, [pc, #432]	; (80089b8 <Robot_ReadCommand_Config+0xc48>)
 8008808:	68f8      	ldr	r0, [r7, #12]
 800880a:	f001 fe33 	bl	800a474 <HAL_Serial_Print>
      HAL_Delay(20);
 800880e:	2014      	movs	r0, #20
 8008810:	f7f8 fc60 	bl	80010d4 <HAL_Delay>
      HAL_Serial_Print(hserial, "       H=%f,M=%f,L=%f\n", (hleg->hservoH->angle*180/M_PI), (hleg->hservoM->angle*180/M_PI), (hleg->hservoL->angle*180/M_PI));
 8008814:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800881c:	f04f 0200 	mov.w	r2, #0
 8008820:	4b66      	ldr	r3, [pc, #408]	; (80089bc <Robot_ReadCommand_Config+0xc4c>)
 8008822:	f7f7 ff15 	bl	8000650 <__aeabi_dmul>
 8008826:	4603      	mov	r3, r0
 8008828:	460c      	mov	r4, r1
 800882a:	4618      	mov	r0, r3
 800882c:	4621      	mov	r1, r4
 800882e:	a35e      	add	r3, pc, #376	; (adr r3, 80089a8 <Robot_ReadCommand_Config+0xc38>)
 8008830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008834:	f7f8 f836 	bl	80008a4 <__aeabi_ddiv>
 8008838:	4603      	mov	r3, r0
 800883a:	460c      	mov	r4, r1
 800883c:	4698      	mov	r8, r3
 800883e:	46a1      	mov	r9, r4
 8008840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8008848:	f04f 0200 	mov.w	r2, #0
 800884c:	4b5b      	ldr	r3, [pc, #364]	; (80089bc <Robot_ReadCommand_Config+0xc4c>)
 800884e:	f7f7 feff 	bl	8000650 <__aeabi_dmul>
 8008852:	4603      	mov	r3, r0
 8008854:	460c      	mov	r4, r1
 8008856:	4618      	mov	r0, r3
 8008858:	4621      	mov	r1, r4
 800885a:	a353      	add	r3, pc, #332	; (adr r3, 80089a8 <Robot_ReadCommand_Config+0xc38>)
 800885c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008860:	f7f8 f820 	bl	80008a4 <__aeabi_ddiv>
 8008864:	4603      	mov	r3, r0
 8008866:	460c      	mov	r4, r1
 8008868:	4625      	mov	r5, r4
 800886a:	461c      	mov	r4, r3
 800886c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8008874:	f04f 0200 	mov.w	r2, #0
 8008878:	4b50      	ldr	r3, [pc, #320]	; (80089bc <Robot_ReadCommand_Config+0xc4c>)
 800887a:	f7f7 fee9 	bl	8000650 <__aeabi_dmul>
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4610      	mov	r0, r2
 8008884:	4619      	mov	r1, r3
 8008886:	a348      	add	r3, pc, #288	; (adr r3, 80089a8 <Robot_ReadCommand_Config+0xc38>)
 8008888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800888c:	f7f8 f80a 	bl	80008a4 <__aeabi_ddiv>
 8008890:	4602      	mov	r2, r0
 8008892:	460b      	mov	r3, r1
 8008894:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008898:	e9cd 4500 	strd	r4, r5, [sp]
 800889c:	4642      	mov	r2, r8
 800889e:	464b      	mov	r3, r9
 80088a0:	4947      	ldr	r1, [pc, #284]	; (80089c0 <Robot_ReadCommand_Config+0xc50>)
 80088a2:	68f8      	ldr	r0, [r7, #12]
 80088a4:	f001 fde6 	bl	800a474 <HAL_Serial_Print>
}
 80088a8:	e139      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "getservo", 8) == 0)
 80088aa:	2208      	movs	r2, #8
 80088ac:	4945      	ldr	r1, [pc, #276]	; (80089c4 <Robot_ReadCommand_Config+0xc54>)
 80088ae:	68b8      	ldr	r0, [r7, #8]
 80088b0:	f003 f870 	bl	800b994 <strncmp>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d113      	bne.n	80088e2 <Robot_ReadCommand_Config+0xb72>
    if(robot.current_servo_idx <0)
 80088ba:	4b3d      	ldr	r3, [pc, #244]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	da04      	bge.n	80088cc <Robot_ReadCommand_Config+0xb5c>
      HAL_Serial_Print(hserial, "None\n");
 80088c2:	4941      	ldr	r1, [pc, #260]	; (80089c8 <Robot_ReadCommand_Config+0xc58>)
 80088c4:	68f8      	ldr	r0, [r7, #12]
 80088c6:	f001 fdd5 	bl	800a474 <HAL_Serial_Print>
}
 80088ca:	e128      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      HAL_Serial_Print(hserial, "%s\n", Robot_ServoId[robot.current_servo_idx]);
 80088cc:	4b38      	ldr	r3, [pc, #224]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 80088ce:	685b      	ldr	r3, [r3, #4]
 80088d0:	4a3e      	ldr	r2, [pc, #248]	; (80089cc <Robot_ReadCommand_Config+0xc5c>)
 80088d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80088d6:	461a      	mov	r2, r3
 80088d8:	493d      	ldr	r1, [pc, #244]	; (80089d0 <Robot_ReadCommand_Config+0xc60>)
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f001 fdca 	bl	800a474 <HAL_Serial_Print>
}
 80088e0:	e11d      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "getpulse", 8) == 0)
 80088e2:	2208      	movs	r2, #8
 80088e4:	493b      	ldr	r1, [pc, #236]	; (80089d4 <Robot_ReadCommand_Config+0xc64>)
 80088e6:	68b8      	ldr	r0, [r7, #8]
 80088e8:	f003 f854 	bl	800b994 <strncmp>
 80088ec:	4603      	mov	r3, r0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d116      	bne.n	8008920 <Robot_ReadCommand_Config+0xbb0>
    if(robot.current_servo_idx <0)
 80088f2:	4b2f      	ldr	r3, [pc, #188]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	da04      	bge.n	8008904 <Robot_ReadCommand_Config+0xb94>
      HAL_Serial_Print(hserial, "0\n");
 80088fa:	4937      	ldr	r1, [pc, #220]	; (80089d8 <Robot_ReadCommand_Config+0xc68>)
 80088fc:	68f8      	ldr	r0, [r7, #12]
 80088fe:	f001 fdb9 	bl	800a474 <HAL_Serial_Print>
}
 8008902:	e10c      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      HAL_Serial_Print(hserial, "%d\n", robot.hservos[robot.current_servo_idx]->pulse);
 8008904:	4b2a      	ldr	r3, [pc, #168]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	4a29      	ldr	r2, [pc, #164]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 800890a:	3302      	adds	r3, #2
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	4413      	add	r3, r2
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	461a      	mov	r2, r3
 8008916:	4931      	ldr	r1, [pc, #196]	; (80089dc <Robot_ReadCommand_Config+0xc6c>)
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f001 fdab 	bl	800a474 <HAL_Serial_Print>
}
 800891e:	e0fe      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "getangle", 8) == 0)
 8008920:	2208      	movs	r2, #8
 8008922:	492f      	ldr	r1, [pc, #188]	; (80089e0 <Robot_ReadCommand_Config+0xc70>)
 8008924:	68b8      	ldr	r0, [r7, #8]
 8008926:	f003 f835 	bl	800b994 <strncmp>
 800892a:	4603      	mov	r3, r0
 800892c:	2b00      	cmp	r3, #0
 800892e:	d128      	bne.n	8008982 <Robot_ReadCommand_Config+0xc12>
    if(robot.current_servo_idx <0)
 8008930:	4b1f      	ldr	r3, [pc, #124]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008932:	685b      	ldr	r3, [r3, #4]
 8008934:	2b00      	cmp	r3, #0
 8008936:	da04      	bge.n	8008942 <Robot_ReadCommand_Config+0xbd2>
      HAL_Serial_Print(hserial, "0\n");
 8008938:	4927      	ldr	r1, [pc, #156]	; (80089d8 <Robot_ReadCommand_Config+0xc68>)
 800893a:	68f8      	ldr	r0, [r7, #12]
 800893c:	f001 fd9a 	bl	800a474 <HAL_Serial_Print>
}
 8008940:	e0ed      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      HAL_Serial_Print(hserial, "%f\n", robot.hservos[robot.current_servo_idx]->angle*180/M_PI);
 8008942:	4b1b      	ldr	r3, [pc, #108]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	4a1a      	ldr	r2, [pc, #104]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008948:	3302      	adds	r3, #2
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	4413      	add	r3, r2
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8008954:	f04f 0200 	mov.w	r2, #0
 8008958:	4b18      	ldr	r3, [pc, #96]	; (80089bc <Robot_ReadCommand_Config+0xc4c>)
 800895a:	f7f7 fe79 	bl	8000650 <__aeabi_dmul>
 800895e:	4603      	mov	r3, r0
 8008960:	460c      	mov	r4, r1
 8008962:	4618      	mov	r0, r3
 8008964:	4621      	mov	r1, r4
 8008966:	a310      	add	r3, pc, #64	; (adr r3, 80089a8 <Robot_ReadCommand_Config+0xc38>)
 8008968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896c:	f7f7 ff9a 	bl	80008a4 <__aeabi_ddiv>
 8008970:	4603      	mov	r3, r0
 8008972:	460c      	mov	r4, r1
 8008974:	461a      	mov	r2, r3
 8008976:	4623      	mov	r3, r4
 8008978:	491a      	ldr	r1, [pc, #104]	; (80089e4 <Robot_ReadCommand_Config+0xc74>)
 800897a:	68f8      	ldr	r0, [r7, #12]
 800897c:	f001 fd7a 	bl	800a474 <HAL_Serial_Print>
}
 8008980:	e0cd      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "getlimits", 9) == 0)
 8008982:	2209      	movs	r2, #9
 8008984:	4918      	ldr	r1, [pc, #96]	; (80089e8 <Robot_ReadCommand_Config+0xc78>)
 8008986:	68b8      	ldr	r0, [r7, #8]
 8008988:	f003 f804 	bl	800b994 <strncmp>
 800898c:	4603      	mov	r3, r0
 800898e:	2b00      	cmp	r3, #0
 8008990:	d160      	bne.n	8008a54 <Robot_ReadCommand_Config+0xce4>
    if(robot.current_servo_idx <0)
 8008992:	4b07      	ldr	r3, [pc, #28]	; (80089b0 <Robot_ReadCommand_Config+0xc40>)
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	2b00      	cmp	r3, #0
 8008998:	da2a      	bge.n	80089f0 <Robot_ReadCommand_Config+0xc80>
      HAL_Serial_Print(hserial, "0;0;0;0;0\n");
 800899a:	4914      	ldr	r1, [pc, #80]	; (80089ec <Robot_ReadCommand_Config+0xc7c>)
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f001 fd69 	bl	800a474 <HAL_Serial_Print>
}
 80089a2:	e0bc      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
 80089a4:	f3af 8000 	nop.w
 80089a8:	54442d18 	.word	0x54442d18
 80089ac:	400921fb 	.word	0x400921fb
 80089b0:	200035e8 	.word	0x200035e8
 80089b4:	0800f4c4 	.word	0x0800f4c4
 80089b8:	0800f4e0 	.word	0x0800f4e0
 80089bc:	40668000 	.word	0x40668000
 80089c0:	0800f4fc 	.word	0x0800f4fc
 80089c4:	0800f590 	.word	0x0800f590
 80089c8:	0800f59c 	.word	0x0800f59c
 80089cc:	20000008 	.word	0x20000008
 80089d0:	0800f5a4 	.word	0x0800f5a4
 80089d4:	0800f5a8 	.word	0x0800f5a8
 80089d8:	0800f5b4 	.word	0x0800f5b4
 80089dc:	0800f5b8 	.word	0x0800f5b8
 80089e0:	0800f5bc 	.word	0x0800f5bc
 80089e4:	0800f5c8 	.word	0x0800f5c8
 80089e8:	0800f5cc 	.word	0x0800f5cc
 80089ec:	0800f5d8 	.word	0x0800f5d8
        robot.hservos[robot.current_servo_idx]->bmin_pulse,
 80089f0:	4b4e      	ldr	r3, [pc, #312]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	4a4d      	ldr	r2, [pc, #308]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 80089f6:	3302      	adds	r3, #2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	4413      	add	r3, r2
 80089fc:	685b      	ldr	r3, [r3, #4]
      HAL_Serial_Print(hserial, "%d;%d;%d;%d;%d\n",
 80089fe:	699c      	ldr	r4, [r3, #24]
        robot.hservos[robot.current_servo_idx]->amin_pulse,
 8008a00:	4b4a      	ldr	r3, [pc, #296]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	4a49      	ldr	r2, [pc, #292]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a06:	3302      	adds	r3, #2
 8008a08:	009b      	lsls	r3, r3, #2
 8008a0a:	4413      	add	r3, r2
 8008a0c:	685b      	ldr	r3, [r3, #4]
      HAL_Serial_Print(hserial, "%d;%d;%d;%d;%d\n",
 8008a0e:	69dd      	ldr	r5, [r3, #28]
        robot.hservos[robot.current_servo_idx]->zero_pulse,
 8008a10:	4b46      	ldr	r3, [pc, #280]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a12:	685b      	ldr	r3, [r3, #4]
 8008a14:	4a45      	ldr	r2, [pc, #276]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a16:	3302      	adds	r3, #2
 8008a18:	009b      	lsls	r3, r3, #2
 8008a1a:	4413      	add	r3, r2
 8008a1c:	685b      	ldr	r3, [r3, #4]
      HAL_Serial_Print(hserial, "%d;%d;%d;%d;%d\n",
 8008a1e:	6a1a      	ldr	r2, [r3, #32]
        robot.hservos[robot.current_servo_idx]->amax_pulse,
 8008a20:	4b42      	ldr	r3, [pc, #264]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a22:	685b      	ldr	r3, [r3, #4]
 8008a24:	4941      	ldr	r1, [pc, #260]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a26:	3302      	adds	r3, #2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	440b      	add	r3, r1
 8008a2c:	685b      	ldr	r3, [r3, #4]
      HAL_Serial_Print(hserial, "%d;%d;%d;%d;%d\n",
 8008a2e:	6a59      	ldr	r1, [r3, #36]	; 0x24
        robot.hservos[robot.current_servo_idx]->bmax_pulse);
 8008a30:	4b3e      	ldr	r3, [pc, #248]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	483d      	ldr	r0, [pc, #244]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a36:	3302      	adds	r3, #2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	4403      	add	r3, r0
 8008a3c:	685b      	ldr	r3, [r3, #4]
      HAL_Serial_Print(hserial, "%d;%d;%d;%d;%d\n",
 8008a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a40:	9302      	str	r3, [sp, #8]
 8008a42:	9101      	str	r1, [sp, #4]
 8008a44:	9200      	str	r2, [sp, #0]
 8008a46:	462b      	mov	r3, r5
 8008a48:	4622      	mov	r2, r4
 8008a4a:	4939      	ldr	r1, [pc, #228]	; (8008b30 <Robot_ReadCommand_Config+0xdc0>)
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f001 fd11 	bl	800a474 <HAL_Serial_Print>
}
 8008a52:	e064      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "getleg", 6) == 0)
 8008a54:	2206      	movs	r2, #6
 8008a56:	4937      	ldr	r1, [pc, #220]	; (8008b34 <Robot_ReadCommand_Config+0xdc4>)
 8008a58:	68b8      	ldr	r0, [r7, #8]
 8008a5a:	f002 ff9b 	bl	800b994 <strncmp>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d113      	bne.n	8008a8c <Robot_ReadCommand_Config+0xd1c>
    if(robot.current_leg_idx <0)
 8008a64:	4b31      	ldr	r3, [pc, #196]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a66:	689b      	ldr	r3, [r3, #8]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	da04      	bge.n	8008a76 <Robot_ReadCommand_Config+0xd06>
      HAL_Serial_Print(hserial, "None\n");
 8008a6c:	4932      	ldr	r1, [pc, #200]	; (8008b38 <Robot_ReadCommand_Config+0xdc8>)
 8008a6e:	68f8      	ldr	r0, [r7, #12]
 8008a70:	f001 fd00 	bl	800a474 <HAL_Serial_Print>
}
 8008a74:	e053      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      HAL_Serial_Print(hserial, "%s\n", Robot_LegId[robot.current_leg_idx]);
 8008a76:	4b2d      	ldr	r3, [pc, #180]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	4a30      	ldr	r2, [pc, #192]	; (8008b3c <Robot_ReadCommand_Config+0xdcc>)
 8008a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a80:	461a      	mov	r2, r3
 8008a82:	492f      	ldr	r1, [pc, #188]	; (8008b40 <Robot_ReadCommand_Config+0xdd0>)
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f001 fcf5 	bl	800a474 <HAL_Serial_Print>
}
 8008a8a:	e048      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if (strncmp(cmd, "getpos", 6) == 0)
 8008a8c:	2206      	movs	r2, #6
 8008a8e:	492d      	ldr	r1, [pc, #180]	; (8008b44 <Robot_ReadCommand_Config+0xdd4>)
 8008a90:	68b8      	ldr	r0, [r7, #8]
 8008a92:	f002 ff7f 	bl	800b994 <strncmp>
 8008a96:	4603      	mov	r3, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d124      	bne.n	8008ae6 <Robot_ReadCommand_Config+0xd76>
    if(robot.current_leg_idx <0)
 8008a9c:	4b23      	ldr	r3, [pc, #140]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008a9e:	689b      	ldr	r3, [r3, #8]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	da04      	bge.n	8008aae <Robot_ReadCommand_Config+0xd3e>
      HAL_Serial_Print(hserial, "0;0;0\n");
 8008aa4:	4928      	ldr	r1, [pc, #160]	; (8008b48 <Robot_ReadCommand_Config+0xdd8>)
 8008aa6:	68f8      	ldr	r0, [r7, #12]
 8008aa8:	f001 fce4 	bl	800a474 <HAL_Serial_Print>
}
 8008aac:	e037      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
      hleg=robot.hlegs[robot.current_leg_idx];
 8008aae:	4b1f      	ldr	r3, [pc, #124]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	4a1e      	ldr	r2, [pc, #120]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008ab4:	330e      	adds	r3, #14
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	4413      	add	r3, r2
 8008aba:	685b      	ldr	r3, [r3, #4]
 8008abc:	657b      	str	r3, [r7, #84]	; 0x54
      HAL_Serial_Print(hserial, "%f;%f;%f;\n", hleg->current_x, hleg->current_y, hleg->current_z);
 8008abe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ac0:	e9d3 560c 	ldrd	r5, r6, [r3, #48]	; 0x30
 8008ac4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ac6:	e9d3 340e 	ldrd	r3, r4, [r3, #56]	; 0x38
 8008aca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008acc:	e9d2 1210 	ldrd	r1, r2, [r2, #64]	; 0x40
 8008ad0:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8008ad4:	e88d 0018 	stmia.w	sp, {r3, r4}
 8008ad8:	462a      	mov	r2, r5
 8008ada:	4633      	mov	r3, r6
 8008adc:	491b      	ldr	r1, [pc, #108]	; (8008b4c <Robot_ReadCommand_Config+0xddc>)
 8008ade:	68f8      	ldr	r0, [r7, #12]
 8008ae0:	f001 fcc8 	bl	800a474 <HAL_Serial_Print>
}
 8008ae4:	e01b      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
  else if ((strncmp(cmd, "exit", 4) == 0) || (strncmp(cmd, "quit", 4) == 0))
 8008ae6:	2204      	movs	r2, #4
 8008ae8:	4919      	ldr	r1, [pc, #100]	; (8008b50 <Robot_ReadCommand_Config+0xde0>)
 8008aea:	68b8      	ldr	r0, [r7, #8]
 8008aec:	f002 ff52 	bl	800b994 <strncmp>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d007      	beq.n	8008b06 <Robot_ReadCommand_Config+0xd96>
 8008af6:	2204      	movs	r2, #4
 8008af8:	4916      	ldr	r1, [pc, #88]	; (8008b54 <Robot_ReadCommand_Config+0xde4>)
 8008afa:	68b8      	ldr	r0, [r7, #8]
 8008afc:	f002 ff4a 	bl	800b994 <strncmp>
 8008b00:	4603      	mov	r3, r0
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d105      	bne.n	8008b12 <Robot_ReadCommand_Config+0xda2>
    Robot_Fold();
 8008b06:	f7fe ff41 	bl	800798c <Robot_Fold>
    robot.state=FOLDED;
 8008b0a:	4b08      	ldr	r3, [pc, #32]	; (8008b2c <Robot_ReadCommand_Config+0xdbc>)
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	701a      	strb	r2, [r3, #0]
 8008b10:	e005      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
    HAL_Serial_Print(hserial, "KO Wrong command \"%s\" in state CONFIGURATION\n", cmd);
 8008b12:	68ba      	ldr	r2, [r7, #8]
 8008b14:	4910      	ldr	r1, [pc, #64]	; (8008b58 <Robot_ReadCommand_Config+0xde8>)
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f001 fcac 	bl	800a474 <HAL_Serial_Print>
}
 8008b1c:	e7ff      	b.n	8008b1e <Robot_ReadCommand_Config+0xdae>
 8008b1e:	bf00      	nop
 8008b20:	3794      	adds	r7, #148	; 0x94
 8008b22:	46bd      	mov	sp, r7
 8008b24:	ecbd 8b04 	vpop	{d8-d9}
 8008b28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b2c:	200035e8 	.word	0x200035e8
 8008b30:	0800f5e4 	.word	0x0800f5e4
 8008b34:	0800f5f4 	.word	0x0800f5f4
 8008b38:	0800f59c 	.word	0x0800f59c
 8008b3c:	20000038 	.word	0x20000038
 8008b40:	0800f5a4 	.word	0x0800f5a4
 8008b44:	0800f5fc 	.word	0x0800f5fc
 8008b48:	0800f604 	.word	0x0800f604
 8008b4c:	0800f248 	.word	0x0800f248
 8008b50:	0800f60c 	.word	0x0800f60c
 8008b54:	0800f614 	.word	0x0800f614
 8008b58:	0800f61c 	.word	0x0800f61c

08008b5c <Robot_ReadCommand>:
  * @brief Interpret a command
  * @hserial serial handler to write status message
  * @param command command to interpret
  */
void Robot_ReadCommand(HAL_Serial_Handler * hserial, char *cmd)
{
 8008b5c:	b580      	push	{r7, lr}
 8008b5e:	b082      	sub	sp, #8
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	6039      	str	r1, [r7, #0]
  if (strcmp(cmd, "getstate") == 0)
 8008b66:	491e      	ldr	r1, [pc, #120]	; (8008be0 <Robot_ReadCommand+0x84>)
 8008b68:	6838      	ldr	r0, [r7, #0]
 8008b6a:	f7f7 fb51 	bl	8000210 <strcmp>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d108      	bne.n	8008b86 <Robot_ReadCommand+0x2a>
  {
    HAL_Serial_Print(hserial, "State %s\n", Robot_GetState());
 8008b74:	f7fe ff26 	bl	80079c4 <Robot_GetState>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	461a      	mov	r2, r3
 8008b7c:	4919      	ldr	r1, [pc, #100]	; (8008be4 <Robot_ReadCommand+0x88>)
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f001 fc78 	bl	800a474 <HAL_Serial_Print>
  }
  else
  {
    HAL_Serial_Print(hserial, "KO Unknown state\n");
  }
}
 8008b84:	e027      	b.n	8008bd6 <Robot_ReadCommand+0x7a>
  else if (robot.state == FOLDED)
 8008b86:	4b18      	ldr	r3, [pc, #96]	; (8008be8 <Robot_ReadCommand+0x8c>)
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d104      	bne.n	8008b98 <Robot_ReadCommand+0x3c>
    Robot_ReadCommand_Folded(hserial, cmd);
 8008b8e:	6839      	ldr	r1, [r7, #0]
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f7fe ff43 	bl	8007a1c <Robot_ReadCommand_Folded>
}
 8008b96:	e01e      	b.n	8008bd6 <Robot_ReadCommand+0x7a>
  else if (robot.state == READY)
 8008b98:	4b13      	ldr	r3, [pc, #76]	; (8008be8 <Robot_ReadCommand+0x8c>)
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	2b01      	cmp	r3, #1
 8008b9e:	d104      	bne.n	8008baa <Robot_ReadCommand+0x4e>
    Robot_ReadCommand_Ready(hserial, cmd);
 8008ba0:	6839      	ldr	r1, [r7, #0]
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f7fe ff74 	bl	8007a90 <Robot_ReadCommand_Ready>
}
 8008ba8:	e015      	b.n	8008bd6 <Robot_ReadCommand+0x7a>
  else if (robot.state == RUNNING)
 8008baa:	4b0f      	ldr	r3, [pc, #60]	; (8008be8 <Robot_ReadCommand+0x8c>)
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d104      	bne.n	8008bbc <Robot_ReadCommand+0x60>
    Robot_ReadCommand_Running(hserial, cmd);
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f7ff f82f 	bl	8007c18 <Robot_ReadCommand_Running>
}
 8008bba:	e00c      	b.n	8008bd6 <Robot_ReadCommand+0x7a>
  else if (robot.state == CONFIGURATION)
 8008bbc:	4b0a      	ldr	r3, [pc, #40]	; (8008be8 <Robot_ReadCommand+0x8c>)
 8008bbe:	781b      	ldrb	r3, [r3, #0]
 8008bc0:	2b03      	cmp	r3, #3
 8008bc2:	d104      	bne.n	8008bce <Robot_ReadCommand+0x72>
    Robot_ReadCommand_Config(hserial, cmd);
 8008bc4:	6839      	ldr	r1, [r7, #0]
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f7ff f8d2 	bl	8007d70 <Robot_ReadCommand_Config>
}
 8008bcc:	e003      	b.n	8008bd6 <Robot_ReadCommand+0x7a>
    HAL_Serial_Print(hserial, "KO Unknown state\n");
 8008bce:	4907      	ldr	r1, [pc, #28]	; (8008bec <Robot_ReadCommand+0x90>)
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f001 fc4f 	bl	800a474 <HAL_Serial_Print>
}
 8008bd6:	bf00      	nop
 8008bd8:	3708      	adds	r7, #8
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bd80      	pop	{r7, pc}
 8008bde:	bf00      	nop
 8008be0:	0800f64c 	.word	0x0800f64c
 8008be4:	0800f658 	.word	0x0800f658
 8008be8:	200035e8 	.word	0x200035e8
 8008bec:	0800f664 	.word	0x0800f664

08008bf0 <Robot_ButtonPushed>:

/**********************************************************
 * @brief Interpret button push
 */
void Robot_ButtonPushed()
{
 8008bf0:	b580      	push	{r7, lr}
 8008bf2:	af00      	add	r7, sp, #0
  if(robot.state == FOLDED)
 8008bf4:	4b13      	ldr	r3, [pc, #76]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d105      	bne.n	8008c08 <Robot_ButtonPushed+0x18>
  {
    Robot_Unfold();
 8008bfc:	f7fe fe74 	bl	80078e8 <Robot_Unfold>
    robot.state=READY;
 8008c00:	4b10      	ldr	r3, [pc, #64]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c02:	2201      	movs	r2, #1
 8008c04:	701a      	strb	r2, [r3, #0]
  }
  else if (robot.state == CONFIGURATION)
  {
    robot.state=READY;
  }
}
 8008c06:	e01a      	b.n	8008c3e <Robot_ButtonPushed+0x4e>
  else if (robot.state == READY)
 8008c08:	4b0e      	ldr	r3, [pc, #56]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c0a:	781b      	ldrb	r3, [r3, #0]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d107      	bne.n	8008c20 <Robot_ButtonPushed+0x30>
    HAL_Delay(1000);
 8008c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008c14:	f7f8 fa5e 	bl	80010d4 <HAL_Delay>
    robot.state=RUNNING;
 8008c18:	4b0a      	ldr	r3, [pc, #40]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c1a:	2202      	movs	r2, #2
 8008c1c:	701a      	strb	r2, [r3, #0]
}
 8008c1e:	e00e      	b.n	8008c3e <Robot_ButtonPushed+0x4e>
  else if (robot.state == RUNNING)
 8008c20:	4b08      	ldr	r3, [pc, #32]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	2b02      	cmp	r3, #2
 8008c26:	d103      	bne.n	8008c30 <Robot_ButtonPushed+0x40>
    robot.state=READY;
 8008c28:	4b06      	ldr	r3, [pc, #24]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	701a      	strb	r2, [r3, #0]
}
 8008c2e:	e006      	b.n	8008c3e <Robot_ButtonPushed+0x4e>
  else if (robot.state == CONFIGURATION)
 8008c30:	4b04      	ldr	r3, [pc, #16]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	2b03      	cmp	r3, #3
 8008c36:	d102      	bne.n	8008c3e <Robot_ButtonPushed+0x4e>
    robot.state=READY;
 8008c38:	4b02      	ldr	r3, [pc, #8]	; (8008c44 <Robot_ButtonPushed+0x54>)
 8008c3a:	2201      	movs	r2, #1
 8008c3c:	701a      	strb	r2, [r3, #0]
}
 8008c3e:	bf00      	nop
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	200035e8 	.word	0x200035e8

08008c48 <Robot_Update>:
/**********************************************************
  * @brief  Update legs position
  * This function is run every 20ms by Timer 13.
  */
void Robot_Update()
{
 8008c48:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008c4c:	ed2d 8b04 	vpush	{d8-d9}
 8008c50:	b0a0      	sub	sp, #128	; 0x80
 8008c52:	af00      	add	r7, sp, #0
  if((robot.state == RUNNING) && 1)
 8008c54:	4b9c      	ldr	r3, [pc, #624]	; (8008ec8 <Robot_Update+0x280>)
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	2b02      	cmp	r3, #2
 8008c5a:	f040 8562 	bne.w	8009722 <Robot_Update+0xada>

    t_leg *hleg_returning;
    t_leg *hleg_next;
    t_leg *hleg_temp;

    hleg_returning=robot.hlegs_rtab[ROBOT_NBLEGS-1];
 8008c5e:	4b9a      	ldr	r3, [pc, #616]	; (8008ec8 <Robot_Update+0x280>)
 8008c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c62:	65bb      	str	r3, [r7, #88]	; 0x58
    hleg_next=robot.hlegs_rtab[ROBOT_NBLEGS-2];
 8008c64:	4b98      	ldr	r3, [pc, #608]	; (8008ec8 <Robot_Update+0x280>)
 8008c66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c68:	657b      	str	r3, [r7, #84]	; 0x54

    // Compute remaining distance for next returning leg
    dr=robot.mech_Bx-hleg_next->current_x;
 8008c6a:	4b97      	ldr	r3, [pc, #604]	; (8008ec8 <Robot_Update+0x280>)
 8008c6c:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8008c70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c72:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008c76:	f7f7 fb37 	bl	80002e8 <__aeabi_dsub>
 8008c7a:	4602      	mov	r2, r0
 8008c7c:	460b      	mov	r3, r1
 8008c7e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    // Compute remaining number of steps
    d=robot.current_speed*SERVO_PULSE_PERIOD;
 8008c82:	4b91      	ldr	r3, [pc, #580]	; (8008ec8 <Robot_Update+0x280>)
 8008c84:	e9d3 0142 	ldrd	r0, r1, [r3, #264]	; 0x108
 8008c88:	a38d      	add	r3, pc, #564	; (adr r3, 8008ec0 <Robot_Update+0x278>)
 8008c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c8e:	f7f7 fcdf 	bl	8000650 <__aeabi_dmul>
 8008c92:	4602      	mov	r2, r0
 8008c94:	460b      	mov	r3, r1
 8008c96:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    if(dr>=0.)
 8008c9a:	f04f 0200 	mov.w	r2, #0
 8008c9e:	f04f 0300 	mov.w	r3, #0
 8008ca2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008ca6:	f7f7 ff59 	bl	8000b5c <__aeabi_dcmpge>
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d018      	beq.n	8008ce2 <Robot_Update+0x9a>
      nr=(int)floor(dr/d);
 8008cb0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008cb4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008cb8:	f7f7 fdf4 	bl	80008a4 <__aeabi_ddiv>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	ec43 2b17 	vmov	d7, r2, r3
 8008cc4:	eeb0 0a47 	vmov.f32	s0, s14
 8008cc8:	eef0 0a67 	vmov.f32	s1, s15
 8008ccc:	f004 f900 	bl	800ced0 <floor>
 8008cd0:	ec53 2b10 	vmov	r2, r3, d0
 8008cd4:	4610      	mov	r0, r2
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	f7f7 ff6a 	bl	8000bb0 <__aeabi_d2iz>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008ce0:	e01d      	b.n	8008d1e <Robot_Update+0xd6>
    else
      nr=(int)floor(-dr/d);
 8008ce2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ce4:	603b      	str	r3, [r7, #0]
 8008ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ce8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8008cec:	607b      	str	r3, [r7, #4]
 8008cee:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008cf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8008cf6:	f7f7 fdd5 	bl	80008a4 <__aeabi_ddiv>
 8008cfa:	4602      	mov	r2, r0
 8008cfc:	460b      	mov	r3, r1
 8008cfe:	ec43 2b17 	vmov	d7, r2, r3
 8008d02:	eeb0 0a47 	vmov.f32	s0, s14
 8008d06:	eef0 0a67 	vmov.f32	s1, s15
 8008d0a:	f004 f8e1 	bl	800ced0 <floor>
 8008d0e:	ec53 2b10 	vmov	r2, r3, d0
 8008d12:	4610      	mov	r0, r2
 8008d14:	4619      	mov	r1, r3
 8008d16:	f7f7 ff4b 	bl	8000bb0 <__aeabi_d2iz>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	65fb      	str	r3, [r7, #92]	; 0x5c

    // update number of steps for cycle
    robot.steps_before_return=robot.steps_before_return+1+nr-robot.remsteps_before_return;
 8008d1e:	4b6a      	ldr	r3, [pc, #424]	; (8008ec8 <Robot_Update+0x280>)
 8008d20:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8008d24:	1c5a      	adds	r2, r3, #1
 8008d26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d28:	441a      	add	r2, r3
 8008d2a:	4b67      	ldr	r3, [pc, #412]	; (8008ec8 <Robot_Update+0x280>)
 8008d2c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008d30:	1ad3      	subs	r3, r2, r3
 8008d32:	4a65      	ldr	r2, [pc, #404]	; (8008ec8 <Robot_Update+0x280>)
 8008d34:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    robot.remsteps_before_return=nr;
 8008d38:	4a63      	ldr	r2, [pc, #396]	; (8008ec8 <Robot_Update+0x280>)
 8008d3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d3c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

    // new sequence ? update return leg
    if(nr == 0)
 8008d40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f040 8083 	bne.w	8008e4e <Robot_Update+0x206>
    {
      // rotate legs array so returning leg is at last position
      hleg_temp=robot.hlegs_rtab[ROBOT_NBLEGS-1];
 8008d48:	4b5f      	ldr	r3, [pc, #380]	; (8008ec8 <Robot_Update+0x280>)
 8008d4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d4c:	647b      	str	r3, [r7, #68]	; 0x44
      for(i=ROBOT_NBLEGS-2;i>=0;i--)
 8008d4e:	2302      	movs	r3, #2
 8008d50:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008d52:	e010      	b.n	8008d76 <Robot_Update+0x12e>
        robot.hlegs_rtab[i+1]=robot.hlegs_rtab[i];
 8008d54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d56:	1c59      	adds	r1, r3, #1
 8008d58:	4a5b      	ldr	r2, [pc, #364]	; (8008ec8 <Robot_Update+0x280>)
 8008d5a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d5c:	3312      	adds	r3, #18
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	4413      	add	r3, r2
 8008d62:	685a      	ldr	r2, [r3, #4]
 8008d64:	4858      	ldr	r0, [pc, #352]	; (8008ec8 <Robot_Update+0x280>)
 8008d66:	f101 0312 	add.w	r3, r1, #18
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	4403      	add	r3, r0
 8008d6e:	605a      	str	r2, [r3, #4]
      for(i=ROBOT_NBLEGS-2;i>=0;i--)
 8008d70:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d72:	3b01      	subs	r3, #1
 8008d74:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008d76:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	daeb      	bge.n	8008d54 <Robot_Update+0x10c>
      robot.hlegs_rtab[0]=hleg_temp;
 8008d7c:	4a52      	ldr	r2, [pc, #328]	; (8008ec8 <Robot_Update+0x280>)
 8008d7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008d80:	64d3      	str	r3, [r2, #76]	; 0x4c

      // recompute remaining distance and number of steps
      hleg_returning=robot.hlegs_rtab[ROBOT_NBLEGS-1];
 8008d82:	4b51      	ldr	r3, [pc, #324]	; (8008ec8 <Robot_Update+0x280>)
 8008d84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008d86:	65bb      	str	r3, [r7, #88]	; 0x58
      hleg_next=robot.hlegs_rtab[ROBOT_NBLEGS-2];
 8008d88:	4b4f      	ldr	r3, [pc, #316]	; (8008ec8 <Robot_Update+0x280>)
 8008d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d8c:	657b      	str	r3, [r7, #84]	; 0x54
      dr=robot.mech_Bx-hleg_next->current_x;
 8008d8e:	4b4e      	ldr	r3, [pc, #312]	; (8008ec8 <Robot_Update+0x280>)
 8008d90:	e9d3 011e 	ldrd	r0, r1, [r3, #120]	; 0x78
 8008d94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d96:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8008d9a:	f7f7 faa5 	bl	80002e8 <__aeabi_dsub>
 8008d9e:	4602      	mov	r2, r0
 8008da0:	460b      	mov	r3, r1
 8008da2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
      d=robot.current_speed*SERVO_PULSE_PERIOD;
 8008da6:	4b48      	ldr	r3, [pc, #288]	; (8008ec8 <Robot_Update+0x280>)
 8008da8:	e9d3 0142 	ldrd	r0, r1, [r3, #264]	; 0x108
 8008dac:	a344      	add	r3, pc, #272	; (adr r3, 8008ec0 <Robot_Update+0x278>)
 8008dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db2:	f7f7 fc4d 	bl	8000650 <__aeabi_dmul>
 8008db6:	4602      	mov	r2, r0
 8008db8:	460b      	mov	r3, r1
 8008dba:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
      if(dr>=0.)
 8008dbe:	f04f 0200 	mov.w	r2, #0
 8008dc2:	f04f 0300 	mov.w	r3, #0
 8008dc6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008dca:	f7f7 fec7 	bl	8000b5c <__aeabi_dcmpge>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d018      	beq.n	8008e06 <Robot_Update+0x1be>
        nr=(int)floor(dr/d);
 8008dd4:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008dd8:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8008ddc:	f7f7 fd62 	bl	80008a4 <__aeabi_ddiv>
 8008de0:	4603      	mov	r3, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	ec44 3b17 	vmov	d7, r3, r4
 8008de8:	eeb0 0a47 	vmov.f32	s0, s14
 8008dec:	eef0 0a67 	vmov.f32	s1, s15
 8008df0:	f004 f86e 	bl	800ced0 <floor>
 8008df4:	ec54 3b10 	vmov	r3, r4, d0
 8008df8:	4618      	mov	r0, r3
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	f7f7 fed8 	bl	8000bb0 <__aeabi_d2iz>
 8008e00:	4603      	mov	r3, r0
 8008e02:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e04:	e01b      	b.n	8008e3e <Robot_Update+0x1f6>
      else
        nr=(int)floor(-dr/d);
 8008e06:	6cbc      	ldr	r4, [r7, #72]	; 0x48
 8008e08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e0a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8008e0e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008e12:	4620      	mov	r0, r4
 8008e14:	4629      	mov	r1, r5
 8008e16:	f7f7 fd45 	bl	80008a4 <__aeabi_ddiv>
 8008e1a:	4603      	mov	r3, r0
 8008e1c:	460c      	mov	r4, r1
 8008e1e:	ec44 3b17 	vmov	d7, r3, r4
 8008e22:	eeb0 0a47 	vmov.f32	s0, s14
 8008e26:	eef0 0a67 	vmov.f32	s1, s15
 8008e2a:	f004 f851 	bl	800ced0 <floor>
 8008e2e:	ec54 3b10 	vmov	r3, r4, d0
 8008e32:	4618      	mov	r0, r3
 8008e34:	4621      	mov	r1, r4
 8008e36:	f7f7 febb 	bl	8000bb0 <__aeabi_d2iz>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	65fb      	str	r3, [r7, #92]	; 0x5c
      robot.remsteps_before_return=nr;
 8008e3e:	4a22      	ldr	r2, [pc, #136]	; (8008ec8 <Robot_Update+0x280>)
 8008e40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e42:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
      robot.steps_before_return=nr;
 8008e46:	4a20      	ldr	r2, [pc, #128]	; (8008ec8 <Robot_Update+0x280>)
 8008e48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008e4a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    }

    // move normal legs
    for(i=0;i<ROBOT_NBLEGS-1;i++)
 8008e4e:	2300      	movs	r3, #0
 8008e50:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008e52:	e3b9      	b.n	80095c8 <Robot_Update+0x980>
    {
      hleg_temp=robot.hlegs_rtab[i];
 8008e54:	4a1c      	ldr	r2, [pc, #112]	; (8008ec8 <Robot_Update+0x280>)
 8008e56:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008e58:	3312      	adds	r3, #18
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	4413      	add	r3, r2
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	647b      	str	r3, [r7, #68]	; 0x44
      if(robot.current_curv == 0.)
 8008e62:	4b19      	ldr	r3, [pc, #100]	; (8008ec8 <Robot_Update+0x280>)
 8008e64:	e9d3 0144 	ldrd	r0, r1, [r3, #272]	; 0x110
 8008e68:	f04f 0200 	mov.w	r2, #0
 8008e6c:	f04f 0300 	mov.w	r3, #0
 8008e70:	f7f7 fe56 	bl	8000b20 <__aeabi_dcmpeq>
 8008e74:	4603      	mov	r3, r0
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d028      	beq.n	8008ecc <Robot_Update+0x284>
      {
        Leg_SetPos(hleg_temp, hleg_temp->current_x+d, hleg_temp->current_y, hleg_temp->start_z);
 8008e7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e7c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8008e80:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008e84:	f7f7 fa32 	bl	80002ec <__adddf3>
 8008e88:	4603      	mov	r3, r0
 8008e8a:	460c      	mov	r4, r1
 8008e8c:	ec44 3b15 	vmov	d5, r3, r4
 8008e90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e92:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 8008e96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e98:	ed93 6b18 	vldr	d6, [r3, #96]	; 0x60
 8008e9c:	eeb0 2a46 	vmov.f32	s4, s12
 8008ea0:	eef0 2a66 	vmov.f32	s5, s13
 8008ea4:	eeb0 1a47 	vmov.f32	s2, s14
 8008ea8:	eef0 1a67 	vmov.f32	s3, s15
 8008eac:	eeb0 0a45 	vmov.f32	s0, s10
 8008eb0:	eef0 0a65 	vmov.f32	s1, s11
 8008eb4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8008eb6:	f7fc fe4b 	bl	8005b50 <Leg_SetPos>
 8008eba:	e382      	b.n	80095c2 <Robot_Update+0x97a>
 8008ebc:	f3af 8000 	nop.w
 8008ec0:	47ae147b 	.word	0x47ae147b
 8008ec4:	3f947ae1 	.word	0x3f947ae1
 8008ec8:	200035e8 	.word	0x200035e8
      }
      else
      {
        delta = d*robot.current_curv;
 8008ecc:	4baa      	ldr	r3, [pc, #680]	; (8009178 <Robot_Update+0x530>)
 8008ece:	e9d3 0144 	ldrd	r0, r1, [r3, #272]	; 0x110
 8008ed2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008ed6:	f7f7 fbbb 	bl	8000650 <__aeabi_dmul>
 8008eda:	4603      	mov	r3, r0
 8008edc:	460c      	mov	r4, r1
 8008ede:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
        rho=1/robot.current_curv;
 8008ee2:	4ba5      	ldr	r3, [pc, #660]	; (8009178 <Robot_Update+0x530>)
 8008ee4:	e9d3 3444 	ldrd	r3, r4, [r3, #272]	; 0x110
 8008ee8:	461a      	mov	r2, r3
 8008eea:	4623      	mov	r3, r4
 8008eec:	f04f 0000 	mov.w	r0, #0
 8008ef0:	49a2      	ldr	r1, [pc, #648]	; (800917c <Robot_Update+0x534>)
 8008ef2:	f7f7 fcd7 	bl	80008a4 <__aeabi_ddiv>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	460c      	mov	r4, r1
 8008efa:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        cos_delta=cos(delta);
 8008efe:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8008f02:	f003 ff99 	bl	800ce38 <cos>
 8008f06:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
        sin_delta=sin(delta);
 8008f0a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8008f0e:	f004 f8ab 	bl	800d068 <sin>
 8008f12:	ed87 0b08 	vstr	d0, [r7, #32]
        if(robot.current_curv > 0) // right turn
 8008f16:	4b98      	ldr	r3, [pc, #608]	; (8009178 <Robot_Update+0x530>)
 8008f18:	e9d3 0144 	ldrd	r0, r1, [r3, #272]	; 0x110
 8008f1c:	f04f 0200 	mov.w	r2, #0
 8008f20:	f04f 0300 	mov.w	r3, #0
 8008f24:	f7f7 fe24 	bl	8000b70 <__aeabi_dcmpgt>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	f000 8187 	beq.w	800923e <Robot_Update+0x5f6>
        {
          if(hleg_temp->right_flag) // interior leg
 8008f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	f000 80ba 	beq.w	80090ae <Robot_Update+0x466>
          {
            if(hleg_temp->front_flag)
 8008f3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d05a      	beq.n	8008ff8 <Robot_Update+0x3b0>
            {
              dx=ROBOT_LENGTH/2.*(cos_delta-1.)-(rho-ROBOT_WIDTH/2.)*sin_delta;
 8008f42:	f04f 0200 	mov.w	r2, #0
 8008f46:	4b8d      	ldr	r3, [pc, #564]	; (800917c <Robot_Update+0x534>)
 8008f48:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008f4c:	f7f7 f9cc 	bl	80002e8 <__aeabi_dsub>
 8008f50:	4603      	mov	r3, r0
 8008f52:	460c      	mov	r4, r1
 8008f54:	4618      	mov	r0, r3
 8008f56:	4621      	mov	r1, r4
 8008f58:	f04f 0200 	mov.w	r2, #0
 8008f5c:	4b88      	ldr	r3, [pc, #544]	; (8009180 <Robot_Update+0x538>)
 8008f5e:	f7f7 fb77 	bl	8000650 <__aeabi_dmul>
 8008f62:	4603      	mov	r3, r0
 8008f64:	460c      	mov	r4, r1
 8008f66:	4625      	mov	r5, r4
 8008f68:	461c      	mov	r4, r3
 8008f6a:	f04f 0200 	mov.w	r2, #0
 8008f6e:	4b85      	ldr	r3, [pc, #532]	; (8009184 <Robot_Update+0x53c>)
 8008f70:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008f74:	f7f7 f9b8 	bl	80002e8 <__aeabi_dsub>
 8008f78:	4602      	mov	r2, r0
 8008f7a:	460b      	mov	r3, r1
 8008f7c:	4610      	mov	r0, r2
 8008f7e:	4619      	mov	r1, r3
 8008f80:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008f84:	f7f7 fb64 	bl	8000650 <__aeabi_dmul>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	4620      	mov	r0, r4
 8008f8e:	4629      	mov	r1, r5
 8008f90:	f7f7 f9aa 	bl	80002e8 <__aeabi_dsub>
 8008f94:	4603      	mov	r3, r0
 8008f96:	460c      	mov	r4, r1
 8008f98:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=ROBOT_LENGTH/2.*sin_delta+(rho-ROBOT_WIDTH/2.)*(cos_delta-1);
 8008f9c:	f04f 0200 	mov.w	r2, #0
 8008fa0:	4b77      	ldr	r3, [pc, #476]	; (8009180 <Robot_Update+0x538>)
 8008fa2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8008fa6:	f7f7 fb53 	bl	8000650 <__aeabi_dmul>
 8008faa:	4603      	mov	r3, r0
 8008fac:	460c      	mov	r4, r1
 8008fae:	4625      	mov	r5, r4
 8008fb0:	461c      	mov	r4, r3
 8008fb2:	f04f 0200 	mov.w	r2, #0
 8008fb6:	4b73      	ldr	r3, [pc, #460]	; (8009184 <Robot_Update+0x53c>)
 8008fb8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8008fbc:	f7f7 f994 	bl	80002e8 <__aeabi_dsub>
 8008fc0:	4602      	mov	r2, r0
 8008fc2:	460b      	mov	r3, r1
 8008fc4:	4690      	mov	r8, r2
 8008fc6:	4699      	mov	r9, r3
 8008fc8:	f04f 0200 	mov.w	r2, #0
 8008fcc:	4b6b      	ldr	r3, [pc, #428]	; (800917c <Robot_Update+0x534>)
 8008fce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8008fd2:	f7f7 f989 	bl	80002e8 <__aeabi_dsub>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	460b      	mov	r3, r1
 8008fda:	4640      	mov	r0, r8
 8008fdc:	4649      	mov	r1, r9
 8008fde:	f7f7 fb37 	bl	8000650 <__aeabi_dmul>
 8008fe2:	4602      	mov	r2, r0
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	4629      	mov	r1, r5
 8008fea:	f7f7 f97f 	bl	80002ec <__adddf3>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	460c      	mov	r4, r1
 8008ff2:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 8008ff6:	e2a7      	b.n	8009548 <Robot_Update+0x900>
            }
            else // rear leg
            {
              dx=-ROBOT_LENGTH/2.*(cos_delta-1.)-(rho-ROBOT_WIDTH/2.)*sin_delta;
 8008ff8:	f04f 0200 	mov.w	r2, #0
 8008ffc:	4b5f      	ldr	r3, [pc, #380]	; (800917c <Robot_Update+0x534>)
 8008ffe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009002:	f7f7 f971 	bl	80002e8 <__aeabi_dsub>
 8009006:	4603      	mov	r3, r0
 8009008:	460c      	mov	r4, r1
 800900a:	4618      	mov	r0, r3
 800900c:	4621      	mov	r1, r4
 800900e:	a358      	add	r3, pc, #352	; (adr r3, 8009170 <Robot_Update+0x528>)
 8009010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009014:	f7f7 fb1c 	bl	8000650 <__aeabi_dmul>
 8009018:	4603      	mov	r3, r0
 800901a:	460c      	mov	r4, r1
 800901c:	4625      	mov	r5, r4
 800901e:	461c      	mov	r4, r3
 8009020:	f04f 0200 	mov.w	r2, #0
 8009024:	4b57      	ldr	r3, [pc, #348]	; (8009184 <Robot_Update+0x53c>)
 8009026:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800902a:	f7f7 f95d 	bl	80002e8 <__aeabi_dsub>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	4610      	mov	r0, r2
 8009034:	4619      	mov	r1, r3
 8009036:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800903a:	f7f7 fb09 	bl	8000650 <__aeabi_dmul>
 800903e:	4602      	mov	r2, r0
 8009040:	460b      	mov	r3, r1
 8009042:	4620      	mov	r0, r4
 8009044:	4629      	mov	r1, r5
 8009046:	f7f7 f94f 	bl	80002e8 <__aeabi_dsub>
 800904a:	4603      	mov	r3, r0
 800904c:	460c      	mov	r4, r1
 800904e:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=-ROBOT_LENGTH/2.*sin_delta+(rho-ROBOT_WIDTH/2.)*(cos_delta-1);
 8009052:	a347      	add	r3, pc, #284	; (adr r3, 8009170 <Robot_Update+0x528>)
 8009054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009058:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800905c:	f7f7 faf8 	bl	8000650 <__aeabi_dmul>
 8009060:	4603      	mov	r3, r0
 8009062:	460c      	mov	r4, r1
 8009064:	4625      	mov	r5, r4
 8009066:	461c      	mov	r4, r3
 8009068:	f04f 0200 	mov.w	r2, #0
 800906c:	4b45      	ldr	r3, [pc, #276]	; (8009184 <Robot_Update+0x53c>)
 800906e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009072:	f7f7 f939 	bl	80002e8 <__aeabi_dsub>
 8009076:	4602      	mov	r2, r0
 8009078:	460b      	mov	r3, r1
 800907a:	4690      	mov	r8, r2
 800907c:	4699      	mov	r9, r3
 800907e:	f04f 0200 	mov.w	r2, #0
 8009082:	4b3e      	ldr	r3, [pc, #248]	; (800917c <Robot_Update+0x534>)
 8009084:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009088:	f7f7 f92e 	bl	80002e8 <__aeabi_dsub>
 800908c:	4602      	mov	r2, r0
 800908e:	460b      	mov	r3, r1
 8009090:	4640      	mov	r0, r8
 8009092:	4649      	mov	r1, r9
 8009094:	f7f7 fadc 	bl	8000650 <__aeabi_dmul>
 8009098:	4602      	mov	r2, r0
 800909a:	460b      	mov	r3, r1
 800909c:	4620      	mov	r0, r4
 800909e:	4629      	mov	r1, r5
 80090a0:	f7f7 f924 	bl	80002ec <__adddf3>
 80090a4:	4603      	mov	r3, r0
 80090a6:	460c      	mov	r4, r1
 80090a8:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 80090ac:	e24c      	b.n	8009548 <Robot_Update+0x900>
            }
          }
          else // exterior leg
          {
            if(hleg_temp->front_flag) // front leg
 80090ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80090b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d068      	beq.n	8009188 <Robot_Update+0x540>
            {
              dx=ROBOT_LENGTH/2.*(cos_delta-1.)-(rho+ROBOT_WIDTH/2.)*sin_delta;
 80090b6:	f04f 0200 	mov.w	r2, #0
 80090ba:	4b30      	ldr	r3, [pc, #192]	; (800917c <Robot_Update+0x534>)
 80090bc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80090c0:	f7f7 f912 	bl	80002e8 <__aeabi_dsub>
 80090c4:	4603      	mov	r3, r0
 80090c6:	460c      	mov	r4, r1
 80090c8:	4618      	mov	r0, r3
 80090ca:	4621      	mov	r1, r4
 80090cc:	f04f 0200 	mov.w	r2, #0
 80090d0:	4b2b      	ldr	r3, [pc, #172]	; (8009180 <Robot_Update+0x538>)
 80090d2:	f7f7 fabd 	bl	8000650 <__aeabi_dmul>
 80090d6:	4603      	mov	r3, r0
 80090d8:	460c      	mov	r4, r1
 80090da:	4625      	mov	r5, r4
 80090dc:	461c      	mov	r4, r3
 80090de:	f04f 0200 	mov.w	r2, #0
 80090e2:	4b28      	ldr	r3, [pc, #160]	; (8009184 <Robot_Update+0x53c>)
 80090e4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80090e8:	f7f7 f900 	bl	80002ec <__adddf3>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	4610      	mov	r0, r2
 80090f2:	4619      	mov	r1, r3
 80090f4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80090f8:	f7f7 faaa 	bl	8000650 <__aeabi_dmul>
 80090fc:	4602      	mov	r2, r0
 80090fe:	460b      	mov	r3, r1
 8009100:	4620      	mov	r0, r4
 8009102:	4629      	mov	r1, r5
 8009104:	f7f7 f8f0 	bl	80002e8 <__aeabi_dsub>
 8009108:	4603      	mov	r3, r0
 800910a:	460c      	mov	r4, r1
 800910c:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=ROBOT_LENGTH/2.*sin_delta+(rho+ROBOT_WIDTH/2.)*(cos_delta-1);
 8009110:	f04f 0200 	mov.w	r2, #0
 8009114:	4b1a      	ldr	r3, [pc, #104]	; (8009180 <Robot_Update+0x538>)
 8009116:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800911a:	f7f7 fa99 	bl	8000650 <__aeabi_dmul>
 800911e:	4603      	mov	r3, r0
 8009120:	460c      	mov	r4, r1
 8009122:	4625      	mov	r5, r4
 8009124:	461c      	mov	r4, r3
 8009126:	f04f 0200 	mov.w	r2, #0
 800912a:	4b16      	ldr	r3, [pc, #88]	; (8009184 <Robot_Update+0x53c>)
 800912c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009130:	f7f7 f8dc 	bl	80002ec <__adddf3>
 8009134:	4602      	mov	r2, r0
 8009136:	460b      	mov	r3, r1
 8009138:	4690      	mov	r8, r2
 800913a:	4699      	mov	r9, r3
 800913c:	f04f 0200 	mov.w	r2, #0
 8009140:	4b0e      	ldr	r3, [pc, #56]	; (800917c <Robot_Update+0x534>)
 8009142:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009146:	f7f7 f8cf 	bl	80002e8 <__aeabi_dsub>
 800914a:	4602      	mov	r2, r0
 800914c:	460b      	mov	r3, r1
 800914e:	4640      	mov	r0, r8
 8009150:	4649      	mov	r1, r9
 8009152:	f7f7 fa7d 	bl	8000650 <__aeabi_dmul>
 8009156:	4602      	mov	r2, r0
 8009158:	460b      	mov	r3, r1
 800915a:	4620      	mov	r0, r4
 800915c:	4629      	mov	r1, r5
 800915e:	f7f7 f8c5 	bl	80002ec <__adddf3>
 8009162:	4603      	mov	r3, r0
 8009164:	460c      	mov	r4, r1
 8009166:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 800916a:	e1ed      	b.n	8009548 <Robot_Update+0x900>
 800916c:	f3af 8000 	nop.w
 8009170:	00000000 	.word	0x00000000
 8009174:	c0544000 	.word	0xc0544000
 8009178:	200035e8 	.word	0x200035e8
 800917c:	3ff00000 	.word	0x3ff00000
 8009180:	40544000 	.word	0x40544000
 8009184:	404d4000 	.word	0x404d4000
            }
            else // rear leg
            {
              dx=-ROBOT_LENGTH/2.*(cos_delta-1.)-(rho+ROBOT_WIDTH/2.)*sin_delta;
 8009188:	f04f 0200 	mov.w	r2, #0
 800918c:	4bbe      	ldr	r3, [pc, #760]	; (8009488 <Robot_Update+0x840>)
 800918e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009192:	f7f7 f8a9 	bl	80002e8 <__aeabi_dsub>
 8009196:	4603      	mov	r3, r0
 8009198:	460c      	mov	r4, r1
 800919a:	4618      	mov	r0, r3
 800919c:	4621      	mov	r1, r4
 800919e:	a3b8      	add	r3, pc, #736	; (adr r3, 8009480 <Robot_Update+0x838>)
 80091a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a4:	f7f7 fa54 	bl	8000650 <__aeabi_dmul>
 80091a8:	4603      	mov	r3, r0
 80091aa:	460c      	mov	r4, r1
 80091ac:	4625      	mov	r5, r4
 80091ae:	461c      	mov	r4, r3
 80091b0:	f04f 0200 	mov.w	r2, #0
 80091b4:	4bb5      	ldr	r3, [pc, #724]	; (800948c <Robot_Update+0x844>)
 80091b6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80091ba:	f7f7 f897 	bl	80002ec <__adddf3>
 80091be:	4602      	mov	r2, r0
 80091c0:	460b      	mov	r3, r1
 80091c2:	4610      	mov	r0, r2
 80091c4:	4619      	mov	r1, r3
 80091c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80091ca:	f7f7 fa41 	bl	8000650 <__aeabi_dmul>
 80091ce:	4602      	mov	r2, r0
 80091d0:	460b      	mov	r3, r1
 80091d2:	4620      	mov	r0, r4
 80091d4:	4629      	mov	r1, r5
 80091d6:	f7f7 f887 	bl	80002e8 <__aeabi_dsub>
 80091da:	4603      	mov	r3, r0
 80091dc:	460c      	mov	r4, r1
 80091de:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=-ROBOT_LENGTH/2.*sin_delta+(rho+ROBOT_WIDTH/2.)*(cos_delta-1);
 80091e2:	a3a7      	add	r3, pc, #668	; (adr r3, 8009480 <Robot_Update+0x838>)
 80091e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80091ec:	f7f7 fa30 	bl	8000650 <__aeabi_dmul>
 80091f0:	4603      	mov	r3, r0
 80091f2:	460c      	mov	r4, r1
 80091f4:	4625      	mov	r5, r4
 80091f6:	461c      	mov	r4, r3
 80091f8:	f04f 0200 	mov.w	r2, #0
 80091fc:	4ba3      	ldr	r3, [pc, #652]	; (800948c <Robot_Update+0x844>)
 80091fe:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009202:	f7f7 f873 	bl	80002ec <__adddf3>
 8009206:	4602      	mov	r2, r0
 8009208:	460b      	mov	r3, r1
 800920a:	4690      	mov	r8, r2
 800920c:	4699      	mov	r9, r3
 800920e:	f04f 0200 	mov.w	r2, #0
 8009212:	4b9d      	ldr	r3, [pc, #628]	; (8009488 <Robot_Update+0x840>)
 8009214:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009218:	f7f7 f866 	bl	80002e8 <__aeabi_dsub>
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	4640      	mov	r0, r8
 8009222:	4649      	mov	r1, r9
 8009224:	f7f7 fa14 	bl	8000650 <__aeabi_dmul>
 8009228:	4602      	mov	r2, r0
 800922a:	460b      	mov	r3, r1
 800922c:	4620      	mov	r0, r4
 800922e:	4629      	mov	r1, r5
 8009230:	f7f7 f85c 	bl	80002ec <__adddf3>
 8009234:	4603      	mov	r3, r0
 8009236:	460c      	mov	r4, r1
 8009238:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 800923c:	e184      	b.n	8009548 <Robot_Update+0x900>
            }
          } // interior/exterior leg
        }
        else // left turn
        {
          if(!(hleg_temp->right_flag)) // interior leg
 800923e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009242:	2b00      	cmp	r3, #0
 8009244:	f040 80ba 	bne.w	80093bc <Robot_Update+0x774>
          {
            if(hleg_temp->front_flag)
 8009248:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800924a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800924c:	2b00      	cmp	r3, #0
 800924e:	d05a      	beq.n	8009306 <Robot_Update+0x6be>
            {
              dx=ROBOT_LENGTH/2.*(cos_delta-1.)-(rho-ROBOT_WIDTH/2.)*sin_delta;
 8009250:	f04f 0200 	mov.w	r2, #0
 8009254:	4b8c      	ldr	r3, [pc, #560]	; (8009488 <Robot_Update+0x840>)
 8009256:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800925a:	f7f7 f845 	bl	80002e8 <__aeabi_dsub>
 800925e:	4603      	mov	r3, r0
 8009260:	460c      	mov	r4, r1
 8009262:	4618      	mov	r0, r3
 8009264:	4621      	mov	r1, r4
 8009266:	f04f 0200 	mov.w	r2, #0
 800926a:	4b89      	ldr	r3, [pc, #548]	; (8009490 <Robot_Update+0x848>)
 800926c:	f7f7 f9f0 	bl	8000650 <__aeabi_dmul>
 8009270:	4603      	mov	r3, r0
 8009272:	460c      	mov	r4, r1
 8009274:	4625      	mov	r5, r4
 8009276:	461c      	mov	r4, r3
 8009278:	f04f 0200 	mov.w	r2, #0
 800927c:	4b83      	ldr	r3, [pc, #524]	; (800948c <Robot_Update+0x844>)
 800927e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009282:	f7f7 f831 	bl	80002e8 <__aeabi_dsub>
 8009286:	4602      	mov	r2, r0
 8009288:	460b      	mov	r3, r1
 800928a:	4610      	mov	r0, r2
 800928c:	4619      	mov	r1, r3
 800928e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009292:	f7f7 f9dd 	bl	8000650 <__aeabi_dmul>
 8009296:	4602      	mov	r2, r0
 8009298:	460b      	mov	r3, r1
 800929a:	4620      	mov	r0, r4
 800929c:	4629      	mov	r1, r5
 800929e:	f7f7 f823 	bl	80002e8 <__aeabi_dsub>
 80092a2:	4603      	mov	r3, r0
 80092a4:	460c      	mov	r4, r1
 80092a6:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=ROBOT_LENGTH/2.*sin_delta+(rho-ROBOT_WIDTH/2.)*(cos_delta-1);
 80092aa:	f04f 0200 	mov.w	r2, #0
 80092ae:	4b78      	ldr	r3, [pc, #480]	; (8009490 <Robot_Update+0x848>)
 80092b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80092b4:	f7f7 f9cc 	bl	8000650 <__aeabi_dmul>
 80092b8:	4603      	mov	r3, r0
 80092ba:	460c      	mov	r4, r1
 80092bc:	4625      	mov	r5, r4
 80092be:	461c      	mov	r4, r3
 80092c0:	f04f 0200 	mov.w	r2, #0
 80092c4:	4b71      	ldr	r3, [pc, #452]	; (800948c <Robot_Update+0x844>)
 80092c6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80092ca:	f7f7 f80d 	bl	80002e8 <__aeabi_dsub>
 80092ce:	4602      	mov	r2, r0
 80092d0:	460b      	mov	r3, r1
 80092d2:	4690      	mov	r8, r2
 80092d4:	4699      	mov	r9, r3
 80092d6:	f04f 0200 	mov.w	r2, #0
 80092da:	4b6b      	ldr	r3, [pc, #428]	; (8009488 <Robot_Update+0x840>)
 80092dc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80092e0:	f7f7 f802 	bl	80002e8 <__aeabi_dsub>
 80092e4:	4602      	mov	r2, r0
 80092e6:	460b      	mov	r3, r1
 80092e8:	4640      	mov	r0, r8
 80092ea:	4649      	mov	r1, r9
 80092ec:	f7f7 f9b0 	bl	8000650 <__aeabi_dmul>
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	4620      	mov	r0, r4
 80092f6:	4629      	mov	r1, r5
 80092f8:	f7f6 fff8 	bl	80002ec <__adddf3>
 80092fc:	4603      	mov	r3, r0
 80092fe:	460c      	mov	r4, r1
 8009300:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 8009304:	e120      	b.n	8009548 <Robot_Update+0x900>
            }
            else // rear leg
            {
              dx=-ROBOT_LENGTH/2.*(cos_delta-1.)-(rho-ROBOT_WIDTH/2.)*sin_delta;
 8009306:	f04f 0200 	mov.w	r2, #0
 800930a:	4b5f      	ldr	r3, [pc, #380]	; (8009488 <Robot_Update+0x840>)
 800930c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009310:	f7f6 ffea 	bl	80002e8 <__aeabi_dsub>
 8009314:	4603      	mov	r3, r0
 8009316:	460c      	mov	r4, r1
 8009318:	4618      	mov	r0, r3
 800931a:	4621      	mov	r1, r4
 800931c:	a358      	add	r3, pc, #352	; (adr r3, 8009480 <Robot_Update+0x838>)
 800931e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009322:	f7f7 f995 	bl	8000650 <__aeabi_dmul>
 8009326:	4603      	mov	r3, r0
 8009328:	460c      	mov	r4, r1
 800932a:	4625      	mov	r5, r4
 800932c:	461c      	mov	r4, r3
 800932e:	f04f 0200 	mov.w	r2, #0
 8009332:	4b56      	ldr	r3, [pc, #344]	; (800948c <Robot_Update+0x844>)
 8009334:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009338:	f7f6 ffd6 	bl	80002e8 <__aeabi_dsub>
 800933c:	4602      	mov	r2, r0
 800933e:	460b      	mov	r3, r1
 8009340:	4610      	mov	r0, r2
 8009342:	4619      	mov	r1, r3
 8009344:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009348:	f7f7 f982 	bl	8000650 <__aeabi_dmul>
 800934c:	4602      	mov	r2, r0
 800934e:	460b      	mov	r3, r1
 8009350:	4620      	mov	r0, r4
 8009352:	4629      	mov	r1, r5
 8009354:	f7f6 ffc8 	bl	80002e8 <__aeabi_dsub>
 8009358:	4603      	mov	r3, r0
 800935a:	460c      	mov	r4, r1
 800935c:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=-ROBOT_LENGTH/2.*sin_delta+(rho-ROBOT_WIDTH/2.)*(cos_delta-1);
 8009360:	a347      	add	r3, pc, #284	; (adr r3, 8009480 <Robot_Update+0x838>)
 8009362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009366:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800936a:	f7f7 f971 	bl	8000650 <__aeabi_dmul>
 800936e:	4603      	mov	r3, r0
 8009370:	460c      	mov	r4, r1
 8009372:	4625      	mov	r5, r4
 8009374:	461c      	mov	r4, r3
 8009376:	f04f 0200 	mov.w	r2, #0
 800937a:	4b44      	ldr	r3, [pc, #272]	; (800948c <Robot_Update+0x844>)
 800937c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009380:	f7f6 ffb2 	bl	80002e8 <__aeabi_dsub>
 8009384:	4602      	mov	r2, r0
 8009386:	460b      	mov	r3, r1
 8009388:	4690      	mov	r8, r2
 800938a:	4699      	mov	r9, r3
 800938c:	f04f 0200 	mov.w	r2, #0
 8009390:	4b3d      	ldr	r3, [pc, #244]	; (8009488 <Robot_Update+0x840>)
 8009392:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009396:	f7f6 ffa7 	bl	80002e8 <__aeabi_dsub>
 800939a:	4602      	mov	r2, r0
 800939c:	460b      	mov	r3, r1
 800939e:	4640      	mov	r0, r8
 80093a0:	4649      	mov	r1, r9
 80093a2:	f7f7 f955 	bl	8000650 <__aeabi_dmul>
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4620      	mov	r0, r4
 80093ac:	4629      	mov	r1, r5
 80093ae:	f7f6 ff9d 	bl	80002ec <__adddf3>
 80093b2:	4603      	mov	r3, r0
 80093b4:	460c      	mov	r4, r1
 80093b6:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 80093ba:	e0c5      	b.n	8009548 <Robot_Update+0x900>
            } // front/rear leg
          }
          else // exterior leg
          {
            if(hleg_temp->front_flag) // front leg
 80093bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80093be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d067      	beq.n	8009494 <Robot_Update+0x84c>
            {
              dx=ROBOT_LENGTH/2.*(cos_delta-1.)-(rho+ROBOT_WIDTH/2.)*sin_delta;
 80093c4:	f04f 0200 	mov.w	r2, #0
 80093c8:	4b2f      	ldr	r3, [pc, #188]	; (8009488 <Robot_Update+0x840>)
 80093ca:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80093ce:	f7f6 ff8b 	bl	80002e8 <__aeabi_dsub>
 80093d2:	4603      	mov	r3, r0
 80093d4:	460c      	mov	r4, r1
 80093d6:	4618      	mov	r0, r3
 80093d8:	4621      	mov	r1, r4
 80093da:	f04f 0200 	mov.w	r2, #0
 80093de:	4b2c      	ldr	r3, [pc, #176]	; (8009490 <Robot_Update+0x848>)
 80093e0:	f7f7 f936 	bl	8000650 <__aeabi_dmul>
 80093e4:	4603      	mov	r3, r0
 80093e6:	460c      	mov	r4, r1
 80093e8:	4625      	mov	r5, r4
 80093ea:	461c      	mov	r4, r3
 80093ec:	f04f 0200 	mov.w	r2, #0
 80093f0:	4b26      	ldr	r3, [pc, #152]	; (800948c <Robot_Update+0x844>)
 80093f2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80093f6:	f7f6 ff79 	bl	80002ec <__adddf3>
 80093fa:	4602      	mov	r2, r0
 80093fc:	460b      	mov	r3, r1
 80093fe:	4610      	mov	r0, r2
 8009400:	4619      	mov	r1, r3
 8009402:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009406:	f7f7 f923 	bl	8000650 <__aeabi_dmul>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	4620      	mov	r0, r4
 8009410:	4629      	mov	r1, r5
 8009412:	f7f6 ff69 	bl	80002e8 <__aeabi_dsub>
 8009416:	4603      	mov	r3, r0
 8009418:	460c      	mov	r4, r1
 800941a:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=ROBOT_LENGTH/2.*sin_delta+(rho+ROBOT_WIDTH/2.)*(cos_delta-1);
 800941e:	f04f 0200 	mov.w	r2, #0
 8009422:	4b1b      	ldr	r3, [pc, #108]	; (8009490 <Robot_Update+0x848>)
 8009424:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009428:	f7f7 f912 	bl	8000650 <__aeabi_dmul>
 800942c:	4603      	mov	r3, r0
 800942e:	460c      	mov	r4, r1
 8009430:	4625      	mov	r5, r4
 8009432:	461c      	mov	r4, r3
 8009434:	f04f 0200 	mov.w	r2, #0
 8009438:	4b14      	ldr	r3, [pc, #80]	; (800948c <Robot_Update+0x844>)
 800943a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800943e:	f7f6 ff55 	bl	80002ec <__adddf3>
 8009442:	4602      	mov	r2, r0
 8009444:	460b      	mov	r3, r1
 8009446:	4690      	mov	r8, r2
 8009448:	4699      	mov	r9, r3
 800944a:	f04f 0200 	mov.w	r2, #0
 800944e:	4b0e      	ldr	r3, [pc, #56]	; (8009488 <Robot_Update+0x840>)
 8009450:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009454:	f7f6 ff48 	bl	80002e8 <__aeabi_dsub>
 8009458:	4602      	mov	r2, r0
 800945a:	460b      	mov	r3, r1
 800945c:	4640      	mov	r0, r8
 800945e:	4649      	mov	r1, r9
 8009460:	f7f7 f8f6 	bl	8000650 <__aeabi_dmul>
 8009464:	4602      	mov	r2, r0
 8009466:	460b      	mov	r3, r1
 8009468:	4620      	mov	r0, r4
 800946a:	4629      	mov	r1, r5
 800946c:	f7f6 ff3e 	bl	80002ec <__adddf3>
 8009470:	4603      	mov	r3, r0
 8009472:	460c      	mov	r4, r1
 8009474:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
 8009478:	e066      	b.n	8009548 <Robot_Update+0x900>
 800947a:	bf00      	nop
 800947c:	f3af 8000 	nop.w
 8009480:	00000000 	.word	0x00000000
 8009484:	c0544000 	.word	0xc0544000
 8009488:	3ff00000 	.word	0x3ff00000
 800948c:	404d4000 	.word	0x404d4000
 8009490:	40544000 	.word	0x40544000
            }
            else // rear leg
            {
              dx=-ROBOT_LENGTH/2.*(cos_delta-1.)-(rho+ROBOT_WIDTH/2.)*sin_delta;
 8009494:	f04f 0200 	mov.w	r2, #0
 8009498:	4bb1      	ldr	r3, [pc, #708]	; (8009760 <Robot_Update+0xb18>)
 800949a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800949e:	f7f6 ff23 	bl	80002e8 <__aeabi_dsub>
 80094a2:	4603      	mov	r3, r0
 80094a4:	460c      	mov	r4, r1
 80094a6:	4618      	mov	r0, r3
 80094a8:	4621      	mov	r1, r4
 80094aa:	a3a9      	add	r3, pc, #676	; (adr r3, 8009750 <Robot_Update+0xb08>)
 80094ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b0:	f7f7 f8ce 	bl	8000650 <__aeabi_dmul>
 80094b4:	4603      	mov	r3, r0
 80094b6:	460c      	mov	r4, r1
 80094b8:	4625      	mov	r5, r4
 80094ba:	461c      	mov	r4, r3
 80094bc:	f04f 0200 	mov.w	r2, #0
 80094c0:	4ba8      	ldr	r3, [pc, #672]	; (8009764 <Robot_Update+0xb1c>)
 80094c2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80094c6:	f7f6 ff11 	bl	80002ec <__adddf3>
 80094ca:	4602      	mov	r2, r0
 80094cc:	460b      	mov	r3, r1
 80094ce:	4610      	mov	r0, r2
 80094d0:	4619      	mov	r1, r3
 80094d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80094d6:	f7f7 f8bb 	bl	8000650 <__aeabi_dmul>
 80094da:	4602      	mov	r2, r0
 80094dc:	460b      	mov	r3, r1
 80094de:	4620      	mov	r0, r4
 80094e0:	4629      	mov	r1, r5
 80094e2:	f7f6 ff01 	bl	80002e8 <__aeabi_dsub>
 80094e6:	4603      	mov	r3, r0
 80094e8:	460c      	mov	r4, r1
 80094ea:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
              dy=-ROBOT_LENGTH/2.*sin_delta+(rho+ROBOT_WIDTH/2.)*(cos_delta-1);
 80094ee:	a398      	add	r3, pc, #608	; (adr r3, 8009750 <Robot_Update+0xb08>)
 80094f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094f4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80094f8:	f7f7 f8aa 	bl	8000650 <__aeabi_dmul>
 80094fc:	4603      	mov	r3, r0
 80094fe:	460c      	mov	r4, r1
 8009500:	4625      	mov	r5, r4
 8009502:	461c      	mov	r4, r3
 8009504:	f04f 0200 	mov.w	r2, #0
 8009508:	4b96      	ldr	r3, [pc, #600]	; (8009764 <Robot_Update+0xb1c>)
 800950a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800950e:	f7f6 feed 	bl	80002ec <__adddf3>
 8009512:	4602      	mov	r2, r0
 8009514:	460b      	mov	r3, r1
 8009516:	4690      	mov	r8, r2
 8009518:	4699      	mov	r9, r3
 800951a:	f04f 0200 	mov.w	r2, #0
 800951e:	4b90      	ldr	r3, [pc, #576]	; (8009760 <Robot_Update+0xb18>)
 8009520:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8009524:	f7f6 fee0 	bl	80002e8 <__aeabi_dsub>
 8009528:	4602      	mov	r2, r0
 800952a:	460b      	mov	r3, r1
 800952c:	4640      	mov	r0, r8
 800952e:	4649      	mov	r1, r9
 8009530:	f7f7 f88e 	bl	8000650 <__aeabi_dmul>
 8009534:	4602      	mov	r2, r0
 8009536:	460b      	mov	r3, r1
 8009538:	4620      	mov	r0, r4
 800953a:	4629      	mov	r1, r5
 800953c:	f7f6 fed6 	bl	80002ec <__adddf3>
 8009540:	4603      	mov	r3, r0
 8009542:	460c      	mov	r4, r1
 8009544:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
            } // front/rear leg
          } // interior/exterior leg
        } // right/left turn
        Leg_SetPos(robot.hlegs_rtab[i], robot.hlegs_rtab[i]->current_x-dx, robot.hlegs_rtab[i]->current_y-dy, robot.hlegs_rtab[i]->start_z);
 8009548:	4a87      	ldr	r2, [pc, #540]	; (8009768 <Robot_Update+0xb20>)
 800954a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800954c:	3312      	adds	r3, #18
 800954e:	009b      	lsls	r3, r3, #2
 8009550:	4413      	add	r3, r2
 8009552:	685c      	ldr	r4, [r3, #4]
 8009554:	4a84      	ldr	r2, [pc, #528]	; (8009768 <Robot_Update+0xb20>)
 8009556:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009558:	3312      	adds	r3, #18
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	4413      	add	r3, r2
 800955e:	685b      	ldr	r3, [r3, #4]
 8009560:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8009564:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8009568:	f7f6 febe 	bl	80002e8 <__aeabi_dsub>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	ec43 2b18 	vmov	d8, r2, r3
 8009574:	4a7c      	ldr	r2, [pc, #496]	; (8009768 <Robot_Update+0xb20>)
 8009576:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009578:	3312      	adds	r3, #18
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	4413      	add	r3, r2
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8009584:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8009588:	f7f6 feae 	bl	80002e8 <__aeabi_dsub>
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	ec43 2b16 	vmov	d6, r2, r3
 8009594:	4a74      	ldr	r2, [pc, #464]	; (8009768 <Robot_Update+0xb20>)
 8009596:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009598:	3312      	adds	r3, #18
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	4413      	add	r3, r2
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 80095a4:	eeb0 2a47 	vmov.f32	s4, s14
 80095a8:	eef0 2a67 	vmov.f32	s5, s15
 80095ac:	eeb0 1a46 	vmov.f32	s2, s12
 80095b0:	eef0 1a66 	vmov.f32	s3, s13
 80095b4:	eeb0 0a48 	vmov.f32	s0, s16
 80095b8:	eef0 0a68 	vmov.f32	s1, s17
 80095bc:	4620      	mov	r0, r4
 80095be:	f7fc fac7 	bl	8005b50 <Leg_SetPos>
    for(i=0;i<ROBOT_NBLEGS-1;i++)
 80095c2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80095c4:	3301      	adds	r3, #1
 80095c6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80095c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80095ca:	2b02      	cmp	r3, #2
 80095cc:	f77f ac42 	ble.w	8008e54 <Robot_Update+0x20c>
      } // stright line or curve
    } // leg iterator


    // move returning leg
    u=hleg_returning->current_x-robot.mech_Ax;
 80095d0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80095d2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 80095d6:	4b64      	ldr	r3, [pc, #400]	; (8009768 <Robot_Update+0xb20>)
 80095d8:	e9d3 342a 	ldrd	r3, r4, [r3, #168]	; 0xa8
 80095dc:	461a      	mov	r2, r3
 80095de:	4623      	mov	r3, r4
 80095e0:	f7f6 fe82 	bl	80002e8 <__aeabi_dsub>
 80095e4:	4603      	mov	r3, r0
 80095e6:	460c      	mov	r4, r1
 80095e8:	e9c7 3406 	strd	r3, r4, [r7, #24]
    v=hleg_returning->current_y-robot.mech_Ay;
 80095ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80095ee:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80095f2:	4b5d      	ldr	r3, [pc, #372]	; (8009768 <Robot_Update+0xb20>)
 80095f4:	e9d3 342c 	ldrd	r3, r4, [r3, #176]	; 0xb0
 80095f8:	461a      	mov	r2, r3
 80095fa:	4623      	mov	r3, r4
 80095fc:	f7f6 fe74 	bl	80002e8 <__aeabi_dsub>
 8009600:	4603      	mov	r3, r0
 8009602:	460c      	mov	r4, r1
 8009604:	e9c7 3404 	strd	r3, r4, [r7, #16]
    dz=30.0*sqrt(sin((1.*robot.remsteps_before_return)/(1.*robot.steps_before_return)*M_PI));
 8009608:	4b57      	ldr	r3, [pc, #348]	; (8009768 <Robot_Update+0xb20>)
 800960a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800960e:	4618      	mov	r0, r3
 8009610:	f7f6 ffb8 	bl	8000584 <__aeabi_i2d>
 8009614:	4604      	mov	r4, r0
 8009616:	460d      	mov	r5, r1
 8009618:	4b53      	ldr	r3, [pc, #332]	; (8009768 <Robot_Update+0xb20>)
 800961a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800961e:	4618      	mov	r0, r3
 8009620:	f7f6 ffb0 	bl	8000584 <__aeabi_i2d>
 8009624:	4602      	mov	r2, r0
 8009626:	460b      	mov	r3, r1
 8009628:	4620      	mov	r0, r4
 800962a:	4629      	mov	r1, r5
 800962c:	f7f7 f93a 	bl	80008a4 <__aeabi_ddiv>
 8009630:	4603      	mov	r3, r0
 8009632:	460c      	mov	r4, r1
 8009634:	4618      	mov	r0, r3
 8009636:	4621      	mov	r1, r4
 8009638:	a347      	add	r3, pc, #284	; (adr r3, 8009758 <Robot_Update+0xb10>)
 800963a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800963e:	f7f7 f807 	bl	8000650 <__aeabi_dmul>
 8009642:	4603      	mov	r3, r0
 8009644:	460c      	mov	r4, r1
 8009646:	ec44 3b17 	vmov	d7, r3, r4
 800964a:	eeb0 0a47 	vmov.f32	s0, s14
 800964e:	eef0 0a67 	vmov.f32	s1, s15
 8009652:	f003 fd09 	bl	800d068 <sin>
 8009656:	eeb0 7a40 	vmov.f32	s14, s0
 800965a:	eef0 7a60 	vmov.f32	s15, s1
 800965e:	eeb0 0a47 	vmov.f32	s0, s14
 8009662:	eef0 0a67 	vmov.f32	s1, s15
 8009666:	f003 fdf7 	bl	800d258 <sqrt>
 800966a:	ec51 0b10 	vmov	r0, r1, d0
 800966e:	f04f 0200 	mov.w	r2, #0
 8009672:	4b3e      	ldr	r3, [pc, #248]	; (800976c <Robot_Update+0xb24>)
 8009674:	f7f6 ffec 	bl	8000650 <__aeabi_dmul>
 8009678:	4603      	mov	r3, r0
 800967a:	460c      	mov	r4, r1
 800967c:	e9c7 3402 	strd	r3, r4, [r7, #8]
    // DEBUG 200521 : watch returning leg height
    robot.ret_dz=dz;
 8009680:	4a39      	ldr	r2, [pc, #228]	; (8009768 <Robot_Update+0xb20>)
 8009682:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8009686:	e9c2 34ae 	strd	r3, r4, [r2, #696]	; 0x2b8
    // END DEBUG
    Leg_SetPos(hleg_returning, hleg_returning->current_x-u/robot.remsteps_before_return, hleg_returning->current_y-v/robot.remsteps_before_return, hleg_returning->start_z-dz);
 800968a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800968c:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8009690:	4b35      	ldr	r3, [pc, #212]	; (8009768 <Robot_Update+0xb20>)
 8009692:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8009696:	4618      	mov	r0, r3
 8009698:	f7f6 ff74 	bl	8000584 <__aeabi_i2d>
 800969c:	4602      	mov	r2, r0
 800969e:	460b      	mov	r3, r1
 80096a0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80096a4:	f7f7 f8fe 	bl	80008a4 <__aeabi_ddiv>
 80096a8:	4602      	mov	r2, r0
 80096aa:	460b      	mov	r3, r1
 80096ac:	4620      	mov	r0, r4
 80096ae:	4629      	mov	r1, r5
 80096b0:	f7f6 fe1a 	bl	80002e8 <__aeabi_dsub>
 80096b4:	4603      	mov	r3, r0
 80096b6:	460c      	mov	r4, r1
 80096b8:	ec44 3b18 	vmov	d8, r3, r4
 80096bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80096be:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80096c2:	4b29      	ldr	r3, [pc, #164]	; (8009768 <Robot_Update+0xb20>)
 80096c4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 80096c8:	4618      	mov	r0, r3
 80096ca:	f7f6 ff5b 	bl	8000584 <__aeabi_i2d>
 80096ce:	4602      	mov	r2, r0
 80096d0:	460b      	mov	r3, r1
 80096d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80096d6:	f7f7 f8e5 	bl	80008a4 <__aeabi_ddiv>
 80096da:	4602      	mov	r2, r0
 80096dc:	460b      	mov	r3, r1
 80096de:	4620      	mov	r0, r4
 80096e0:	4629      	mov	r1, r5
 80096e2:	f7f6 fe01 	bl	80002e8 <__aeabi_dsub>
 80096e6:	4603      	mov	r3, r0
 80096e8:	460c      	mov	r4, r1
 80096ea:	ec44 3b19 	vmov	d9, r3, r4
 80096ee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80096f0:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80096f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80096f8:	f7f6 fdf6 	bl	80002e8 <__aeabi_dsub>
 80096fc:	4603      	mov	r3, r0
 80096fe:	460c      	mov	r4, r1
 8009700:	ec44 3b17 	vmov	d7, r3, r4
 8009704:	eeb0 2a47 	vmov.f32	s4, s14
 8009708:	eef0 2a67 	vmov.f32	s5, s15
 800970c:	eeb0 1a49 	vmov.f32	s2, s18
 8009710:	eef0 1a69 	vmov.f32	s3, s19
 8009714:	eeb0 0a48 	vmov.f32	s0, s16
 8009718:	eef0 0a68 	vmov.f32	s1, s17
 800971c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800971e:	f7fc fa17 	bl	8005b50 <Leg_SetPos>
  }

  if (tim13_nb >50)
 8009722:	4b13      	ldr	r3, [pc, #76]	; (8009770 <Robot_Update+0xb28>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	2b32      	cmp	r3, #50	; 0x32
 8009728:	dd06      	ble.n	8009738 <Robot_Update+0xaf0>
  {
    tim13_nb=0;
 800972a:	4b11      	ldr	r3, [pc, #68]	; (8009770 <Robot_Update+0xb28>)
 800972c:	2200      	movs	r2, #0
 800972e:	601a      	str	r2, [r3, #0]
    HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8009730:	2101      	movs	r1, #1
 8009732:	4810      	ldr	r0, [pc, #64]	; (8009774 <Robot_Update+0xb2c>)
 8009734:	f7f8 fdc7 	bl	80022c6 <HAL_GPIO_TogglePin>
  }
  tim13_nb++;
 8009738:	4b0d      	ldr	r3, [pc, #52]	; (8009770 <Robot_Update+0xb28>)
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	3301      	adds	r3, #1
 800973e:	4a0c      	ldr	r2, [pc, #48]	; (8009770 <Robot_Update+0xb28>)
 8009740:	6013      	str	r3, [r2, #0]
}
 8009742:	bf00      	nop
 8009744:	3780      	adds	r7, #128	; 0x80
 8009746:	46bd      	mov	sp, r7
 8009748:	ecbd 8b04 	vpop	{d8-d9}
 800974c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009750:	00000000 	.word	0x00000000
 8009754:	c0544000 	.word	0xc0544000
 8009758:	54442d18 	.word	0x54442d18
 800975c:	400921fb 	.word	0x400921fb
 8009760:	3ff00000 	.word	0x3ff00000
 8009764:	404d4000 	.word	0x404d4000
 8009768:	200035e8 	.word	0x200035e8
 800976c:	403e0000 	.word	0x403e0000
 8009770:	2000032c 	.word	0x2000032c
 8009774:	40021c00 	.word	0x40021c00

08009778 <HAL_UART_ErrorCallback>:

/**********************************************************
 *
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b082      	sub	sp, #8
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  static int id = 0;
  for(id=0;id!=serial_counter;++id)
 8009780:	4b20      	ldr	r3, [pc, #128]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 8009782:	2200      	movs	r2, #0
 8009784:	601a      	str	r2, [r3, #0]
 8009786:	e032      	b.n	80097ee <HAL_UART_ErrorCallback+0x76>
  {
    if(hserial_table[id]->huart == huart)
 8009788:	4b1e      	ldr	r3, [pc, #120]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	4a1e      	ldr	r2, [pc, #120]	; (8009808 <HAL_UART_ErrorCallback+0x90>)
 800978e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009792:	681a      	ldr	r2, [r3, #0]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	429a      	cmp	r2, r3
 8009798:	d124      	bne.n	80097e4 <HAL_UART_ErrorCallback+0x6c>
    {
      hserial_table[id]->rx_tail_ptr = hserial_table[id]->rx_circular_buffer;
 800979a:	4b1a      	ldr	r3, [pc, #104]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a1a      	ldr	r2, [pc, #104]	; (8009808 <HAL_UART_ErrorCallback+0x90>)
 80097a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097a4:	4a17      	ldr	r2, [pc, #92]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 80097a6:	6812      	ldr	r2, [r2, #0]
 80097a8:	4917      	ldr	r1, [pc, #92]	; (8009808 <HAL_UART_ErrorCallback+0x90>)
 80097aa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80097ae:	f502 5202 	add.w	r2, r2, #8320	; 0x2080
 80097b2:	3210      	adds	r2, #16
 80097b4:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 80097b8:	3310      	adds	r3, #16
 80097ba:	601a      	str	r2, [r3, #0]
      HAL_UART_Receive_DMA(hserial_table[id]->huart, hserial_table[id]->rx_circular_buffer,size_of_rx_circular_buffer);
 80097bc:	4b11      	ldr	r3, [pc, #68]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a11      	ldr	r2, [pc, #68]	; (8009808 <HAL_UART_ErrorCallback+0x90>)
 80097c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097c6:	6818      	ldr	r0, [r3, #0]
 80097c8:	4b0e      	ldr	r3, [pc, #56]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	4a0e      	ldr	r2, [pc, #56]	; (8009808 <HAL_UART_ErrorCallback+0x90>)
 80097ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097d2:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80097d6:	3310      	adds	r3, #16
 80097d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80097dc:	4619      	mov	r1, r3
 80097de:	f7fb f8db 	bl	8004998 <HAL_UART_Receive_DMA>
       break;
 80097e2:	e00b      	b.n	80097fc <HAL_UART_ErrorCallback+0x84>
  for(id=0;id!=serial_counter;++id)
 80097e4:	4b07      	ldr	r3, [pc, #28]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	3301      	adds	r3, #1
 80097ea:	4a06      	ldr	r2, [pc, #24]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 80097ec:	6013      	str	r3, [r2, #0]
 80097ee:	4b05      	ldr	r3, [pc, #20]	; (8009804 <HAL_UART_ErrorCallback+0x8c>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	461a      	mov	r2, r3
 80097f4:	4b05      	ldr	r3, [pc, #20]	; (800980c <HAL_UART_ErrorCallback+0x94>)
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	429a      	cmp	r2, r3
 80097fa:	d1c5      	bne.n	8009788 <HAL_UART_ErrorCallback+0x10>
    }
  }
}
 80097fc:	bf00      	nop
 80097fe:	3708      	adds	r7, #8
 8009800:	46bd      	mov	sp, r7
 8009802:	bd80      	pop	{r7, pc}
 8009804:	2000033c 	.word	0x2000033c
 8009808:	20000330 	.word	0x20000330
 800980c:	20000338 	.word	0x20000338

08009810 <HAL_Serial_Init>:

/**********************************************************
 *
 */
void HAL_Serial_Init(UART_HandleTypeDef * huart, HAL_Serial_Handler * hserial)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	6039      	str	r1, [r7, #0]
    // register this handle
    hserial_table[serial_counter++]=hserial;
 800981a:	4b1b      	ldr	r3, [pc, #108]	; (8009888 <HAL_Serial_Init+0x78>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	1c5a      	adds	r2, r3, #1
 8009820:	4919      	ldr	r1, [pc, #100]	; (8009888 <HAL_Serial_Init+0x78>)
 8009822:	600a      	str	r2, [r1, #0]
 8009824:	4919      	ldr	r1, [pc, #100]	; (800988c <HAL_Serial_Init+0x7c>)
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    hserial->huart = huart;
 800982c:	683b      	ldr	r3, [r7, #0]
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	601a      	str	r2, [r3, #0]

    // reset tx fifo pool buffer
    hserial->tx_head_position = 0;
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009838:	3304      	adds	r3, #4
 800983a:	2200      	movs	r2, #0
 800983c:	601a      	str	r2, [r3, #0]
    hserial->tx_tail_position = 0;
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009844:	3308      	adds	r3, #8
 8009846:	2200      	movs	r2, #0
 8009848:	601a      	str	r2, [r3, #0]
    hserial->tx_dma = 0;
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009850:	330c      	adds	r3, #12
 8009852:	2200      	movs	r2, #0
 8009854:	601a      	str	r2, [r3, #0]

    // reset rx circular buffer
    hserial->rx_tail_ptr = hserial->rx_circular_buffer;
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	f503 5202 	add.w	r2, r3, #8320	; 0x2080
 800985c:	3210      	adds	r2, #16
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8009864:	3310      	adds	r3, #16
 8009866:	601a      	str	r2, [r3, #0]

    // start rx DMA
    HAL_UART_Receive_DMA(hserial->huart, hserial->rx_circular_buffer,size_of_rx_circular_buffer);
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	6818      	ldr	r0, [r3, #0]
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009872:	3310      	adds	r3, #16
 8009874:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009878:	4619      	mov	r1, r3
 800987a:	f7fb f88d 	bl	8004998 <HAL_UART_Receive_DMA>
}
 800987e:	bf00      	nop
 8009880:	3708      	adds	r7, #8
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	20000338 	.word	0x20000338
 800988c:	20000330 	.word	0x20000330

08009890 <HAL_Serial_Read>:

/**********************************************************
 *
 */
int HAL_Serial_Read(HAL_Serial_Handler * hserial, uint8_t * ptr, int len )
{
 8009890:	b480      	push	{r7}
 8009892:	b087      	sub	sp, #28
 8009894:	af00      	add	r7, sp, #0
 8009896:	60f8      	str	r0, [r7, #12]
 8009898:	60b9      	str	r1, [r7, #8]
 800989a:	607a      	str	r2, [r7, #4]
    if(hserial->huart == 0)
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d101      	bne.n	80098a8 <HAL_Serial_Read+0x18>
        return 0;
 80098a4:	2300      	movs	r3, #0
 80098a6:	e04a      	b.n	800993e <HAL_Serial_Read+0xae>
    uint8_t const * head = hserial->rx_circular_buffer + size_of_rx_circular_buffer - __HAL_DMA_GET_COUNTER(hserial->huart->hdmarx);
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80098ae:	3310      	adds	r3, #16
 80098b0:	68fa      	ldr	r2, [r7, #12]
 80098b2:	6812      	ldr	r2, [r2, #0]
 80098b4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80098b6:	6812      	ldr	r2, [r2, #0]
 80098b8:	6852      	ldr	r2, [r2, #4]
 80098ba:	f5c2 6200 	rsb	r2, r2, #2048	; 0x800
 80098be:	4413      	add	r3, r2
 80098c0:	613b      	str	r3, [r7, #16]
    int counter = 0;
 80098c2:	2300      	movs	r3, #0
 80098c4:	617b      	str	r3, [r7, #20]
    while(counter!=len)
 80098c6:	e035      	b.n	8009934 <HAL_Serial_Read+0xa4>
    {
        if(head==hserial->rx_tail_ptr)
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 80098ce:	3310      	adds	r3, #16
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	429a      	cmp	r2, r3
 80098d6:	d101      	bne.n	80098dc <HAL_Serial_Read+0x4c>
            return counter;
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	e030      	b.n	800993e <HAL_Serial_Read+0xae>
        *ptr++=*hserial->rx_tail_ptr++;
 80098dc:	68ba      	ldr	r2, [r7, #8]
 80098de:	1c53      	adds	r3, r2, #1
 80098e0:	60bb      	str	r3, [r7, #8]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 80098e8:	3310      	adds	r3, #16
 80098ea:	6819      	ldr	r1, [r3, #0]
 80098ec:	1c48      	adds	r0, r1, #1
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 80098f4:	3310      	adds	r3, #16
 80098f6:	6018      	str	r0, [r3, #0]
 80098f8:	780b      	ldrb	r3, [r1, #0]
 80098fa:	7013      	strb	r3, [r2, #0]
        if(hserial->rx_tail_ptr>=hserial->rx_circular_buffer + size_of_rx_circular_buffer)
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 8009902:	3310      	adds	r3, #16
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 800990c:	3310      	adds	r3, #16
 800990e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009912:	429a      	cmp	r2, r3
 8009914:	d30b      	bcc.n	800992e <HAL_Serial_Read+0x9e>
            hserial->rx_tail_ptr-=size_of_rx_circular_buffer;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 800991c:	3310      	adds	r3, #16
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	f5a3 6200 	sub.w	r2, r3, #2048	; 0x800
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f503 5322 	add.w	r3, r3, #10368	; 0x2880
 800992a:	3310      	adds	r3, #16
 800992c:	601a      	str	r2, [r3, #0]
        ++counter;
 800992e:	697b      	ldr	r3, [r7, #20]
 8009930:	3301      	adds	r3, #1
 8009932:	617b      	str	r3, [r7, #20]
    while(counter!=len)
 8009934:	697a      	ldr	r2, [r7, #20]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	429a      	cmp	r2, r3
 800993a:	d1c5      	bne.n	80098c8 <HAL_Serial_Read+0x38>
    }
    return counter;
 800993c:	697b      	ldr	r3, [r7, #20]
}
 800993e:	4618      	mov	r0, r3
 8009940:	371c      	adds	r7, #28
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr

0800994a <HAL_Serial_Write>:

/**********************************************************
 *
 */
int HAL_Serial_Write(HAL_Serial_Handler * hserial, uint8_t const * ptr, int len )
{
 800994a:	b590      	push	{r4, r7, lr}
 800994c:	b087      	sub	sp, #28
 800994e:	af00      	add	r7, sp, #0
 8009950:	60f8      	str	r0, [r7, #12]
 8009952:	60b9      	str	r1, [r7, #8]
 8009954:	607a      	str	r2, [r7, #4]
    if(hserial->huart == 0)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d101      	bne.n	8009962 <HAL_Serial_Write+0x18>
        return 0;
 800995e:	2300      	movs	r3, #0
 8009960:	e06a      	b.n	8009a38 <HAL_Serial_Write+0xee>

    // copy user data into the head tx buffer into tx pool, inc tx pool head
    hserial->tx_buffer_pool[hserial->tx_head_position].length = len;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009968:	3304      	adds	r3, #4
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	6879      	ldr	r1, [r7, #4]
 800996e:	68f8      	ldr	r0, [r7, #12]
 8009970:	4613      	mov	r3, r2
 8009972:	019b      	lsls	r3, r3, #6
 8009974:	4413      	add	r3, r2
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	4403      	add	r3, r0
 800997a:	f503 7382 	add.w	r3, r3, #260	; 0x104
 800997e:	6019      	str	r1, [r3, #0]
    uint8_t * dst = hserial->tx_buffer_pool[hserial->tx_head_position].data;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009986:	3304      	adds	r3, #4
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	4613      	mov	r3, r2
 800998c:	019b      	lsls	r3, r3, #6
 800998e:	4413      	add	r3, r2
 8009990:	009b      	lsls	r3, r3, #2
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	4413      	add	r3, r2
 8009996:	3304      	adds	r3, #4
 8009998:	617b      	str	r3, [r7, #20]
    memcpy(dst,ptr,len);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	461a      	mov	r2, r3
 800999e:	68b9      	ldr	r1, [r7, #8]
 80099a0:	6978      	ldr	r0, [r7, #20]
 80099a2:	f001 ff79 	bl	800b898 <memcpy>
    hserial->tx_head_position = (hserial->tx_head_position + 1 ) % size_of_tx_pool;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80099ac:	3304      	adds	r3, #4
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3301      	adds	r3, #1
 80099b2:	f003 021f 	and.w	r2, r3, #31
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80099bc:	3304      	adds	r3, #4
 80099be:	601a      	str	r2, [r3, #0]

    // if no tx dma running, start tx dma
    if(hserial->tx_dma==0)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80099c6:	330c      	adds	r3, #12
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d133      	bne.n	8009a36 <HAL_Serial_Write+0xec>
    {
      // set tx dma running
        hserial->tx_dma=1;
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80099d4:	330c      	adds	r3, #12
 80099d6:	2201      	movs	r2, #1
 80099d8:	601a      	str	r2, [r3, #0]
        // transmit serial internal tx buffer using DMA if no DMA running
        //HAL_StatusTypeDef result = 0;
        //do
        //{
          //result =
          HAL_UART_Transmit_DMA(
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	6818      	ldr	r0, [r3, #0]
              hserial->huart,
          hserial->tx_buffer_pool[hserial->tx_tail_position].data,
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80099e4:	3308      	adds	r3, #8
 80099e6:	681a      	ldr	r2, [r3, #0]
 80099e8:	4613      	mov	r3, r2
 80099ea:	019b      	lsls	r3, r3, #6
 80099ec:	4413      	add	r3, r2
 80099ee:	009b      	lsls	r3, r3, #2
 80099f0:	68fa      	ldr	r2, [r7, #12]
 80099f2:	4413      	add	r3, r2
 80099f4:	1d1c      	adds	r4, r3, #4
          hserial->tx_buffer_pool[hserial->tx_tail_position].length
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 80099fc:	3308      	adds	r3, #8
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	68f9      	ldr	r1, [r7, #12]
 8009a02:	4613      	mov	r3, r2
 8009a04:	019b      	lsls	r3, r3, #6
 8009a06:	4413      	add	r3, r2
 8009a08:	009b      	lsls	r3, r3, #2
 8009a0a:	440b      	add	r3, r1
 8009a0c:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8009a10:	681b      	ldr	r3, [r3, #0]
          HAL_UART_Transmit_DMA(
 8009a12:	b29b      	uxth	r3, r3
 8009a14:	461a      	mov	r2, r3
 8009a16:	4621      	mov	r1, r4
 8009a18:	f7fa ff52 	bl	80048c0 <HAL_UART_Transmit_DMA>
          );
        //}
        //while(result!=HAL_OK);
        hserial->tx_tail_position = (hserial->tx_tail_position + 1 ) % size_of_tx_pool;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009a22:	3308      	adds	r3, #8
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	3301      	adds	r3, #1
 8009a28:	f003 021f 	and.w	r2, r3, #31
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009a32:	3308      	adds	r3, #8
 8009a34:	601a      	str	r2, [r3, #0]
    }
    else
    {
      // end of tx dma callback will start next tx dma
    }
    return len;
 8009a36:	687b      	ldr	r3, [r7, #4]
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	371c      	adds	r7, #28
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd90      	pop	{r4, r7, pc}

08009a40 <HAL_UART_TxCpltCallback>:

/**********************************************************
 *
 */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009a40:	b590      	push	{r4, r7, lr}
 8009a42:	b083      	sub	sp, #12
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
  static int id = 0;
  for(id=0;id!=serial_counter;++id)
 8009a48:	4b49      	ldr	r3, [pc, #292]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	601a      	str	r2, [r3, #0]
 8009a4e:	e082      	b.n	8009b56 <HAL_UART_TxCpltCallback+0x116>
  {
    if(hserial_table[id]->huart == huart && hserial_table[id]->tx_dma == 1)
 8009a50:	4b47      	ldr	r3, [pc, #284]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4a47      	ldr	r2, [pc, #284]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a5a:	681a      	ldr	r2, [r3, #0]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d174      	bne.n	8009b4c <HAL_UART_TxCpltCallback+0x10c>
 8009a62:	4b43      	ldr	r3, [pc, #268]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a43      	ldr	r2, [pc, #268]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a6c:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009a70:	330c      	adds	r3, #12
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d169      	bne.n	8009b4c <HAL_UART_TxCpltCallback+0x10c>
    {
      // tx buffer from pool waiting for transmission ?
      if(hserial_table[id]->tx_head_position!=hserial_table[id]->tx_tail_position)
 8009a78:	4b3d      	ldr	r3, [pc, #244]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a3d      	ldr	r2, [pc, #244]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a82:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009a86:	3304      	adds	r3, #4
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	4b39      	ldr	r3, [pc, #228]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	4939      	ldr	r1, [pc, #228]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009a90:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009a94:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009a98:	3308      	adds	r3, #8
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	429a      	cmp	r2, r3
 8009a9e:	d04a      	beq.n	8009b36 <HAL_UART_TxCpltCallback+0xf6>
        //HAL_StatusTypeDef result = 0;
        //do
        //{
        //result =
        HAL_UART_Transmit_DMA(
              hserial_table[id]->huart,
 8009aa0:	4b33      	ldr	r3, [pc, #204]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	4a33      	ldr	r2, [pc, #204]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009aa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
        HAL_UART_Transmit_DMA(
 8009aaa:	6818      	ldr	r0, [r3, #0]
              hserial_table[id]->tx_buffer_pool[hserial_table[id]->tx_tail_position].data,
 8009aac:	4b30      	ldr	r3, [pc, #192]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	4a30      	ldr	r2, [pc, #192]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009ab2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009ab6:	4b2e      	ldr	r3, [pc, #184]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	4a2e      	ldr	r2, [pc, #184]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ac0:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009ac4:	3308      	adds	r3, #8
 8009ac6:	681a      	ldr	r2, [r3, #0]
 8009ac8:	4613      	mov	r3, r2
 8009aca:	019b      	lsls	r3, r3, #6
 8009acc:	4413      	add	r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	440b      	add	r3, r1
 8009ad2:	1d1c      	adds	r4, r3, #4
              hserial_table[id]->tx_buffer_pool[hserial_table[id]->tx_tail_position].length
 8009ad4:	4b26      	ldr	r3, [pc, #152]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a26      	ldr	r2, [pc, #152]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009ada:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009ade:	4b24      	ldr	r3, [pc, #144]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	4a24      	ldr	r2, [pc, #144]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009ae8:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009aec:	3308      	adds	r3, #8
 8009aee:	681a      	ldr	r2, [r3, #0]
 8009af0:	4613      	mov	r3, r2
 8009af2:	019b      	lsls	r3, r3, #6
 8009af4:	4413      	add	r3, r2
 8009af6:	009b      	lsls	r3, r3, #2
 8009af8:	440b      	add	r3, r1
 8009afa:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8009afe:	681b      	ldr	r3, [r3, #0]
        HAL_UART_Transmit_DMA(
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	461a      	mov	r2, r3
 8009b04:	4621      	mov	r1, r4
 8009b06:	f7fa fedb 	bl	80048c0 <HAL_UART_Transmit_DMA>
              );
            //}
            //while(result!=HAL_OK);

        // inc tail
        hserial_table[id]->tx_tail_position = (hserial_table[id]->tx_tail_position + 1 ) % size_of_tx_pool;
 8009b0a:	4b19      	ldr	r3, [pc, #100]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	4a19      	ldr	r2, [pc, #100]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009b10:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009b14:	4b16      	ldr	r3, [pc, #88]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	4a16      	ldr	r2, [pc, #88]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009b1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b1e:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009b22:	3308      	adds	r3, #8
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	3301      	adds	r3, #1
 8009b28:	f003 021f 	and.w	r2, r3, #31
 8009b2c:	f501 5302 	add.w	r3, r1, #8320	; 0x2080
 8009b30:	3308      	adds	r3, #8
 8009b32:	601a      	str	r2, [r3, #0]
      else
      {
        // reset tx dma
        hserial_table[id]->tx_dma = 0;
      }
      break;
 8009b34:	e017      	b.n	8009b66 <HAL_UART_TxCpltCallback+0x126>
        hserial_table[id]->tx_dma = 0;
 8009b36:	4b0e      	ldr	r3, [pc, #56]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a0e      	ldr	r2, [pc, #56]	; (8009b74 <HAL_UART_TxCpltCallback+0x134>)
 8009b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b40:	f503 5302 	add.w	r3, r3, #8320	; 0x2080
 8009b44:	330c      	adds	r3, #12
 8009b46:	2200      	movs	r2, #0
 8009b48:	601a      	str	r2, [r3, #0]
      break;
 8009b4a:	e00c      	b.n	8009b66 <HAL_UART_TxCpltCallback+0x126>
  for(id=0;id!=serial_counter;++id)
 8009b4c:	4b08      	ldr	r3, [pc, #32]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	3301      	adds	r3, #1
 8009b52:	4a07      	ldr	r2, [pc, #28]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009b54:	6013      	str	r3, [r2, #0]
 8009b56:	4b06      	ldr	r3, [pc, #24]	; (8009b70 <HAL_UART_TxCpltCallback+0x130>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	4b06      	ldr	r3, [pc, #24]	; (8009b78 <HAL_UART_TxCpltCallback+0x138>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	f47f af75 	bne.w	8009a50 <HAL_UART_TxCpltCallback+0x10>
    }
  }
}
 8009b66:	bf00      	nop
 8009b68:	370c      	adds	r7, #12
 8009b6a:	46bd      	mov	sp, r7
 8009b6c:	bd90      	pop	{r4, r7, pc}
 8009b6e:	bf00      	nop
 8009b70:	20000340 	.word	0x20000340
 8009b74:	20000330 	.word	0x20000330
 8009b78:	20000338 	.word	0x20000338

08009b7c <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b087      	sub	sp, #28
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	60f8      	str	r0, [r7, #12]
 8009b84:	60b9      	str	r1, [r7, #8]
 8009b86:	607a      	str	r2, [r7, #4]
  int div = 1;
 8009b88:	2301      	movs	r3, #1
 8009b8a:	617b      	str	r3, [r7, #20]
  while (d/div >= base)
 8009b8c:	e004      	b.n	8009b98 <ts_itoa+0x1c>
    div *= base;
 8009b8e:	697b      	ldr	r3, [r7, #20]
 8009b90:	687a      	ldr	r2, [r7, #4]
 8009b92:	fb02 f303 	mul.w	r3, r2, r3
 8009b96:	617b      	str	r3, [r7, #20]
  while (d/div >= base)
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	68ba      	ldr	r2, [r7, #8]
 8009b9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	429a      	cmp	r2, r3
 8009ba4:	d2f3      	bcs.n	8009b8e <ts_itoa+0x12>

  while (div != 0)
 8009ba6:	e029      	b.n	8009bfc <ts_itoa+0x80>
  {
    int num = d/div;
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	68ba      	ldr	r2, [r7, #8]
 8009bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009bb0:	613b      	str	r3, [r7, #16]
    d = d%div;
 8009bb2:	697a      	ldr	r2, [r7, #20]
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009bba:	fb02 f201 	mul.w	r2, r2, r1
 8009bbe:	1a9b      	subs	r3, r3, r2
 8009bc0:	60bb      	str	r3, [r7, #8]
    div /= base;
 8009bc2:	697a      	ldr	r2, [r7, #20]
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	fb92 f3f3 	sdiv	r3, r2, r3
 8009bca:	617b      	str	r3, [r7, #20]
    if (num > 9)
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	2b09      	cmp	r3, #9
 8009bd0:	dd0a      	ble.n	8009be8 <ts_itoa+0x6c>
      *((*buf)++) = (num-10) + 'A';
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	1c59      	adds	r1, r3, #1
 8009bd8:	68fa      	ldr	r2, [r7, #12]
 8009bda:	6011      	str	r1, [r2, #0]
 8009bdc:	693a      	ldr	r2, [r7, #16]
 8009bde:	b2d2      	uxtb	r2, r2
 8009be0:	3237      	adds	r2, #55	; 0x37
 8009be2:	b2d2      	uxtb	r2, r2
 8009be4:	701a      	strb	r2, [r3, #0]
 8009be6:	e009      	b.n	8009bfc <ts_itoa+0x80>
    else
      *((*buf)++) = num + '0';
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	1c59      	adds	r1, r3, #1
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	6011      	str	r1, [r2, #0]
 8009bf2:	693a      	ldr	r2, [r7, #16]
 8009bf4:	b2d2      	uxtb	r2, r2
 8009bf6:	3230      	adds	r2, #48	; 0x30
 8009bf8:	b2d2      	uxtb	r2, r2
 8009bfa:	701a      	strb	r2, [r3, #0]
  while (div != 0)
 8009bfc:	697b      	ldr	r3, [r7, #20]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d1d2      	bne.n	8009ba8 <ts_itoa+0x2c>
  }
}
 8009c02:	bf00      	nop
 8009c04:	371c      	adds	r7, #28
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr
	...

08009c10 <ts_ftoa>:
**  Abstract: Convert float to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_ftoa(char **buf, double x)
{
 8009c10:	b590      	push	{r4, r7, lr}
 8009c12:	b08f      	sub	sp, #60	; 0x3c
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	ed87 0b00 	vstr	d0, [r7]
  double int_part;
  double dec_part;

  if (x==0)
 8009c1c:	f04f 0200 	mov.w	r2, #0
 8009c20:	f04f 0300 	mov.w	r3, #0
 8009c24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c28:	f7f6 ff7a 	bl	8000b20 <__aeabi_dcmpeq>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d007      	beq.n	8009c42 <ts_ftoa+0x32>
  {
    *((*buf)++)='0';
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	1c59      	adds	r1, r3, #1
 8009c38:	68fa      	ldr	r2, [r7, #12]
 8009c3a:	6011      	str	r1, [r2, #0]
 8009c3c:	2230      	movs	r2, #48	; 0x30
 8009c3e:	701a      	strb	r2, [r3, #0]
    return;
 8009c40:	e22d      	b.n	800a09e <ts_ftoa+0x48e>
  }

  if(x<0)
 8009c42:	f04f 0200 	mov.w	r2, #0
 8009c46:	f04f 0300 	mov.w	r3, #0
 8009c4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c4e:	f7f6 ff71 	bl	8000b34 <__aeabi_dcmplt>
 8009c52:	4603      	mov	r3, r0
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d00c      	beq.n	8009c72 <ts_ftoa+0x62>
  {
    *((*buf)++)='-';
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	1c59      	adds	r1, r3, #1
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	6011      	str	r1, [r2, #0]
 8009c62:	222d      	movs	r2, #45	; 0x2d
 8009c64:	701a      	strb	r2, [r3, #0]
    x=-x;
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	603b      	str	r3, [r7, #0]
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8009c70:	607b      	str	r3, [r7, #4]
  }

  if (x>=10000.)
 8009c72:	a3ad      	add	r3, pc, #692	; (adr r3, 8009f28 <ts_ftoa+0x318>)
 8009c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c78:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c7c:	f7f6 ff6e 	bl	8000b5c <__aeabi_dcmpge>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	f000 8098 	beq.w	8009db8 <ts_ftoa+0x1a8>
  {
    int pow10=0;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    int nb_digits=0;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	62bb      	str	r3, [r7, #40]	; 0x28

    while(x>=10)
 8009c90:	e00d      	b.n	8009cae <ts_ftoa+0x9e>
    {
      pow10++;
 8009c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c94:	3301      	adds	r3, #1
 8009c96:	62fb      	str	r3, [r7, #44]	; 0x2c
      x/=10;
 8009c98:	f04f 0200 	mov.w	r2, #0
 8009c9c:	4ba0      	ldr	r3, [pc, #640]	; (8009f20 <ts_ftoa+0x310>)
 8009c9e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ca2:	f7f6 fdff 	bl	80008a4 <__aeabi_ddiv>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	460c      	mov	r4, r1
 8009caa:	e887 0018 	stmia.w	r7, {r3, r4}
    while(x>=10)
 8009cae:	f04f 0200 	mov.w	r2, #0
 8009cb2:	4b9b      	ldr	r3, [pc, #620]	; (8009f20 <ts_ftoa+0x310>)
 8009cb4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cb8:	f7f6 ff50 	bl	8000b5c <__aeabi_dcmpge>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d1e7      	bne.n	8009c92 <ts_ftoa+0x82>
    }

    // now 1<=x<10
    int_part=floor(x);
 8009cc2:	ed97 0b00 	vldr	d0, [r7]
 8009cc6:	f003 f903 	bl	800ced0 <floor>
 8009cca:	ed87 0b04 	vstr	d0, [r7, #16]
    *((*buf)++) = (char)int_part + '0';
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681c      	ldr	r4, [r3, #0]
 8009cd2:	1c62      	adds	r2, r4, #1
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	601a      	str	r2, [r3, #0]
 8009cd8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009cdc:	f7f6 ff90 	bl	8000c00 <__aeabi_d2uiz>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	b2db      	uxtb	r3, r3
 8009ce4:	3330      	adds	r3, #48	; 0x30
 8009ce6:	b2db      	uxtb	r3, r3
 8009ce8:	7023      	strb	r3, [r4, #0]
    dec_part=x-int_part;
 8009cea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009cee:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cf2:	f7f6 faf9 	bl	80002e8 <__aeabi_dsub>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    if(dec_part > 0)
 8009cfe:	f04f 0200 	mov.w	r2, #0
 8009d02:	f04f 0300 	mov.w	r3, #0
 8009d06:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009d0a:	f7f6 ff31 	bl	8000b70 <__aeabi_dcmpgt>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d043      	beq.n	8009d9c <ts_ftoa+0x18c>
    {
      *((*buf)++) = '.';
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	1c59      	adds	r1, r3, #1
 8009d1a:	68fa      	ldr	r2, [r7, #12]
 8009d1c:	6011      	str	r1, [r2, #0]
 8009d1e:	222e      	movs	r2, #46	; 0x2e
 8009d20:	701a      	strb	r2, [r3, #0]
      nb_digits=0;
 8009d22:	2300      	movs	r3, #0
 8009d24:	62bb      	str	r3, [r7, #40]	; 0x28

      while( (dec_part!=0) && (nb_digits < 6))
 8009d26:	e02b      	b.n	8009d80 <ts_ftoa+0x170>
      {
        dec_part*=10;
 8009d28:	f04f 0200 	mov.w	r2, #0
 8009d2c:	4b7c      	ldr	r3, [pc, #496]	; (8009f20 <ts_ftoa+0x310>)
 8009d2e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009d32:	f7f6 fc8d 	bl	8000650 <__aeabi_dmul>
 8009d36:	4603      	mov	r3, r0
 8009d38:	460c      	mov	r4, r1
 8009d3a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        int_part=floor(dec_part);
 8009d3e:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8009d42:	f003 f8c5 	bl	800ced0 <floor>
 8009d46:	ed87 0b04 	vstr	d0, [r7, #16]
        *((*buf)++) = (char)int_part + '0';
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681c      	ldr	r4, [r3, #0]
 8009d4e:	1c62      	adds	r2, r4, #1
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	601a      	str	r2, [r3, #0]
 8009d54:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009d58:	f7f6 ff52 	bl	8000c00 <__aeabi_d2uiz>
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	3330      	adds	r3, #48	; 0x30
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	7023      	strb	r3, [r4, #0]
        dec_part-=int_part;
 8009d66:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009d6a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009d6e:	f7f6 fabb 	bl	80002e8 <__aeabi_dsub>
 8009d72:	4603      	mov	r3, r0
 8009d74:	460c      	mov	r4, r1
 8009d76:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        nb_digits++;
 8009d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	62bb      	str	r3, [r7, #40]	; 0x28
      while( (dec_part!=0) && (nb_digits < 6))
 8009d80:	f04f 0200 	mov.w	r2, #0
 8009d84:	f04f 0300 	mov.w	r3, #0
 8009d88:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009d8c:	f7f6 fec8 	bl	8000b20 <__aeabi_dcmpeq>
 8009d90:	4603      	mov	r3, r0
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d102      	bne.n	8009d9c <ts_ftoa+0x18c>
 8009d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d98:	2b05      	cmp	r3, #5
 8009d9a:	ddc5      	ble.n	8009d28 <ts_ftoa+0x118>
      }
    }
    *((*buf)++) = 'e';
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	1c59      	adds	r1, r3, #1
 8009da2:	68fa      	ldr	r2, [r7, #12]
 8009da4:	6011      	str	r1, [r2, #0]
 8009da6:	2265      	movs	r2, #101	; 0x65
 8009da8:	701a      	strb	r2, [r3, #0]
    ts_itoa(buf, pow10, 10);
 8009daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dac:	220a      	movs	r2, #10
 8009dae:	4619      	mov	r1, r3
 8009db0:	68f8      	ldr	r0, [r7, #12]
 8009db2:	f7ff fee3 	bl	8009b7c <ts_itoa>
 8009db6:	e172      	b.n	800a09e <ts_ftoa+0x48e>
  }
  else if (x<0.0001)
 8009db8:	a357      	add	r3, pc, #348	; (adr r3, 8009f18 <ts_ftoa+0x308>)
 8009dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dbe:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009dc2:	f7f6 feb7 	bl	8000b34 <__aeabi_dcmplt>
 8009dc6:	4603      	mov	r3, r0
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	f000 809f 	beq.w	8009f0c <ts_ftoa+0x2fc>
  {
    int pow10=0;
 8009dce:	2300      	movs	r3, #0
 8009dd0:	627b      	str	r3, [r7, #36]	; 0x24
    int nb_digits=0;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	623b      	str	r3, [r7, #32]

    while(x<=1)
 8009dd6:	e00d      	b.n	8009df4 <ts_ftoa+0x1e4>
    {
      pow10++;
 8009dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dda:	3301      	adds	r3, #1
 8009ddc:	627b      	str	r3, [r7, #36]	; 0x24
      x*=10;
 8009dde:	f04f 0200 	mov.w	r2, #0
 8009de2:	4b4f      	ldr	r3, [pc, #316]	; (8009f20 <ts_ftoa+0x310>)
 8009de4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009de8:	f7f6 fc32 	bl	8000650 <__aeabi_dmul>
 8009dec:	4603      	mov	r3, r0
 8009dee:	460c      	mov	r4, r1
 8009df0:	e887 0018 	stmia.w	r7, {r3, r4}
    while(x<=1)
 8009df4:	f04f 0200 	mov.w	r2, #0
 8009df8:	4b4a      	ldr	r3, [pc, #296]	; (8009f24 <ts_ftoa+0x314>)
 8009dfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009dfe:	f7f6 fea3 	bl	8000b48 <__aeabi_dcmple>
 8009e02:	4603      	mov	r3, r0
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d1e7      	bne.n	8009dd8 <ts_ftoa+0x1c8>
    }

    // now 1<=x<10
    int_part=floor(x);
 8009e08:	ed97 0b00 	vldr	d0, [r7]
 8009e0c:	f003 f860 	bl	800ced0 <floor>
 8009e10:	ed87 0b04 	vstr	d0, [r7, #16]
    *((*buf)++) = (char)int_part + '0';
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	681c      	ldr	r4, [r3, #0]
 8009e18:	1c62      	adds	r2, r4, #1
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	601a      	str	r2, [r3, #0]
 8009e1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009e22:	f7f6 feed 	bl	8000c00 <__aeabi_d2uiz>
 8009e26:	4603      	mov	r3, r0
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	3330      	adds	r3, #48	; 0x30
 8009e2c:	b2db      	uxtb	r3, r3
 8009e2e:	7023      	strb	r3, [r4, #0]
    dec_part=x-int_part;
 8009e30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009e34:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009e38:	f7f6 fa56 	bl	80002e8 <__aeabi_dsub>
 8009e3c:	4603      	mov	r3, r0
 8009e3e:	460c      	mov	r4, r1
 8009e40:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    if(dec_part > 0)
 8009e44:	f04f 0200 	mov.w	r2, #0
 8009e48:	f04f 0300 	mov.w	r3, #0
 8009e4c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009e50:	f7f6 fe8e 	bl	8000b70 <__aeabi_dcmpgt>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d043      	beq.n	8009ee2 <ts_ftoa+0x2d2>
    {
      *((*buf)++) = '.';
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	1c59      	adds	r1, r3, #1
 8009e60:	68fa      	ldr	r2, [r7, #12]
 8009e62:	6011      	str	r1, [r2, #0]
 8009e64:	222e      	movs	r2, #46	; 0x2e
 8009e66:	701a      	strb	r2, [r3, #0]
      nb_digits=0;
 8009e68:	2300      	movs	r3, #0
 8009e6a:	623b      	str	r3, [r7, #32]

      while( (dec_part!=0) && (nb_digits < 6))
 8009e6c:	e02b      	b.n	8009ec6 <ts_ftoa+0x2b6>
      {
        dec_part*=10;
 8009e6e:	f04f 0200 	mov.w	r2, #0
 8009e72:	4b2b      	ldr	r3, [pc, #172]	; (8009f20 <ts_ftoa+0x310>)
 8009e74:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009e78:	f7f6 fbea 	bl	8000650 <__aeabi_dmul>
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	460c      	mov	r4, r1
 8009e80:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        int_part=floor(dec_part);
 8009e84:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 8009e88:	f003 f822 	bl	800ced0 <floor>
 8009e8c:	ed87 0b04 	vstr	d0, [r7, #16]
        *((*buf)++) = (char)int_part + '0';
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	681c      	ldr	r4, [r3, #0]
 8009e94:	1c62      	adds	r2, r4, #1
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	601a      	str	r2, [r3, #0]
 8009e9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009e9e:	f7f6 feaf 	bl	8000c00 <__aeabi_d2uiz>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	b2db      	uxtb	r3, r3
 8009ea6:	3330      	adds	r3, #48	; 0x30
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	7023      	strb	r3, [r4, #0]
        dec_part-=int_part;
 8009eac:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009eb0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009eb4:	f7f6 fa18 	bl	80002e8 <__aeabi_dsub>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	460c      	mov	r4, r1
 8009ebc:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
        nb_digits++;
 8009ec0:	6a3b      	ldr	r3, [r7, #32]
 8009ec2:	3301      	adds	r3, #1
 8009ec4:	623b      	str	r3, [r7, #32]
      while( (dec_part!=0) && (nb_digits < 6))
 8009ec6:	f04f 0200 	mov.w	r2, #0
 8009eca:	f04f 0300 	mov.w	r3, #0
 8009ece:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009ed2:	f7f6 fe25 	bl	8000b20 <__aeabi_dcmpeq>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d102      	bne.n	8009ee2 <ts_ftoa+0x2d2>
 8009edc:	6a3b      	ldr	r3, [r7, #32]
 8009ede:	2b05      	cmp	r3, #5
 8009ee0:	ddc5      	ble.n	8009e6e <ts_ftoa+0x25e>
      }
    }
    *((*buf)++) = 'e';
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	1c59      	adds	r1, r3, #1
 8009ee8:	68fa      	ldr	r2, [r7, #12]
 8009eea:	6011      	str	r1, [r2, #0]
 8009eec:	2265      	movs	r2, #101	; 0x65
 8009eee:	701a      	strb	r2, [r3, #0]
    *((*buf)++) = '-';
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	1c59      	adds	r1, r3, #1
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	6011      	str	r1, [r2, #0]
 8009efa:	222d      	movs	r2, #45	; 0x2d
 8009efc:	701a      	strb	r2, [r3, #0]
    ts_itoa(buf, pow10, 10);
 8009efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f00:	220a      	movs	r2, #10
 8009f02:	4619      	mov	r1, r3
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f7ff fe39 	bl	8009b7c <ts_itoa>
 8009f0a:	e0c8      	b.n	800a09e <ts_ftoa+0x48e>

  }
  else
  {
    int div = 1;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	61fb      	str	r3, [r7, #28]
    int nb_digits=0;
 8009f10:	2300      	movs	r3, #0
 8009f12:	61bb      	str	r3, [r7, #24]

    while (x/div >= 10)
 8009f14:	e012      	b.n	8009f3c <ts_ftoa+0x32c>
 8009f16:	bf00      	nop
 8009f18:	eb1c432d 	.word	0xeb1c432d
 8009f1c:	3f1a36e2 	.word	0x3f1a36e2
 8009f20:	40240000 	.word	0x40240000
 8009f24:	3ff00000 	.word	0x3ff00000
 8009f28:	00000000 	.word	0x00000000
 8009f2c:	40c38800 	.word	0x40c38800
    {
      div *= 10;
 8009f30:	69fa      	ldr	r2, [r7, #28]
 8009f32:	4613      	mov	r3, r2
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4413      	add	r3, r2
 8009f38:	005b      	lsls	r3, r3, #1
 8009f3a:	61fb      	str	r3, [r7, #28]
    while (x/div >= 10)
 8009f3c:	69f8      	ldr	r0, [r7, #28]
 8009f3e:	f7f6 fb21 	bl	8000584 <__aeabi_i2d>
 8009f42:	4603      	mov	r3, r0
 8009f44:	460c      	mov	r4, r1
 8009f46:	461a      	mov	r2, r3
 8009f48:	4623      	mov	r3, r4
 8009f4a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009f4e:	f7f6 fca9 	bl	80008a4 <__aeabi_ddiv>
 8009f52:	4603      	mov	r3, r0
 8009f54:	460c      	mov	r4, r1
 8009f56:	4618      	mov	r0, r3
 8009f58:	4621      	mov	r1, r4
 8009f5a:	f04f 0200 	mov.w	r2, #0
 8009f5e:	4b51      	ldr	r3, [pc, #324]	; (800a0a4 <ts_ftoa+0x494>)
 8009f60:	f7f6 fdfc 	bl	8000b5c <__aeabi_dcmpge>
 8009f64:	4603      	mov	r3, r0
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d1e2      	bne.n	8009f30 <ts_ftoa+0x320>
    }
    dec_part=x;
 8009f6a:	e897 0018 	ldmia.w	r7, {r3, r4}
 8009f6e:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    while (div != 0)
 8009f72:	e042      	b.n	8009ffa <ts_ftoa+0x3ea>
    {
      int_part=floor(dec_part/div);
 8009f74:	69f8      	ldr	r0, [r7, #28]
 8009f76:	f7f6 fb05 	bl	8000584 <__aeabi_i2d>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	460c      	mov	r4, r1
 8009f7e:	461a      	mov	r2, r3
 8009f80:	4623      	mov	r3, r4
 8009f82:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009f86:	f7f6 fc8d 	bl	80008a4 <__aeabi_ddiv>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	460c      	mov	r4, r1
 8009f8e:	ec44 3b17 	vmov	d7, r3, r4
 8009f92:	eeb0 0a47 	vmov.f32	s0, s14
 8009f96:	eef0 0a67 	vmov.f32	s1, s15
 8009f9a:	f002 ff99 	bl	800ced0 <floor>
 8009f9e:	ed87 0b04 	vstr	d0, [r7, #16]
      dec_part-=int_part*div;
 8009fa2:	69f8      	ldr	r0, [r7, #28]
 8009fa4:	f7f6 faee 	bl	8000584 <__aeabi_i2d>
 8009fa8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009fac:	f7f6 fb50 	bl	8000650 <__aeabi_dmul>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	460c      	mov	r4, r1
 8009fb4:	461a      	mov	r2, r3
 8009fb6:	4623      	mov	r3, r4
 8009fb8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8009fbc:	f7f6 f994 	bl	80002e8 <__aeabi_dsub>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	460c      	mov	r4, r1
 8009fc4:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
      div /= 10;
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	4a37      	ldr	r2, [pc, #220]	; (800a0a8 <ts_ftoa+0x498>)
 8009fcc:	fb82 1203 	smull	r1, r2, r2, r3
 8009fd0:	1092      	asrs	r2, r2, #2
 8009fd2:	17db      	asrs	r3, r3, #31
 8009fd4:	1ad3      	subs	r3, r2, r3
 8009fd6:	61fb      	str	r3, [r7, #28]
      *((*buf)++) = (char)int_part + '0';
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681c      	ldr	r4, [r3, #0]
 8009fdc:	1c62      	adds	r2, r4, #1
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	601a      	str	r2, [r3, #0]
 8009fe2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8009fe6:	f7f6 fe0b 	bl	8000c00 <__aeabi_d2uiz>
 8009fea:	4603      	mov	r3, r0
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	3330      	adds	r3, #48	; 0x30
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	7023      	strb	r3, [r4, #0]
      nb_digits++;
 8009ff4:	69bb      	ldr	r3, [r7, #24]
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	61bb      	str	r3, [r7, #24]
    while (div != 0)
 8009ffa:	69fb      	ldr	r3, [r7, #28]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d1b9      	bne.n	8009f74 <ts_ftoa+0x364>
    }

    if(dec_part == 0)
 800a000:	f04f 0200 	mov.w	r2, #0
 800a004:	f04f 0300 	mov.w	r3, #0
 800a008:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a00c:	f7f6 fd88 	bl	8000b20 <__aeabi_dcmpeq>
 800a010:	4603      	mov	r3, r0
 800a012:	2b00      	cmp	r3, #0
 800a014:	d142      	bne.n	800a09c <ts_ftoa+0x48c>
      return;

    *((*buf)++) = '.';
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	1c59      	adds	r1, r3, #1
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	6011      	str	r1, [r2, #0]
 800a020:	222e      	movs	r2, #46	; 0x2e
 800a022:	701a      	strb	r2, [r3, #0]

    while( (dec_part!=0) && (nb_digits < 7))
 800a024:	e02b      	b.n	800a07e <ts_ftoa+0x46e>
    {
      dec_part*=10;
 800a026:	f04f 0200 	mov.w	r2, #0
 800a02a:	4b1e      	ldr	r3, [pc, #120]	; (800a0a4 <ts_ftoa+0x494>)
 800a02c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a030:	f7f6 fb0e 	bl	8000650 <__aeabi_dmul>
 800a034:	4603      	mov	r3, r0
 800a036:	460c      	mov	r4, r1
 800a038:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
      int_part=floor(dec_part);
 800a03c:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 800a040:	f002 ff46 	bl	800ced0 <floor>
 800a044:	ed87 0b04 	vstr	d0, [r7, #16]
      *((*buf)++) = (char)int_part + '0';
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681c      	ldr	r4, [r3, #0]
 800a04c:	1c62      	adds	r2, r4, #1
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	601a      	str	r2, [r3, #0]
 800a052:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800a056:	f7f6 fdd3 	bl	8000c00 <__aeabi_d2uiz>
 800a05a:	4603      	mov	r3, r0
 800a05c:	b2db      	uxtb	r3, r3
 800a05e:	3330      	adds	r3, #48	; 0x30
 800a060:	b2db      	uxtb	r3, r3
 800a062:	7023      	strb	r3, [r4, #0]
      dec_part-=int_part;
 800a064:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a068:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a06c:	f7f6 f93c 	bl	80002e8 <__aeabi_dsub>
 800a070:	4603      	mov	r3, r0
 800a072:	460c      	mov	r4, r1
 800a074:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
      nb_digits++;
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	3301      	adds	r3, #1
 800a07c:	61bb      	str	r3, [r7, #24]
    while( (dec_part!=0) && (nb_digits < 7))
 800a07e:	f04f 0200 	mov.w	r2, #0
 800a082:	f04f 0300 	mov.w	r3, #0
 800a086:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800a08a:	f7f6 fd49 	bl	8000b20 <__aeabi_dcmpeq>
 800a08e:	4603      	mov	r3, r0
 800a090:	2b00      	cmp	r3, #0
 800a092:	d104      	bne.n	800a09e <ts_ftoa+0x48e>
 800a094:	69bb      	ldr	r3, [r7, #24]
 800a096:	2b06      	cmp	r3, #6
 800a098:	ddc5      	ble.n	800a026 <ts_ftoa+0x416>
 800a09a:	e000      	b.n	800a09e <ts_ftoa+0x48e>
      return;
 800a09c:	bf00      	nop
    }
  }
}
 800a09e:	373c      	adds	r7, #60	; 0x3c
 800a0a0:	46bd      	mov	sp, r7
 800a0a2:	bd90      	pop	{r4, r7, pc}
 800a0a4:	40240000 	.word	0x40240000
 800a0a8:	66666667 	.word	0x66666667

0800a0ac <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800a0ac:	b580      	push	{r7, lr}
 800a0ae:	b088      	sub	sp, #32
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	60f8      	str	r0, [r7, #12]
 800a0b4:	60b9      	str	r1, [r7, #8]
 800a0b6:	607a      	str	r2, [r7, #4]
  char *start_buf = buf;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	617b      	str	r3, [r7, #20]
  while(*fmt)
 800a0bc:	e129      	b.n	800a312 <ts_formatstring+0x266>
  {
    /* Character needs formating? */
    if (*fmt == '%')
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	2b25      	cmp	r3, #37	; 0x25
 800a0c4:	f040 811d 	bne.w	800a302 <ts_formatstring+0x256>
    {
      switch (*(++fmt))
 800a0c8:	68bb      	ldr	r3, [r7, #8]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	60bb      	str	r3, [r7, #8]
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	3b25      	subs	r3, #37	; 0x25
 800a0d4:	2b53      	cmp	r3, #83	; 0x53
 800a0d6:	f200 8110 	bhi.w	800a2fa <ts_formatstring+0x24e>
 800a0da:	a201      	add	r2, pc, #4	; (adr r2, 800a0e0 <ts_formatstring+0x34>)
 800a0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0e0:	0800a2ef 	.word	0x0800a2ef
 800a0e4:	0800a2fb 	.word	0x0800a2fb
 800a0e8:	0800a2fb 	.word	0x0800a2fb
 800a0ec:	0800a2fb 	.word	0x0800a2fb
 800a0f0:	0800a2fb 	.word	0x0800a2fb
 800a0f4:	0800a2fb 	.word	0x0800a2fb
 800a0f8:	0800a2fb 	.word	0x0800a2fb
 800a0fc:	0800a2fb 	.word	0x0800a2fb
 800a100:	0800a2fb 	.word	0x0800a2fb
 800a104:	0800a2fb 	.word	0x0800a2fb
 800a108:	0800a2fb 	.word	0x0800a2fb
 800a10c:	0800a2fb 	.word	0x0800a2fb
 800a110:	0800a2fb 	.word	0x0800a2fb
 800a114:	0800a2fb 	.word	0x0800a2fb
 800a118:	0800a2fb 	.word	0x0800a2fb
 800a11c:	0800a2fb 	.word	0x0800a2fb
 800a120:	0800a2fb 	.word	0x0800a2fb
 800a124:	0800a2fb 	.word	0x0800a2fb
 800a128:	0800a2fb 	.word	0x0800a2fb
 800a12c:	0800a2fb 	.word	0x0800a2fb
 800a130:	0800a2fb 	.word	0x0800a2fb
 800a134:	0800a2fb 	.word	0x0800a2fb
 800a138:	0800a2fb 	.word	0x0800a2fb
 800a13c:	0800a2fb 	.word	0x0800a2fb
 800a140:	0800a2fb 	.word	0x0800a2fb
 800a144:	0800a2fb 	.word	0x0800a2fb
 800a148:	0800a2fb 	.word	0x0800a2fb
 800a14c:	0800a2fb 	.word	0x0800a2fb
 800a150:	0800a2fb 	.word	0x0800a2fb
 800a154:	0800a2fb 	.word	0x0800a2fb
 800a158:	0800a2fb 	.word	0x0800a2fb
 800a15c:	0800a2fb 	.word	0x0800a2fb
 800a160:	0800a2fb 	.word	0x0800a2fb
 800a164:	0800a2fb 	.word	0x0800a2fb
 800a168:	0800a2fb 	.word	0x0800a2fb
 800a16c:	0800a2fb 	.word	0x0800a2fb
 800a170:	0800a2fb 	.word	0x0800a2fb
 800a174:	0800a2fb 	.word	0x0800a2fb
 800a178:	0800a2fb 	.word	0x0800a2fb
 800a17c:	0800a2fb 	.word	0x0800a2fb
 800a180:	0800a2fb 	.word	0x0800a2fb
 800a184:	0800a2fb 	.word	0x0800a2fb
 800a188:	0800a2fb 	.word	0x0800a2fb
 800a18c:	0800a2fb 	.word	0x0800a2fb
 800a190:	0800a2fb 	.word	0x0800a2fb
 800a194:	0800a2fb 	.word	0x0800a2fb
 800a198:	0800a2fb 	.word	0x0800a2fb
 800a19c:	0800a2fb 	.word	0x0800a2fb
 800a1a0:	0800a2fb 	.word	0x0800a2fb
 800a1a4:	0800a2fb 	.word	0x0800a2fb
 800a1a8:	0800a2fb 	.word	0x0800a2fb
 800a1ac:	0800a2b1 	.word	0x0800a2b1
 800a1b0:	0800a2fb 	.word	0x0800a2fb
 800a1b4:	0800a2fb 	.word	0x0800a2fb
 800a1b8:	0800a2fb 	.word	0x0800a2fb
 800a1bc:	0800a2fb 	.word	0x0800a2fb
 800a1c0:	0800a2fb 	.word	0x0800a2fb
 800a1c4:	0800a2fb 	.word	0x0800a2fb
 800a1c8:	0800a2fb 	.word	0x0800a2fb
 800a1cc:	0800a2fb 	.word	0x0800a2fb
 800a1d0:	0800a2fb 	.word	0x0800a2fb
 800a1d4:	0800a2fb 	.word	0x0800a2fb
 800a1d8:	0800a231 	.word	0x0800a231
 800a1dc:	0800a245 	.word	0x0800a245
 800a1e0:	0800a2fb 	.word	0x0800a2fb
 800a1e4:	0800a2c9 	.word	0x0800a2c9
 800a1e8:	0800a2fb 	.word	0x0800a2fb
 800a1ec:	0800a2fb 	.word	0x0800a2fb
 800a1f0:	0800a245 	.word	0x0800a245
 800a1f4:	0800a2fb 	.word	0x0800a2fb
 800a1f8:	0800a2fb 	.word	0x0800a2fb
 800a1fc:	0800a2fb 	.word	0x0800a2fb
 800a200:	0800a2fb 	.word	0x0800a2fb
 800a204:	0800a2fb 	.word	0x0800a2fb
 800a208:	0800a2fb 	.word	0x0800a2fb
 800a20c:	0800a2fb 	.word	0x0800a2fb
 800a210:	0800a2fb 	.word	0x0800a2fb
 800a214:	0800a2fb 	.word	0x0800a2fb
 800a218:	0800a275 	.word	0x0800a275
 800a21c:	0800a2fb 	.word	0x0800a2fb
 800a220:	0800a29b 	.word	0x0800a29b
 800a224:	0800a2fb 	.word	0x0800a2fb
 800a228:	0800a2fb 	.word	0x0800a2fb
 800a22c:	0800a2b1 	.word	0x0800a2b1
      {
        case 'c':
        *buf++ = va_arg(va, int);
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	1c5a      	adds	r2, r3, #1
 800a234:	60fa      	str	r2, [r7, #12]
 800a236:	687a      	ldr	r2, [r7, #4]
 800a238:	1d11      	adds	r1, r2, #4
 800a23a:	6079      	str	r1, [r7, #4]
 800a23c:	6812      	ldr	r2, [r2, #0]
 800a23e:	b2d2      	uxtb	r2, r2
 800a240:	701a      	strb	r2, [r3, #0]
        break;
 800a242:	e05a      	b.n	800a2fa <ts_formatstring+0x24e>
        case 'd':
        case 'i':
        {
          signed int val = va_arg(va, signed int);
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	1d1a      	adds	r2, r3, #4
 800a248:	607a      	str	r2, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	61fb      	str	r3, [r7, #28]
          if (val < 0)
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	2b00      	cmp	r3, #0
 800a252:	da07      	bge.n	800a264 <ts_formatstring+0x1b8>
          {
            val *= -1;
 800a254:	69fb      	ldr	r3, [r7, #28]
 800a256:	425b      	negs	r3, r3
 800a258:	61fb      	str	r3, [r7, #28]
            *buf++ = '-';
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	1c5a      	adds	r2, r3, #1
 800a25e:	60fa      	str	r2, [r7, #12]
 800a260:	222d      	movs	r2, #45	; 0x2d
 800a262:	701a      	strb	r2, [r3, #0]
          }
          ts_itoa(&buf, val, 10);
 800a264:	69f9      	ldr	r1, [r7, #28]
 800a266:	f107 030c 	add.w	r3, r7, #12
 800a26a:	220a      	movs	r2, #10
 800a26c:	4618      	mov	r0, r3
 800a26e:	f7ff fc85 	bl	8009b7c <ts_itoa>
        }
        break;
 800a272:	e042      	b.n	800a2fa <ts_formatstring+0x24e>
        case 's':
        {
          char * arg = va_arg(va, char *);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	1d1a      	adds	r2, r3, #4
 800a278:	607a      	str	r2, [r7, #4]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	61bb      	str	r3, [r7, #24]
          while (*arg)
 800a27e:	e007      	b.n	800a290 <ts_formatstring+0x1e4>
          {
            *buf++ = *arg++;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	1c5a      	adds	r2, r3, #1
 800a284:	60fa      	str	r2, [r7, #12]
 800a286:	69ba      	ldr	r2, [r7, #24]
 800a288:	1c51      	adds	r1, r2, #1
 800a28a:	61b9      	str	r1, [r7, #24]
 800a28c:	7812      	ldrb	r2, [r2, #0]
 800a28e:	701a      	strb	r2, [r3, #0]
          while (*arg)
 800a290:	69bb      	ldr	r3, [r7, #24]
 800a292:	781b      	ldrb	r3, [r3, #0]
 800a294:	2b00      	cmp	r3, #0
 800a296:	d1f3      	bne.n	800a280 <ts_formatstring+0x1d4>
          }
        }
        break;
 800a298:	e02f      	b.n	800a2fa <ts_formatstring+0x24e>
        case 'u':
          ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	1d1a      	adds	r2, r3, #4
 800a29e:	607a      	str	r2, [r7, #4]
 800a2a0:	6819      	ldr	r1, [r3, #0]
 800a2a2:	f107 030c 	add.w	r3, r7, #12
 800a2a6:	220a      	movs	r2, #10
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	f7ff fc67 	bl	8009b7c <ts_itoa>
        break;
 800a2ae:	e024      	b.n	800a2fa <ts_formatstring+0x24e>
        case 'x':
        case 'X':
          ts_itoa(&buf, va_arg(va, int), 16);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	1d1a      	adds	r2, r3, #4
 800a2b4:	607a      	str	r2, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4619      	mov	r1, r3
 800a2ba:	f107 030c 	add.w	r3, r7, #12
 800a2be:	2210      	movs	r2, #16
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f7ff fc5b 	bl	8009b7c <ts_itoa>
        break;
 800a2c6:	e018      	b.n	800a2fa <ts_formatstring+0x24e>
        case 'f':
          ts_ftoa(&buf, va_arg(va, double));
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	3307      	adds	r3, #7
 800a2cc:	f023 0307 	bic.w	r3, r3, #7
 800a2d0:	f103 0208 	add.w	r2, r3, #8
 800a2d4:	607a      	str	r2, [r7, #4]
 800a2d6:	ed93 7b00 	vldr	d7, [r3]
 800a2da:	f107 030c 	add.w	r3, r7, #12
 800a2de:	eeb0 0a47 	vmov.f32	s0, s14
 800a2e2:	eef0 0a67 	vmov.f32	s1, s15
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	f7ff fc92 	bl	8009c10 <ts_ftoa>
        break;
 800a2ec:	e005      	b.n	800a2fa <ts_formatstring+0x24e>
        case '%':
          *buf++ = '%';
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	1c5a      	adds	r2, r3, #1
 800a2f2:	60fa      	str	r2, [r7, #12]
 800a2f4:	2225      	movs	r2, #37	; 0x25
 800a2f6:	701a      	strb	r2, [r3, #0]
          break;
 800a2f8:	bf00      	nop
      }
      fmt++;
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	60bb      	str	r3, [r7, #8]
 800a300:	e007      	b.n	800a312 <ts_formatstring+0x266>
    }
    /* Else just copy */
    else
    {
      *buf++ = *fmt++;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	1c5a      	adds	r2, r3, #1
 800a306:	60fa      	str	r2, [r7, #12]
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	1c51      	adds	r1, r2, #1
 800a30c:	60b9      	str	r1, [r7, #8]
 800a30e:	7812      	ldrb	r2, [r2, #0]
 800a310:	701a      	strb	r2, [r3, #0]
  while(*fmt)
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	781b      	ldrb	r3, [r3, #0]
 800a316:	2b00      	cmp	r3, #0
 800a318:	f47f aed1 	bne.w	800a0be <ts_formatstring+0x12>
    }
  }
  *buf = 0;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	2200      	movs	r2, #0
 800a320:	701a      	strb	r2, [r3, #0]

  return (int)(buf - start_buf);
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	461a      	mov	r2, r3
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	1ad3      	subs	r3, r2, r3
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3720      	adds	r7, #32
 800a32e:	46bd      	mov	sp, r7
 800a330:	bd80      	pop	{r7, pc}
 800a332:	bf00      	nop

0800a334 <ts_formatlength>:
**            format string and va_list va
**  Returns:  Maximum length
**---------------------------------------------------------------------------
*/
int ts_formatlength(const char *fmt, va_list va)
{
 800a334:	b480      	push	{r7}
 800a336:	b085      	sub	sp, #20
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  int length = 0;
 800a33e:	2300      	movs	r3, #0
 800a340:	60fb      	str	r3, [r7, #12]
  while (*fmt)
 800a342:	e08b      	b.n	800a45c <ts_formatlength+0x128>
  {
    if (*fmt == '%')
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	781b      	ldrb	r3, [r3, #0]
 800a348:	2b25      	cmp	r3, #37	; 0x25
 800a34a:	f040 8081 	bne.w	800a450 <ts_formatlength+0x11c>
    {
      ++fmt;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	3301      	adds	r3, #1
 800a352:	607b      	str	r3, [r7, #4]
      switch (*fmt)
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	781b      	ldrb	r3, [r3, #0]
 800a358:	3b58      	subs	r3, #88	; 0x58
 800a35a:	2b20      	cmp	r3, #32
 800a35c:	d873      	bhi.n	800a446 <ts_formatlength+0x112>
 800a35e:	a201      	add	r2, pc, #4	; (adr r2, 800a364 <ts_formatlength+0x30>)
 800a360:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a364:	0800a425 	.word	0x0800a425
 800a368:	0800a447 	.word	0x0800a447
 800a36c:	0800a447 	.word	0x0800a447
 800a370:	0800a447 	.word	0x0800a447
 800a374:	0800a447 	.word	0x0800a447
 800a378:	0800a447 	.word	0x0800a447
 800a37c:	0800a447 	.word	0x0800a447
 800a380:	0800a447 	.word	0x0800a447
 800a384:	0800a447 	.word	0x0800a447
 800a388:	0800a447 	.word	0x0800a447
 800a38c:	0800a447 	.word	0x0800a447
 800a390:	0800a3e9 	.word	0x0800a3e9
 800a394:	0800a3f7 	.word	0x0800a3f7
 800a398:	0800a447 	.word	0x0800a447
 800a39c:	0800a433 	.word	0x0800a433
 800a3a0:	0800a447 	.word	0x0800a447
 800a3a4:	0800a447 	.word	0x0800a447
 800a3a8:	0800a3f7 	.word	0x0800a3f7
 800a3ac:	0800a447 	.word	0x0800a447
 800a3b0:	0800a447 	.word	0x0800a447
 800a3b4:	0800a447 	.word	0x0800a447
 800a3b8:	0800a447 	.word	0x0800a447
 800a3bc:	0800a447 	.word	0x0800a447
 800a3c0:	0800a447 	.word	0x0800a447
 800a3c4:	0800a447 	.word	0x0800a447
 800a3c8:	0800a447 	.word	0x0800a447
 800a3cc:	0800a447 	.word	0x0800a447
 800a3d0:	0800a405 	.word	0x0800a405
 800a3d4:	0800a447 	.word	0x0800a447
 800a3d8:	0800a3f7 	.word	0x0800a3f7
 800a3dc:	0800a447 	.word	0x0800a447
 800a3e0:	0800a447 	.word	0x0800a447
 800a3e4:	0800a425 	.word	0x0800a425
      {
        case 'c':
            va_arg(va, int);
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	3304      	adds	r3, #4
 800a3ec:	603b      	str	r3, [r7, #0]
          ++length;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	3301      	adds	r3, #1
 800a3f2:	60fb      	str	r3, [r7, #12]
          break;
 800a3f4:	e02f      	b.n	800a456 <ts_formatlength+0x122>
        case 'd':
        case 'i':
        case 'u':
          /* 32 bits integer is max 11 characters with minus sign */
          length += 11;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	330b      	adds	r3, #11
 800a3fa:	60fb      	str	r3, [r7, #12]
          va_arg(va, int);
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	3304      	adds	r3, #4
 800a400:	603b      	str	r3, [r7, #0]
          break;
 800a402:	e028      	b.n	800a456 <ts_formatlength+0x122>
        case 's':
            {
              char * str = va_arg(va, char *);
 800a404:	683b      	ldr	r3, [r7, #0]
 800a406:	1d1a      	adds	r2, r3, #4
 800a408:	603a      	str	r2, [r7, #0]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	60bb      	str	r3, [r7, #8]
              while (*str++)
 800a40e:	e002      	b.n	800a416 <ts_formatlength+0xe2>
                ++length;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	3301      	adds	r3, #1
 800a414:	60fb      	str	r3, [r7, #12]
              while (*str++)
 800a416:	68bb      	ldr	r3, [r7, #8]
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	60ba      	str	r2, [r7, #8]
 800a41c:	781b      	ldrb	r3, [r3, #0]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d1f6      	bne.n	800a410 <ts_formatlength+0xdc>
            }
          break;
 800a422:	e018      	b.n	800a456 <ts_formatlength+0x122>
        case 'x':
        case 'X':
          /* 32 bits integer as hex is max 8 characters */
          length += 8;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	3308      	adds	r3, #8
 800a428:	60fb      	str	r3, [r7, #12]
          va_arg(va, unsigned int);
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	3304      	adds	r3, #4
 800a42e:	603b      	str	r3, [r7, #0]
          break;
 800a430:	e011      	b.n	800a456 <ts_formatlength+0x122>
        case 'f':
          /* sign+7digits+dot+sign+e+exponent */
          length += 1+7+1+1+1+3;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	330e      	adds	r3, #14
 800a436:	60fb      	str	r3, [r7, #12]
          va_arg(va, double);
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	3307      	adds	r3, #7
 800a43c:	f023 0307 	bic.w	r3, r3, #7
 800a440:	3308      	adds	r3, #8
 800a442:	603b      	str	r3, [r7, #0]
        break;
 800a444:	e007      	b.n	800a456 <ts_formatlength+0x122>
        default:
          ++length;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	3301      	adds	r3, #1
 800a44a:	60fb      	str	r3, [r7, #12]
          break;
 800a44c:	bf00      	nop
 800a44e:	e002      	b.n	800a456 <ts_formatlength+0x122>
      }
    }
    else
    {
      ++length;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	3301      	adds	r3, #1
 800a454:	60fb      	str	r3, [r7, #12]
    }
    ++fmt;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	3301      	adds	r3, #1
 800a45a:	607b      	str	r3, [r7, #4]
  while (*fmt)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	2b00      	cmp	r3, #0
 800a462:	f47f af6f 	bne.w	800a344 <ts_formatlength+0x10>
  }
  return length;
 800a466:	68fb      	ldr	r3, [r7, #12]
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3714      	adds	r7, #20
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <HAL_Serial_Print>:

/**********************************************************
 *
 */
int HAL_Serial_Print(HAL_Serial_Handler * hserial,const char *fmt, ...)
{
 800a474:	b40e      	push	{r1, r2, r3}
 800a476:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a47a:	b086      	sub	sp, #24
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	6078      	str	r0, [r7, #4]
  int length = 0;
 800a480:	2300      	movs	r3, #0
 800a482:	617b      	str	r3, [r7, #20]
  va_list va;
  va_start(va, fmt);
 800a484:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a488:	60bb      	str	r3, [r7, #8]
  length = ts_formatlength(fmt, va);
 800a48a:	68b9      	ldr	r1, [r7, #8]
 800a48c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800a48e:	f7ff ff51 	bl	800a334 <ts_formatlength>
 800a492:	6178      	str	r0, [r7, #20]
  va_end(va);
  {
 800a494:	466b      	mov	r3, sp
 800a496:	461e      	mov	r6, r3
    char buf[length];
 800a498:	6979      	ldr	r1, [r7, #20]
 800a49a:	1e4b      	subs	r3, r1, #1
 800a49c:	613b      	str	r3, [r7, #16]
 800a49e:	460b      	mov	r3, r1
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	f04f 0300 	mov.w	r3, #0
 800a4a6:	ea4f 09c3 	mov.w	r9, r3, lsl #3
 800a4aa:	ea49 7952 	orr.w	r9, r9, r2, lsr #29
 800a4ae:	ea4f 08c2 	mov.w	r8, r2, lsl #3
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	f04f 0300 	mov.w	r3, #0
 800a4ba:	00dd      	lsls	r5, r3, #3
 800a4bc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a4c0:	00d4      	lsls	r4, r2, #3
 800a4c2:	460b      	mov	r3, r1
 800a4c4:	3307      	adds	r3, #7
 800a4c6:	08db      	lsrs	r3, r3, #3
 800a4c8:	00db      	lsls	r3, r3, #3
 800a4ca:	ebad 0d03 	sub.w	sp, sp, r3
 800a4ce:	466b      	mov	r3, sp
 800a4d0:	3300      	adds	r3, #0
 800a4d2:	60fb      	str	r3, [r7, #12]
    va_start(va, fmt);
 800a4d4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a4d8:	60bb      	str	r3, [r7, #8]
    length = ts_formatstring(buf, fmt, va);
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	68ba      	ldr	r2, [r7, #8]
 800a4de:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	f7ff fde3 	bl	800a0ac <ts_formatstring>
 800a4e6:	6178      	str	r0, [r7, #20]
    length = HAL_Serial_Write(hserial, (uint8_t*)buf, length);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	697a      	ldr	r2, [r7, #20]
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f7ff fa2b 	bl	800994a <HAL_Serial_Write>
 800a4f4:	6178      	str	r0, [r7, #20]
 800a4f6:	46b5      	mov	sp, r6
    va_end(va);
  }
  HAL_Delay(20);
 800a4f8:	2014      	movs	r0, #20
 800a4fa:	f7f6 fdeb 	bl	80010d4 <HAL_Delay>
  return length;
 800a4fe:	697b      	ldr	r3, [r7, #20]
}
 800a500:	4618      	mov	r0, r3
 800a502:	3718      	adds	r7, #24
 800a504:	46bd      	mov	sp, r7
 800a506:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a50a:	b003      	add	sp, #12
 800a50c:	4770      	bx	lr

0800a50e <HAL_LineBuffer_Init>:

/**********************************************************
 *
 */
void HAL_LineBuffer_Init(HAL_LineBuffer_Handler * hline, HAL_Serial_Handler * hserial)
{
 800a50e:	b480      	push	{r7}
 800a510:	b083      	sub	sp, #12
 800a512:	af00      	add	r7, sp, #0
 800a514:	6078      	str	r0, [r7, #4]
 800a516:	6039      	str	r1, [r7, #0]
  hline->hserial=hserial;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	683a      	ldr	r2, [r7, #0]
 800a51c:	601a      	str	r2, [r3, #0]
  hline->len=0;
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	2200      	movs	r2, #0
 800a522:	645a      	str	r2, [r3, #68]	; 0x44
}
 800a524:	bf00      	nop
 800a526:	370c      	adds	r7, #12
 800a528:	46bd      	mov	sp, r7
 800a52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a52e:	4770      	bx	lr

0800a530 <HAL_LineBuffer_Read>:
 * @param outbuf output buffer
 * @param outbuf_len size of output buffer
 * @return 0 if nothing in buffer or no newline, or number of bytes copied.
 */
int HAL_LineBuffer_Read(HAL_LineBuffer_Handler * hlinebuffer, char * outbuf, int outbuf_len)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b088      	sub	sp, #32
 800a534:	af00      	add	r7, sp, #0
 800a536:	60f8      	str	r0, [r7, #12]
 800a538:	60b9      	str	r1, [r7, #8]
 800a53a:	607a      	str	r2, [r7, #4]
  int recv_len;
  int total_len;
  int i;

  // read data from serial to internal buffer
  recv_len=HAL_Serial_Read(hlinebuffer->hserial, (uint8_t *)hlinebuffer->data+hlinebuffer->len, size_of_rx_buffer-hlinebuffer->len);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	6818      	ldr	r0, [r3, #0]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	3304      	adds	r3, #4
 800a544:	68fa      	ldr	r2, [r7, #12]
 800a546:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a548:	1899      	adds	r1, r3, r2
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a54e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800a552:	461a      	mov	r2, r3
 800a554:	f7ff f99c 	bl	8009890 <HAL_Serial_Read>
 800a558:	6178      	str	r0, [r7, #20]
  // update internal buffer length
  hlinebuffer->len+=recv_len;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	441a      	add	r2, r3
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	645a      	str	r2, [r3, #68]	; 0x44

  // read a line from the buffer
  total_len=0;
 800a566:	2300      	movs	r3, #0
 800a568:	61fb      	str	r3, [r7, #28]
  if(hlinebuffer->len > 0)
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a56e:	2b00      	cmp	r3, #0
 800a570:	dd35      	ble.n	800a5de <HAL_LineBuffer_Read+0xae>
  {
    // search newline in data
    for(i=0;i<hlinebuffer->len;i++)
 800a572:	2300      	movs	r3, #0
 800a574:	61bb      	str	r3, [r7, #24]
 800a576:	e02d      	b.n	800a5d4 <HAL_LineBuffer_Read+0xa4>
    {
      if(hlinebuffer->data[i] == '\n')
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	69bb      	ldr	r3, [r7, #24]
 800a57c:	4413      	add	r3, r2
 800a57e:	3304      	adds	r3, #4
 800a580:	781b      	ldrb	r3, [r3, #0]
 800a582:	2b0a      	cmp	r3, #10
 800a584:	d123      	bne.n	800a5ce <HAL_LineBuffer_Read+0x9e>
      {
        // newline found, copy to outbuf
        total_len=i+1;
 800a586:	69bb      	ldr	r3, [r7, #24]
 800a588:	3301      	adds	r3, #1
 800a58a:	61fb      	str	r3, [r7, #28]
        memcpy(outbuf, hlinebuffer->data, total_len);
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	3304      	adds	r3, #4
 800a590:	69fa      	ldr	r2, [r7, #28]
 800a592:	4619      	mov	r1, r3
 800a594:	68b8      	ldr	r0, [r7, #8]
 800a596:	f001 f97f 	bl	800b898 <memcpy>
        outbuf[total_len-1]=0; // replace \n by end of string
 800a59a:	69fb      	ldr	r3, [r7, #28]
 800a59c:	3b01      	subs	r3, #1
 800a59e:	68ba      	ldr	r2, [r7, #8]
 800a5a0:	4413      	add	r3, r2
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	701a      	strb	r2, [r3, #0]
        // pull remaining of buffer to the beginning
        memmove(hlinebuffer->data, hlinebuffer->data+total_len, hlinebuffer->len-total_len);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	1d18      	adds	r0, r3, #4
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	1d1a      	adds	r2, r3, #4
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	18d1      	adds	r1, r2, r3
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5b6:	69fb      	ldr	r3, [r7, #28]
 800a5b8:	1ad3      	subs	r3, r2, r3
 800a5ba:	461a      	mov	r2, r3
 800a5bc:	f001 f977 	bl	800b8ae <memmove>
        // update hlinebuffer length
        hlinebuffer->len=hlinebuffer->len-total_len;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5c4:	69fb      	ldr	r3, [r7, #28]
 800a5c6:	1ad2      	subs	r2, r2, r3
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800a5cc:	e007      	b.n	800a5de <HAL_LineBuffer_Read+0xae>
    for(i=0;i<hlinebuffer->len;i++)
 800a5ce:	69bb      	ldr	r3, [r7, #24]
 800a5d0:	3301      	adds	r3, #1
 800a5d2:	61bb      	str	r3, [r7, #24]
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a5d8:	69bb      	ldr	r3, [r7, #24]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	dccc      	bgt.n	800a578 <HAL_LineBuffer_Read+0x48>
      }
    }
  }

  return(total_len);
 800a5de:	69fb      	ldr	r3, [r7, #28]
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	3720      	adds	r7, #32
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bd80      	pop	{r7, pc}

0800a5e8 <Servo_Init>:
  * @param
  * @param
  * @retval
  */
void Servo_Init(t_servo *hservo, TIM_HandleTypeDef *htim, int timer_channel)
{
 800a5e8:	b490      	push	{r4, r7}
 800a5ea:	b084      	sub	sp, #16
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	60f8      	str	r0, [r7, #12]
 800a5f0:	60b9      	str	r1, [r7, #8]
 800a5f2:	607a      	str	r2, [r7, #4]
  hservo->htim=htim;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	68ba      	ldr	r2, [r7, #8]
 800a5f8:	601a      	str	r2, [r3, #0]
  hservo->timer_channel=timer_channel;
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	687a      	ldr	r2, [r7, #4]
 800a5fe:	605a      	str	r2, [r3, #4]
  hservo->pulse=SERVO_PULSE_MEAN;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800a606:	609a      	str	r2, [r3, #8]
  hservo->pulse_outlimits=0;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	2200      	movs	r2, #0
 800a60c:	60da      	str	r2, [r3, #12]
  hservo->angle=0;
 800a60e:	68fa      	ldr	r2, [r7, #12]
 800a610:	f04f 0300 	mov.w	r3, #0
 800a614:	f04f 0400 	mov.w	r4, #0
 800a618:	e9c2 3404 	strd	r3, r4, [r2, #16]
}
 800a61c:	bf00      	nop
 800a61e:	3710      	adds	r7, #16
 800a620:	46bd      	mov	sp, r7
 800a622:	bc90      	pop	{r4, r7}
 800a624:	4770      	bx	lr
	...

0800a628 <Servo_SetLimits>:
  * @param
  * @param
  * @retval
  */
void Servo_SetLimits(t_servo *hservo, int limits[5])
{
 800a628:	b590      	push	{r4, r7, lr}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
  hservo->bmin_pulse=limits[0];
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	681a      	ldr	r2, [r3, #0]
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	619a      	str	r2, [r3, #24]
  hservo->amin_pulse=limits[1];
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	685a      	ldr	r2, [r3, #4]
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	61da      	str	r2, [r3, #28]
  hservo->zero_pulse=limits[2];
 800a642:	683b      	ldr	r3, [r7, #0]
 800a644:	689a      	ldr	r2, [r3, #8]
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	621a      	str	r2, [r3, #32]
  hservo->amax_pulse=limits[3];
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	68da      	ldr	r2, [r3, #12]
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	625a      	str	r2, [r3, #36]	; 0x24
  hservo->bmax_pulse=limits[4];
 800a652:	683b      	ldr	r3, [r7, #0]
 800a654:	691a      	ldr	r2, [r3, #16]
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	629a      	str	r2, [r3, #40]	; 0x28
  hservo->slope=((double)(limits[3]-limits[1]))/(SERVO_LIMANGLE_MAX-SERVO_LIMANGLE_MIN);
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	330c      	adds	r3, #12
 800a65e:	681a      	ldr	r2, [r3, #0]
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	3304      	adds	r3, #4
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	1ad3      	subs	r3, r2, r3
 800a668:	4618      	mov	r0, r3
 800a66a:	f7f5 ff8b 	bl	8000584 <__aeabi_i2d>
 800a66e:	a308      	add	r3, pc, #32	; (adr r3, 800a690 <Servo_SetLimits+0x68>)
 800a670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a674:	f7f6 f916 	bl	80008a4 <__aeabi_ddiv>
 800a678:	4603      	mov	r3, r0
 800a67a:	460c      	mov	r4, r1
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	e9c2 340c 	strd	r3, r4, [r2, #48]	; 0x30
}
 800a682:	bf00      	nop
 800a684:	370c      	adds	r7, #12
 800a686:	46bd      	mov	sp, r7
 800a688:	bd90      	pop	{r4, r7, pc}
 800a68a:	bf00      	nop
 800a68c:	f3af 8000 	nop.w
 800a690:	54442d18 	.word	0x54442d18
 800a694:	3ff921fb 	.word	0x3ff921fb

0800a698 <Servo_Activate>:
  * @brief  Start a servo
  * @param  hservo : servo handle
  * @retval none
  */
void Servo_Activate(t_servo *hservo)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b082      	sub	sp, #8
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  HAL_TIM_PWM_Start(hservo->htim, hservo->timer_channel);
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681a      	ldr	r2, [r3, #0]
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	685b      	ldr	r3, [r3, #4]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	4610      	mov	r0, r2
 800a6ac:	f7f9 f984 	bl	80039b8 <HAL_TIM_PWM_Start>
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}

0800a6b8 <Servo_Deactivate>:
  * @brief  Stop a servo
  * @param  hservo : servo handle
  * @retval none
  */
void Servo_Deactivate(t_servo *hservo)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  hservo->pulse=0;
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	609a      	str	r2, [r3, #8]
  hservo->pulse_outlimits=0;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(hservo->htim, hservo->timer_channel, 0);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	685b      	ldr	r3, [r3, #4]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d105      	bne.n	800a6e0 <Servo_Deactivate+0x28>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2200      	movs	r2, #0
 800a6dc:	635a      	str	r2, [r3, #52]	; 0x34
 800a6de:	e018      	b.n	800a712 <Servo_Deactivate+0x5a>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	2b04      	cmp	r3, #4
 800a6e6:	d105      	bne.n	800a6f4 <Servo_Deactivate+0x3c>
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	2200      	movs	r2, #0
 800a6f0:	639a      	str	r2, [r3, #56]	; 0x38
 800a6f2:	e00e      	b.n	800a712 <Servo_Deactivate+0x5a>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	2b08      	cmp	r3, #8
 800a6fa:	d105      	bne.n	800a708 <Servo_Deactivate+0x50>
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	2200      	movs	r2, #0
 800a704:	63da      	str	r2, [r3, #60]	; 0x3c
 800a706:	e004      	b.n	800a712 <Servo_Deactivate+0x5a>
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	2200      	movs	r2, #0
 800a710:	641a      	str	r2, [r3, #64]	; 0x40
  HAL_TIM_PWM_Stop(hservo->htim,hservo->timer_channel);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681a      	ldr	r2, [r3, #0]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	4619      	mov	r1, r3
 800a71c:	4610      	mov	r0, r2
 800a71e:	f7f9 f989 	bl	8003a34 <HAL_TIM_PWM_Stop>
}
 800a722:	bf00      	nop
 800a724:	3708      	adds	r7, #8
 800a726:	46bd      	mov	sp, r7
 800a728:	bd80      	pop	{r7, pc}
	...

0800a72c <Servo_SetPulse>:
  * @brief  Set servo position
  * @param  hservo : servo handle
  * @retval none
  */
void Servo_SetPulse(t_servo *hservo, int pulse)
{
 800a72c:	b480      	push	{r7}
 800a72e:	b083      	sub	sp, #12
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
  if (((pulse>hservo->bmin_pulse) && (pulse<hservo->bmax_pulse)) || robot.state == CONFIGURATION)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	699a      	ldr	r2, [r3, #24]
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	429a      	cmp	r2, r3
 800a73e:	da04      	bge.n	800a74a <Servo_SetPulse+0x1e>
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	429a      	cmp	r2, r3
 800a748:	dc03      	bgt.n	800a752 <Servo_SetPulse+0x26>
 800a74a:	4b1b      	ldr	r3, [pc, #108]	; (800a7b8 <Servo_SetPulse+0x8c>)
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	2b03      	cmp	r3, #3
 800a750:	d129      	bne.n	800a7a6 <Servo_SetPulse+0x7a>
  {
    hservo->pulse=pulse;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	683a      	ldr	r2, [r7, #0]
 800a756:	609a      	str	r2, [r3, #8]
    hservo->pulse_outlimits=0;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(hservo->htim, hservo->timer_channel, pulse);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d105      	bne.n	800a772 <Servo_SetPulse+0x46>
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	683a      	ldr	r2, [r7, #0]
 800a76e:	635a      	str	r2, [r3, #52]	; 0x34
 800a770:	e01c      	b.n	800a7ac <Servo_SetPulse+0x80>
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	685b      	ldr	r3, [r3, #4]
 800a776:	2b04      	cmp	r3, #4
 800a778:	d105      	bne.n	800a786 <Servo_SetPulse+0x5a>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	683a      	ldr	r2, [r7, #0]
 800a782:	639a      	str	r2, [r3, #56]	; 0x38
 800a784:	e012      	b.n	800a7ac <Servo_SetPulse+0x80>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	2b08      	cmp	r3, #8
 800a78c:	d105      	bne.n	800a79a <Servo_SetPulse+0x6e>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	683a      	ldr	r2, [r7, #0]
 800a796:	63da      	str	r2, [r3, #60]	; 0x3c
 800a798:	e008      	b.n	800a7ac <Servo_SetPulse+0x80>
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	641a      	str	r2, [r3, #64]	; 0x40
 800a7a4:	e002      	b.n	800a7ac <Servo_SetPulse+0x80>
  }
  else
  {
    hservo->pulse_outlimits=pulse;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	683a      	ldr	r2, [r7, #0]
 800a7aa:	60da      	str	r2, [r3, #12]
  }
}
 800a7ac:	bf00      	nop
 800a7ae:	370c      	adds	r7, #12
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b6:	4770      	bx	lr
 800a7b8:	200035e8 	.word	0x200035e8
 800a7bc:	00000000 	.word	0x00000000

0800a7c0 <Servo_GetPulseAngle>:
 *  @param hservo : servo handler
 *  @param angle : angle, in radians
 *  @retval pulse
 */
int Servo_GetPulseAngle(t_servo * hservo, double angle)
{
 800a7c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a7c2:	b085      	sub	sp, #20
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	60f8      	str	r0, [r7, #12]
 800a7c8:	ed87 0b00 	vstr	d0, [r7]
  return(round(hservo->amin_pulse+(angle-SERVO_LIMANGLE_MIN)*hservo->slope));
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	69db      	ldr	r3, [r3, #28]
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	f7f5 fed7 	bl	8000584 <__aeabi_i2d>
 800a7d6:	4605      	mov	r5, r0
 800a7d8:	460e      	mov	r6, r1
 800a7da:	a317      	add	r3, pc, #92	; (adr r3, 800a838 <Servo_GetPulseAngle+0x78>)
 800a7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a7e4:	f7f5 fd82 	bl	80002ec <__adddf3>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	460c      	mov	r4, r1
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	4621      	mov	r1, r4
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	4623      	mov	r3, r4
 800a7fa:	f7f5 ff29 	bl	8000650 <__aeabi_dmul>
 800a7fe:	4603      	mov	r3, r0
 800a800:	460c      	mov	r4, r1
 800a802:	461a      	mov	r2, r3
 800a804:	4623      	mov	r3, r4
 800a806:	4628      	mov	r0, r5
 800a808:	4631      	mov	r1, r6
 800a80a:	f7f5 fd6f 	bl	80002ec <__adddf3>
 800a80e:	4603      	mov	r3, r0
 800a810:	460c      	mov	r4, r1
 800a812:	ec44 3b17 	vmov	d7, r3, r4
 800a816:	eeb0 0a47 	vmov.f32	s0, s14
 800a81a:	eef0 0a67 	vmov.f32	s1, s15
 800a81e:	f002 fbdb 	bl	800cfd8 <round>
 800a822:	ec54 3b10 	vmov	r3, r4, d0
 800a826:	4618      	mov	r0, r3
 800a828:	4621      	mov	r1, r4
 800a82a:	f7f6 f9c1 	bl	8000bb0 <__aeabi_d2iz>
 800a82e:	4603      	mov	r3, r0
}
 800a830:	4618      	mov	r0, r3
 800a832:	3714      	adds	r7, #20
 800a834:	46bd      	mov	sp, r7
 800a836:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a838:	54442d18 	.word	0x54442d18
 800a83c:	3fe921fb 	.word	0x3fe921fb

0800a840 <Servo_SetAngle>:
 *  @brief Set servo position from angle
 *  @param hservo : servo handler
 *  @param angle : angle, in radians
 */
void Servo_SetAngle(t_servo * hservo, double angle)
{
 800a840:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a842:	b087      	sub	sp, #28
 800a844:	af00      	add	r7, sp, #0
 800a846:	60f8      	str	r0, [r7, #12]
 800a848:	ed87 0b00 	vstr	d0, [r7]
  int pulse;
  pulse=round(hservo->amin_pulse+(angle-SERVO_LIMANGLE_MIN)*hservo->slope);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	69db      	ldr	r3, [r3, #28]
 800a850:	4618      	mov	r0, r3
 800a852:	f7f5 fe97 	bl	8000584 <__aeabi_i2d>
 800a856:	4605      	mov	r5, r0
 800a858:	460e      	mov	r6, r1
 800a85a:	a33c      	add	r3, pc, #240	; (adr r3, 800a94c <Servo_SetAngle+0x10c>)
 800a85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a860:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a864:	f7f5 fd42 	bl	80002ec <__adddf3>
 800a868:	4603      	mov	r3, r0
 800a86a:	460c      	mov	r4, r1
 800a86c:	4618      	mov	r0, r3
 800a86e:	4621      	mov	r1, r4
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	e9d3 340c 	ldrd	r3, r4, [r3, #48]	; 0x30
 800a876:	461a      	mov	r2, r3
 800a878:	4623      	mov	r3, r4
 800a87a:	f7f5 fee9 	bl	8000650 <__aeabi_dmul>
 800a87e:	4603      	mov	r3, r0
 800a880:	460c      	mov	r4, r1
 800a882:	461a      	mov	r2, r3
 800a884:	4623      	mov	r3, r4
 800a886:	4628      	mov	r0, r5
 800a888:	4631      	mov	r1, r6
 800a88a:	f7f5 fd2f 	bl	80002ec <__adddf3>
 800a88e:	4603      	mov	r3, r0
 800a890:	460c      	mov	r4, r1
 800a892:	ec44 3b17 	vmov	d7, r3, r4
 800a896:	eeb0 0a47 	vmov.f32	s0, s14
 800a89a:	eef0 0a67 	vmov.f32	s1, s15
 800a89e:	f002 fb9b 	bl	800cfd8 <round>
 800a8a2:	ec54 3b10 	vmov	r3, r4, d0
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	4621      	mov	r1, r4
 800a8aa:	f7f6 f981 	bl	8000bb0 <__aeabi_d2iz>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	617b      	str	r3, [r7, #20]
  if (((pulse>hservo->bmin_pulse) && (pulse<hservo->bmax_pulse)) || robot.state == CONFIGURATION)
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	699a      	ldr	r2, [r3, #24]
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	429a      	cmp	r2, r3
 800a8ba:	da04      	bge.n	800a8c6 <Servo_SetAngle+0x86>
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	429a      	cmp	r2, r3
 800a8c4:	dc03      	bgt.n	800a8ce <Servo_SetAngle+0x8e>
 800a8c6:	4b20      	ldr	r3, [pc, #128]	; (800a948 <Servo_SetAngle+0x108>)
 800a8c8:	781b      	ldrb	r3, [r3, #0]
 800a8ca:	2b03      	cmp	r3, #3
 800a8cc:	d12e      	bne.n	800a92c <Servo_SetAngle+0xec>
  {
    hservo->pulse=pulse;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	697a      	ldr	r2, [r7, #20]
 800a8d2:	609a      	str	r2, [r3, #8]
    hservo->pulse_outlimits=0;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	60da      	str	r2, [r3, #12]
    hservo->angle=angle;
 800a8da:	68fa      	ldr	r2, [r7, #12]
 800a8dc:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a8e0:	e9c2 3404 	strd	r3, r4, [r2, #16]
    __HAL_TIM_SET_COMPARE(hservo->htim, hservo->timer_channel, pulse);
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d105      	bne.n	800a8f8 <Servo_SetAngle+0xb8>
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	697a      	ldr	r2, [r7, #20]
 800a8f4:	635a      	str	r2, [r3, #52]	; 0x34
 800a8f6:	e021      	b.n	800a93c <Servo_SetAngle+0xfc>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	2b04      	cmp	r3, #4
 800a8fe:	d105      	bne.n	800a90c <Servo_SetAngle+0xcc>
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	697a      	ldr	r2, [r7, #20]
 800a908:	639a      	str	r2, [r3, #56]	; 0x38
 800a90a:	e017      	b.n	800a93c <Servo_SetAngle+0xfc>
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	2b08      	cmp	r3, #8
 800a912:	d105      	bne.n	800a920 <Servo_SetAngle+0xe0>
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	697a      	ldr	r2, [r7, #20]
 800a91c:	63da      	str	r2, [r3, #60]	; 0x3c
 800a91e:	e00d      	b.n	800a93c <Servo_SetAngle+0xfc>
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	697a      	ldr	r2, [r7, #20]
 800a928:	641a      	str	r2, [r3, #64]	; 0x40
 800a92a:	e007      	b.n	800a93c <Servo_SetAngle+0xfc>
  }
  else
  {
    hservo->pulse_outlimits=pulse;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	697a      	ldr	r2, [r7, #20]
 800a930:	60da      	str	r2, [r3, #12]
    hservo->angle=angle;
 800a932:	68fa      	ldr	r2, [r7, #12]
 800a934:	e897 0018 	ldmia.w	r7, {r3, r4}
 800a938:	e9c2 3404 	strd	r3, r4, [r2, #16]
  }
}
 800a93c:	bf00      	nop
 800a93e:	371c      	adds	r7, #28
 800a940:	46bd      	mov	sp, r7
 800a942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a944:	f3af 8000 	nop.w
 800a948:	200035e8 	.word	0x200035e8
 800a94c:	54442d18 	.word	0x54442d18
 800a950:	3fe921fb 	.word	0x3fe921fb

0800a954 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a954:	b480      	push	{r7}
 800a956:	b083      	sub	sp, #12
 800a958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a95a:	2300      	movs	r3, #0
 800a95c:	607b      	str	r3, [r7, #4]
 800a95e:	4a10      	ldr	r2, [pc, #64]	; (800a9a0 <HAL_MspInit+0x4c>)
 800a960:	4b0f      	ldr	r3, [pc, #60]	; (800a9a0 <HAL_MspInit+0x4c>)
 800a962:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a964:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a968:	6453      	str	r3, [r2, #68]	; 0x44
 800a96a:	4b0d      	ldr	r3, [pc, #52]	; (800a9a0 <HAL_MspInit+0x4c>)
 800a96c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a96e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a972:	607b      	str	r3, [r7, #4]
 800a974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a976:	2300      	movs	r3, #0
 800a978:	603b      	str	r3, [r7, #0]
 800a97a:	4a09      	ldr	r2, [pc, #36]	; (800a9a0 <HAL_MspInit+0x4c>)
 800a97c:	4b08      	ldr	r3, [pc, #32]	; (800a9a0 <HAL_MspInit+0x4c>)
 800a97e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a980:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a984:	6413      	str	r3, [r2, #64]	; 0x40
 800a986:	4b06      	ldr	r3, [pc, #24]	; (800a9a0 <HAL_MspInit+0x4c>)
 800a988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a98a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a98e:	603b      	str	r3, [r7, #0]
 800a990:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a992:	bf00      	nop
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	40023800 	.word	0x40023800

0800a9a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b08a      	sub	sp, #40	; 0x28
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a9ac:	f107 0314 	add.w	r3, r7, #20
 800a9b0:	2200      	movs	r2, #0
 800a9b2:	601a      	str	r2, [r3, #0]
 800a9b4:	605a      	str	r2, [r3, #4]
 800a9b6:	609a      	str	r2, [r3, #8]
 800a9b8:	60da      	str	r2, [r3, #12]
 800a9ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	4a17      	ldr	r2, [pc, #92]	; (800aa20 <HAL_ADC_MspInit+0x7c>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d127      	bne.n	800aa16 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	613b      	str	r3, [r7, #16]
 800a9ca:	4a16      	ldr	r2, [pc, #88]	; (800aa24 <HAL_ADC_MspInit+0x80>)
 800a9cc:	4b15      	ldr	r3, [pc, #84]	; (800aa24 <HAL_ADC_MspInit+0x80>)
 800a9ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a9d4:	6453      	str	r3, [r2, #68]	; 0x44
 800a9d6:	4b13      	ldr	r3, [pc, #76]	; (800aa24 <HAL_ADC_MspInit+0x80>)
 800a9d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9de:	613b      	str	r3, [r7, #16]
 800a9e0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9e2:	2300      	movs	r3, #0
 800a9e4:	60fb      	str	r3, [r7, #12]
 800a9e6:	4a0f      	ldr	r2, [pc, #60]	; (800aa24 <HAL_ADC_MspInit+0x80>)
 800a9e8:	4b0e      	ldr	r3, [pc, #56]	; (800aa24 <HAL_ADC_MspInit+0x80>)
 800a9ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9ec:	f043 0301 	orr.w	r3, r3, #1
 800a9f0:	6313      	str	r3, [r2, #48]	; 0x30
 800a9f2:	4b0c      	ldr	r3, [pc, #48]	; (800aa24 <HAL_ADC_MspInit+0x80>)
 800a9f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a9f6:	f003 0301 	and.w	r3, r3, #1
 800a9fa:	60fb      	str	r3, [r7, #12]
 800a9fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA4     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = ADC_IN_Pin;
 800a9fe:	2310      	movs	r3, #16
 800aa00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800aa02:	2303      	movs	r3, #3
 800aa04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa06:	2300      	movs	r3, #0
 800aa08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC_IN_GPIO_Port, &GPIO_InitStruct);
 800aa0a:	f107 0314 	add.w	r3, r7, #20
 800aa0e:	4619      	mov	r1, r3
 800aa10:	4805      	ldr	r0, [pc, #20]	; (800aa28 <HAL_ADC_MspInit+0x84>)
 800aa12:	f7f7 fa95 	bl	8001f40 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800aa16:	bf00      	nop
 800aa18:	3728      	adds	r7, #40	; 0x28
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd80      	pop	{r7, pc}
 800aa1e:	bf00      	nop
 800aa20:	40012000 	.word	0x40012000
 800aa24:	40023800 	.word	0x40023800
 800aa28:	40020000 	.word	0x40020000

0800aa2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08a      	sub	sp, #40	; 0x28
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa34:	f107 0314 	add.w	r3, r7, #20
 800aa38:	2200      	movs	r2, #0
 800aa3a:	601a      	str	r2, [r3, #0]
 800aa3c:	605a      	str	r2, [r3, #4]
 800aa3e:	609a      	str	r2, [r3, #8]
 800aa40:	60da      	str	r2, [r3, #12]
 800aa42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a19      	ldr	r2, [pc, #100]	; (800aab0 <HAL_I2C_MspInit+0x84>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d12b      	bne.n	800aaa6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800aa4e:	2300      	movs	r3, #0
 800aa50:	613b      	str	r3, [r7, #16]
 800aa52:	4a18      	ldr	r2, [pc, #96]	; (800aab4 <HAL_I2C_MspInit+0x88>)
 800aa54:	4b17      	ldr	r3, [pc, #92]	; (800aab4 <HAL_I2C_MspInit+0x88>)
 800aa56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa58:	f043 0302 	orr.w	r3, r3, #2
 800aa5c:	6313      	str	r3, [r2, #48]	; 0x30
 800aa5e:	4b15      	ldr	r3, [pc, #84]	; (800aab4 <HAL_I2C_MspInit+0x88>)
 800aa60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aa62:	f003 0302 	and.w	r3, r3, #2
 800aa66:	613b      	str	r3, [r7, #16]
 800aa68:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SCA_Pin;
 800aa6a:	23c0      	movs	r3, #192	; 0xc0
 800aa6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800aa6e:	2312      	movs	r3, #18
 800aa70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800aa72:	2301      	movs	r3, #1
 800aa74:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa76:	2303      	movs	r3, #3
 800aa78:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800aa7a:	2304      	movs	r3, #4
 800aa7c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800aa7e:	f107 0314 	add.w	r3, r7, #20
 800aa82:	4619      	mov	r1, r3
 800aa84:	480c      	ldr	r0, [pc, #48]	; (800aab8 <HAL_I2C_MspInit+0x8c>)
 800aa86:	f7f7 fa5b 	bl	8001f40 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	60fb      	str	r3, [r7, #12]
 800aa8e:	4a09      	ldr	r2, [pc, #36]	; (800aab4 <HAL_I2C_MspInit+0x88>)
 800aa90:	4b08      	ldr	r3, [pc, #32]	; (800aab4 <HAL_I2C_MspInit+0x88>)
 800aa92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa94:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800aa98:	6413      	str	r3, [r2, #64]	; 0x40
 800aa9a:	4b06      	ldr	r3, [pc, #24]	; (800aab4 <HAL_I2C_MspInit+0x88>)
 800aa9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aaa2:	60fb      	str	r3, [r7, #12]
 800aaa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800aaa6:	bf00      	nop
 800aaa8:	3728      	adds	r7, #40	; 0x28
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}
 800aaae:	bf00      	nop
 800aab0:	40005400 	.word	0x40005400
 800aab4:	40023800 	.word	0x40023800
 800aab8:	40020400 	.word	0x40020400

0800aabc <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	4a05      	ldr	r2, [pc, #20]	; (800aae0 <HAL_RTC_MspInit+0x24>)
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d102      	bne.n	800aad4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800aace:	4b05      	ldr	r3, [pc, #20]	; (800aae4 <HAL_RTC_MspInit+0x28>)
 800aad0:	2201      	movs	r2, #1
 800aad2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800aad4:	bf00      	nop
 800aad6:	370c      	adds	r7, #12
 800aad8:	46bd      	mov	sp, r7
 800aada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aade:	4770      	bx	lr
 800aae0:	40002800 	.word	0x40002800
 800aae4:	42470e3c 	.word	0x42470e3c

0800aae8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b08a      	sub	sp, #40	; 0x28
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aaf0:	f107 0314 	add.w	r3, r7, #20
 800aaf4:	2200      	movs	r2, #0
 800aaf6:	601a      	str	r2, [r3, #0]
 800aaf8:	605a      	str	r2, [r3, #4]
 800aafa:	609a      	str	r2, [r3, #8]
 800aafc:	60da      	str	r2, [r3, #12]
 800aafe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	4a47      	ldr	r2, [pc, #284]	; (800ac24 <HAL_SPI_MspInit+0x13c>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	f040 8088 	bne.w	800ac1c <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	613b      	str	r3, [r7, #16]
 800ab10:	4a45      	ldr	r2, [pc, #276]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab12:	4b45      	ldr	r3, [pc, #276]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ab1a:	6413      	str	r3, [r2, #64]	; 0x40
 800ab1c:	4b42      	ldr	r3, [pc, #264]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ab24:	613b      	str	r3, [r7, #16]
 800ab26:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab28:	2300      	movs	r3, #0
 800ab2a:	60fb      	str	r3, [r7, #12]
 800ab2c:	4a3e      	ldr	r2, [pc, #248]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab2e:	4b3e      	ldr	r3, [pc, #248]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab32:	f043 0304 	orr.w	r3, r3, #4
 800ab36:	6313      	str	r3, [r2, #48]	; 0x30
 800ab38:	4b3b      	ldr	r3, [pc, #236]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab3c:	f003 0304 	and.w	r3, r3, #4
 800ab40:	60fb      	str	r3, [r7, #12]
 800ab42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab44:	2300      	movs	r3, #0
 800ab46:	60bb      	str	r3, [r7, #8]
 800ab48:	4a37      	ldr	r2, [pc, #220]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab4a:	4b37      	ldr	r3, [pc, #220]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab4e:	f043 0302 	orr.w	r3, r3, #2
 800ab52:	6313      	str	r3, [r2, #48]	; 0x30
 800ab54:	4b34      	ldr	r3, [pc, #208]	; (800ac28 <HAL_SPI_MspInit+0x140>)
 800ab56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab58:	f003 0302 	and.w	r3, r3, #2
 800ab5c:	60bb      	str	r3, [r7, #8]
 800ab5e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800ab60:	2302      	movs	r3, #2
 800ab62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab64:	2302      	movs	r3, #2
 800ab66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab6c:	2303      	movs	r3, #3
 800ab6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800ab70:	2307      	movs	r3, #7
 800ab72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab74:	f107 0314 	add.w	r3, r7, #20
 800ab78:	4619      	mov	r1, r3
 800ab7a:	482c      	ldr	r0, [pc, #176]	; (800ac2c <HAL_SPI_MspInit+0x144>)
 800ab7c:	f7f7 f9e0 	bl	8001f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800ab80:	2304      	movs	r3, #4
 800ab82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab84:	2302      	movs	r3, #2
 800ab86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab88:	2300      	movs	r3, #0
 800ab8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab8c:	2303      	movs	r3, #3
 800ab8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800ab90:	2305      	movs	r3, #5
 800ab92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab94:	f107 0314 	add.w	r3, r7, #20
 800ab98:	4619      	mov	r1, r3
 800ab9a:	4824      	ldr	r0, [pc, #144]	; (800ac2c <HAL_SPI_MspInit+0x144>)
 800ab9c:	f7f7 f9d0 	bl	8001f40 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800aba0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aba4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aba6:	2302      	movs	r3, #2
 800aba8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800abaa:	2300      	movs	r3, #0
 800abac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800abae:	2303      	movs	r3, #3
 800abb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800abb2:	2305      	movs	r3, #5
 800abb4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800abb6:	f107 0314 	add.w	r3, r7, #20
 800abba:	4619      	mov	r1, r3
 800abbc:	481c      	ldr	r0, [pc, #112]	; (800ac30 <HAL_SPI_MspInit+0x148>)
 800abbe:	f7f7 f9bf 	bl	8001f40 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800abc2:	4b1c      	ldr	r3, [pc, #112]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abc4:	4a1c      	ldr	r2, [pc, #112]	; (800ac38 <HAL_SPI_MspInit+0x150>)
 800abc6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 800abc8:	4b1a      	ldr	r3, [pc, #104]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abca:	2200      	movs	r2, #0
 800abcc:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800abce:	4b19      	ldr	r3, [pc, #100]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abd0:	2200      	movs	r2, #0
 800abd2:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800abd4:	4b17      	ldr	r3, [pc, #92]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abd6:	2200      	movs	r2, #0
 800abd8:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800abda:	4b16      	ldr	r3, [pc, #88]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800abe0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800abe2:	4b14      	ldr	r3, [pc, #80]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abe4:	2200      	movs	r2, #0
 800abe6:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800abe8:	4b12      	ldr	r3, [pc, #72]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abea:	2200      	movs	r2, #0
 800abec:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800abee:	4b11      	ldr	r3, [pc, #68]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abf0:	2200      	movs	r2, #0
 800abf2:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800abf4:	4b0f      	ldr	r3, [pc, #60]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abf6:	2200      	movs	r2, #0
 800abf8:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800abfa:	4b0e      	ldr	r3, [pc, #56]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800ac00:	480c      	ldr	r0, [pc, #48]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800ac02:	f7f6 fe0d 	bl	8001820 <HAL_DMA_Init>
 800ac06:	4603      	mov	r3, r0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d001      	beq.n	800ac10 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 800ac0c:	f7fc fa78 	bl	8007100 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	4a08      	ldr	r2, [pc, #32]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800ac14:	64da      	str	r2, [r3, #76]	; 0x4c
 800ac16:	4a07      	ldr	r2, [pc, #28]	; (800ac34 <HAL_SPI_MspInit+0x14c>)
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800ac1c:	bf00      	nop
 800ac1e:	3728      	adds	r7, #40	; 0x28
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	40003800 	.word	0x40003800
 800ac28:	40023800 	.word	0x40023800
 800ac2c:	40020800 	.word	0x40020800
 800ac30:	40020400 	.word	0x40020400
 800ac34:	20000588 	.word	0x20000588
 800ac38:	40026058 	.word	0x40026058

0800ac3c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b08c      	sub	sp, #48	; 0x30
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4a62      	ldr	r2, [pc, #392]	; (800add4 <HAL_TIM_Base_MspInit+0x198>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d10e      	bne.n	800ac6c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800ac4e:	2300      	movs	r3, #0
 800ac50:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ac52:	4a61      	ldr	r2, [pc, #388]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ac54:	4b60      	ldr	r3, [pc, #384]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ac56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac58:	f043 0301 	orr.w	r3, r3, #1
 800ac5c:	6453      	str	r3, [r2, #68]	; 0x44
 800ac5e:	4b5e      	ldr	r3, [pc, #376]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ac60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac62:	f003 0301 	and.w	r3, r3, #1
 800ac66:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ac68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 800ac6a:	e0ae      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac74:	d10e      	bne.n	800ac94 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ac76:	2300      	movs	r3, #0
 800ac78:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac7a:	4a57      	ldr	r2, [pc, #348]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ac7c:	4b56      	ldr	r3, [pc, #344]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ac7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac80:	f043 0301 	orr.w	r3, r3, #1
 800ac84:	6413      	str	r3, [r2, #64]	; 0x40
 800ac86:	4b54      	ldr	r3, [pc, #336]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ac88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac8a:	f003 0301 	and.w	r3, r3, #1
 800ac8e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ac90:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800ac92:	e09a      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a50      	ldr	r2, [pc, #320]	; (800addc <HAL_TIM_Base_MspInit+0x1a0>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d10e      	bne.n	800acbc <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800ac9e:	2300      	movs	r3, #0
 800aca0:	627b      	str	r3, [r7, #36]	; 0x24
 800aca2:	4a4d      	ldr	r2, [pc, #308]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800aca4:	4b4c      	ldr	r3, [pc, #304]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800aca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aca8:	f043 0302 	orr.w	r3, r3, #2
 800acac:	6413      	str	r3, [r2, #64]	; 0x40
 800acae:	4b4a      	ldr	r3, [pc, #296]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800acb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acb2:	f003 0302 	and.w	r3, r3, #2
 800acb6:	627b      	str	r3, [r7, #36]	; 0x24
 800acb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800acba:	e086      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM8)
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4a47      	ldr	r2, [pc, #284]	; (800ade0 <HAL_TIM_Base_MspInit+0x1a4>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d116      	bne.n	800acf4 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800acc6:	2300      	movs	r3, #0
 800acc8:	623b      	str	r3, [r7, #32]
 800acca:	4a43      	ldr	r2, [pc, #268]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800accc:	4b42      	ldr	r3, [pc, #264]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800acce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acd0:	f043 0302 	orr.w	r3, r3, #2
 800acd4:	6453      	str	r3, [r2, #68]	; 0x44
 800acd6:	4b40      	ldr	r3, [pc, #256]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800acd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acda:	f003 0302 	and.w	r3, r3, #2
 800acde:	623b      	str	r3, [r7, #32]
 800ace0:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800ace2:	2200      	movs	r2, #0
 800ace4:	2100      	movs	r1, #0
 800ace6:	202c      	movs	r0, #44	; 0x2c
 800ace8:	f7f6 fd63 	bl	80017b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800acec:	202c      	movs	r0, #44	; 0x2c
 800acee:	f7f6 fd7c 	bl	80017ea <HAL_NVIC_EnableIRQ>
}
 800acf2:	e06a      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM10)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a3a      	ldr	r2, [pc, #232]	; (800ade4 <HAL_TIM_Base_MspInit+0x1a8>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d10e      	bne.n	800ad1c <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800acfe:	2300      	movs	r3, #0
 800ad00:	61fb      	str	r3, [r7, #28]
 800ad02:	4a35      	ldr	r2, [pc, #212]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad04:	4b34      	ldr	r3, [pc, #208]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ad0c:	6453      	str	r3, [r2, #68]	; 0x44
 800ad0e:	4b32      	ldr	r3, [pc, #200]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad16:	61fb      	str	r3, [r7, #28]
 800ad18:	69fb      	ldr	r3, [r7, #28]
}
 800ad1a:	e056      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	4a31      	ldr	r2, [pc, #196]	; (800ade8 <HAL_TIM_Base_MspInit+0x1ac>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d10e      	bne.n	800ad44 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800ad26:	2300      	movs	r3, #0
 800ad28:	61bb      	str	r3, [r7, #24]
 800ad2a:	4a2b      	ldr	r2, [pc, #172]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad2c:	4b2a      	ldr	r3, [pc, #168]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ad34:	6453      	str	r3, [r2, #68]	; 0x44
 800ad36:	4b28      	ldr	r3, [pc, #160]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ad3e:	61bb      	str	r3, [r7, #24]
 800ad40:	69bb      	ldr	r3, [r7, #24]
}
 800ad42:	e042      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM12)
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	4a28      	ldr	r2, [pc, #160]	; (800adec <HAL_TIM_Base_MspInit+0x1b0>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d10e      	bne.n	800ad6c <HAL_TIM_Base_MspInit+0x130>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800ad4e:	2300      	movs	r3, #0
 800ad50:	617b      	str	r3, [r7, #20]
 800ad52:	4a21      	ldr	r2, [pc, #132]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad54:	4b20      	ldr	r3, [pc, #128]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad5c:	6413      	str	r3, [r2, #64]	; 0x40
 800ad5e:	4b1e      	ldr	r3, [pc, #120]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad66:	617b      	str	r3, [r7, #20]
 800ad68:	697b      	ldr	r3, [r7, #20]
}
 800ad6a:	e02e      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM13)
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	4a1f      	ldr	r2, [pc, #124]	; (800adf0 <HAL_TIM_Base_MspInit+0x1b4>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d116      	bne.n	800ada4 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM13_CLK_ENABLE();
 800ad76:	2300      	movs	r3, #0
 800ad78:	613b      	str	r3, [r7, #16]
 800ad7a:	4a17      	ldr	r2, [pc, #92]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad7c:	4b16      	ldr	r3, [pc, #88]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad84:	6413      	str	r3, [r2, #64]	; 0x40
 800ad86:	4b14      	ldr	r3, [pc, #80]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800ad88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad8e:	613b      	str	r3, [r7, #16]
 800ad90:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 800ad92:	2200      	movs	r2, #0
 800ad94:	2100      	movs	r1, #0
 800ad96:	202c      	movs	r0, #44	; 0x2c
 800ad98:	f7f6 fd0b 	bl	80017b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800ad9c:	202c      	movs	r0, #44	; 0x2c
 800ad9e:	f7f6 fd24 	bl	80017ea <HAL_NVIC_EnableIRQ>
}
 800ada2:	e012      	b.n	800adca <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM14)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a12      	ldr	r2, [pc, #72]	; (800adf4 <HAL_TIM_Base_MspInit+0x1b8>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d10d      	bne.n	800adca <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800adae:	2300      	movs	r3, #0
 800adb0:	60fb      	str	r3, [r7, #12]
 800adb2:	4a09      	ldr	r2, [pc, #36]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800adb4:	4b08      	ldr	r3, [pc, #32]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800adb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800adbc:	6413      	str	r3, [r2, #64]	; 0x40
 800adbe:	4b06      	ldr	r3, [pc, #24]	; (800add8 <HAL_TIM_Base_MspInit+0x19c>)
 800adc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adc6:	60fb      	str	r3, [r7, #12]
 800adc8:	68fb      	ldr	r3, [r7, #12]
}
 800adca:	bf00      	nop
 800adcc:	3730      	adds	r7, #48	; 0x30
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	40010000 	.word	0x40010000
 800add8:	40023800 	.word	0x40023800
 800addc:	40000400 	.word	0x40000400
 800ade0:	40010400 	.word	0x40010400
 800ade4:	40014400 	.word	0x40014400
 800ade8:	40014800 	.word	0x40014800
 800adec:	40001800 	.word	0x40001800
 800adf0:	40001c00 	.word	0x40001c00
 800adf4:	40002000 	.word	0x40002000

0800adf8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800adf8:	b480      	push	{r7}
 800adfa:	b085      	sub	sp, #20
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM5)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	4a0b      	ldr	r2, [pc, #44]	; (800ae34 <HAL_TIM_PWM_MspInit+0x3c>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d10d      	bne.n	800ae26 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	60fb      	str	r3, [r7, #12]
 800ae0e:	4a0a      	ldr	r2, [pc, #40]	; (800ae38 <HAL_TIM_PWM_MspInit+0x40>)
 800ae10:	4b09      	ldr	r3, [pc, #36]	; (800ae38 <HAL_TIM_PWM_MspInit+0x40>)
 800ae12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae14:	f043 0308 	orr.w	r3, r3, #8
 800ae18:	6413      	str	r3, [r2, #64]	; 0x40
 800ae1a:	4b07      	ldr	r3, [pc, #28]	; (800ae38 <HAL_TIM_PWM_MspInit+0x40>)
 800ae1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ae1e:	f003 0308 	and.w	r3, r3, #8
 800ae22:	60fb      	str	r3, [r7, #12]
 800ae24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800ae26:	bf00      	nop
 800ae28:	3714      	adds	r7, #20
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae30:	4770      	bx	lr
 800ae32:	bf00      	nop
 800ae34:	40000c00 	.word	0x40000c00
 800ae38:	40023800 	.word	0x40023800

0800ae3c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b092      	sub	sp, #72	; 0x48
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae44:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ae48:	2200      	movs	r2, #0
 800ae4a:	601a      	str	r2, [r3, #0]
 800ae4c:	605a      	str	r2, [r3, #4]
 800ae4e:	609a      	str	r2, [r3, #8]
 800ae50:	60da      	str	r2, [r3, #12]
 800ae52:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	4a9d      	ldr	r2, [pc, #628]	; (800b0d0 <HAL_TIM_MspPostInit+0x294>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d11f      	bne.n	800ae9e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae5e:	2300      	movs	r3, #0
 800ae60:	633b      	str	r3, [r7, #48]	; 0x30
 800ae62:	4a9c      	ldr	r2, [pc, #624]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800ae64:	4b9b      	ldr	r3, [pc, #620]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800ae66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae68:	f043 0301 	orr.w	r3, r3, #1
 800ae6c:	6313      	str	r3, [r2, #48]	; 0x30
 800ae6e:	4b99      	ldr	r3, [pc, #612]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800ae70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae72:	f003 0301 	and.w	r3, r3, #1
 800ae76:	633b      	str	r3, [r7, #48]	; 0x30
 800ae78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = S15i2_Pin|S09x2_Pin|S18_Pin|S17_Pin;
 800ae7a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800ae7e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae80:	2302      	movs	r3, #2
 800ae82:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae84:	2300      	movs	r3, #0
 800ae86:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae90:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800ae94:	4619      	mov	r1, r3
 800ae96:	4890      	ldr	r0, [pc, #576]	; (800b0d8 <HAL_TIM_MspPostInit+0x29c>)
 800ae98:	f7f7 f852 	bl	8001f40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 800ae9c:	e174      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM2)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aea6:	d13e      	bne.n	800af26 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800aea8:	2300      	movs	r3, #0
 800aeaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aeac:	4a89      	ldr	r2, [pc, #548]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800aeae:	4b89      	ldr	r3, [pc, #548]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800aeb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeb2:	f043 0302 	orr.w	r3, r3, #2
 800aeb6:	6313      	str	r3, [r2, #48]	; 0x30
 800aeb8:	4b86      	ldr	r3, [pc, #536]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800aeba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aebc:	f003 0302 	and.w	r3, r3, #2
 800aec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aec4:	2300      	movs	r3, #0
 800aec6:	62bb      	str	r3, [r7, #40]	; 0x28
 800aec8:	4a82      	ldr	r2, [pc, #520]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800aeca:	4b82      	ldr	r3, [pc, #520]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800aecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aece:	f043 0301 	orr.w	r3, r3, #1
 800aed2:	6313      	str	r3, [r2, #48]	; 0x30
 800aed4:	4b7f      	ldr	r3, [pc, #508]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800aed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aed8:	f003 0301 	and.w	r3, r3, #1
 800aedc:	62bb      	str	r3, [r7, #40]	; 0x28
 800aede:	6abb      	ldr	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pin = S02_Pin|S03_Pin|S14x3_Pin;
 800aee0:	f240 430c 	movw	r3, #1036	; 0x40c
 800aee4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aee6:	2302      	movs	r3, #2
 800aee8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aeea:	2300      	movs	r3, #0
 800aeec:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aeee:	2300      	movs	r3, #0
 800aef0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800aef2:	2301      	movs	r3, #1
 800aef4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800aef6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800aefa:	4619      	mov	r1, r3
 800aefc:	4877      	ldr	r0, [pc, #476]	; (800b0dc <HAL_TIM_MspPostInit+0x2a0>)
 800aefe:	f7f7 f81f 	bl	8001f40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S19i3_Pin;
 800af02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af06:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af08:	2302      	movs	r3, #2
 800af0a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af0c:	2300      	movs	r3, #0
 800af0e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af10:	2300      	movs	r3, #0
 800af12:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800af14:	2301      	movs	r3, #1
 800af16:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(S19i3_GPIO_Port, &GPIO_InitStruct);
 800af18:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800af1c:	4619      	mov	r1, r3
 800af1e:	486e      	ldr	r0, [pc, #440]	; (800b0d8 <HAL_TIM_MspPostInit+0x29c>)
 800af20:	f7f7 f80e 	bl	8001f40 <HAL_GPIO_Init>
}
 800af24:	e130      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM3)
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	4a6d      	ldr	r2, [pc, #436]	; (800b0e0 <HAL_TIM_MspPostInit+0x2a4>)
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d13c      	bne.n	800afaa <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800af30:	2300      	movs	r3, #0
 800af32:	627b      	str	r3, [r7, #36]	; 0x24
 800af34:	4a67      	ldr	r2, [pc, #412]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800af36:	4b67      	ldr	r3, [pc, #412]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800af38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af3a:	f043 0301 	orr.w	r3, r3, #1
 800af3e:	6313      	str	r3, [r2, #48]	; 0x30
 800af40:	4b64      	ldr	r3, [pc, #400]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800af42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af44:	f003 0301 	and.w	r3, r3, #1
 800af48:	627b      	str	r3, [r7, #36]	; 0x24
 800af4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800af4c:	2300      	movs	r3, #0
 800af4e:	623b      	str	r3, [r7, #32]
 800af50:	4a60      	ldr	r2, [pc, #384]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800af52:	4b60      	ldr	r3, [pc, #384]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800af54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af56:	f043 0302 	orr.w	r3, r3, #2
 800af5a:	6313      	str	r3, [r2, #48]	; 0x30
 800af5c:	4b5d      	ldr	r3, [pc, #372]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800af5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af60:	f003 0302 	and.w	r3, r3, #2
 800af64:	623b      	str	r3, [r7, #32]
 800af66:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = S05i5_Pin;
 800af68:	2340      	movs	r3, #64	; 0x40
 800af6a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af6c:	2302      	movs	r3, #2
 800af6e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af70:	2300      	movs	r3, #0
 800af72:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af74:	2300      	movs	r3, #0
 800af76:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800af78:	2302      	movs	r3, #2
 800af7a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(S05i5_GPIO_Port, &GPIO_InitStruct);
 800af7c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800af80:	4619      	mov	r1, r3
 800af82:	4855      	ldr	r0, [pc, #340]	; (800b0d8 <HAL_TIM_MspPostInit+0x29c>)
 800af84:	f7f6 ffdc 	bl	8001f40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = S10_Pin|S01_Pin|S13x5_Pin;
 800af88:	2323      	movs	r3, #35	; 0x23
 800af8a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800af8c:	2302      	movs	r3, #2
 800af8e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af90:	2300      	movs	r3, #0
 800af92:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af94:	2300      	movs	r3, #0
 800af96:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800af98:	2302      	movs	r3, #2
 800af9a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800af9c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800afa0:	4619      	mov	r1, r3
 800afa2:	484e      	ldr	r0, [pc, #312]	; (800b0dc <HAL_TIM_MspPostInit+0x2a0>)
 800afa4:	f7f6 ffcc 	bl	8001f40 <HAL_GPIO_Init>
}
 800afa8:	e0ee      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM5)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a4d      	ldr	r2, [pc, #308]	; (800b0e4 <HAL_TIM_MspPostInit+0x2a8>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d11e      	bne.n	800aff2 <HAL_TIM_MspPostInit+0x1b6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800afb4:	2300      	movs	r3, #0
 800afb6:	61fb      	str	r3, [r7, #28]
 800afb8:	4a46      	ldr	r2, [pc, #280]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800afba:	4b46      	ldr	r3, [pc, #280]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800afbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afbe:	f043 0301 	orr.w	r3, r3, #1
 800afc2:	6313      	str	r3, [r2, #48]	; 0x30
 800afc4:	4b43      	ldr	r3, [pc, #268]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800afc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afc8:	f003 0301 	and.w	r3, r3, #1
 800afcc:	61fb      	str	r3, [r7, #28]
 800afce:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = S21i4_Pin|S04x4_Pin;
 800afd0:	2303      	movs	r3, #3
 800afd2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800afd4:	2302      	movs	r3, #2
 800afd6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800afd8:	2300      	movs	r3, #0
 800afda:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800afdc:	2300      	movs	r3, #0
 800afde:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800afe0:	2302      	movs	r3, #2
 800afe2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800afe4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800afe8:	4619      	mov	r1, r3
 800afea:	483b      	ldr	r0, [pc, #236]	; (800b0d8 <HAL_TIM_MspPostInit+0x29c>)
 800afec:	f7f6 ffa8 	bl	8001f40 <HAL_GPIO_Init>
}
 800aff0:	e0ca      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM8)
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	4a3c      	ldr	r2, [pc, #240]	; (800b0e8 <HAL_TIM_MspPostInit+0x2ac>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d11f      	bne.n	800b03c <HAL_TIM_MspPostInit+0x200>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800affc:	2300      	movs	r3, #0
 800affe:	61bb      	str	r3, [r7, #24]
 800b000:	4a34      	ldr	r2, [pc, #208]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b002:	4b34      	ldr	r3, [pc, #208]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b006:	f043 0304 	orr.w	r3, r3, #4
 800b00a:	6313      	str	r3, [r2, #48]	; 0x30
 800b00c:	4b31      	ldr	r3, [pc, #196]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b010:	f003 0304 	and.w	r3, r3, #4
 800b014:	61bb      	str	r3, [r7, #24]
 800b016:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = S20i6_Pin|S06x6_Pin|S07_Pin|S08_Pin;
 800b018:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800b01c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b01e:	2302      	movs	r3, #2
 800b020:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b022:	2300      	movs	r3, #0
 800b024:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b026:	2300      	movs	r3, #0
 800b028:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800b02a:	2303      	movs	r3, #3
 800b02c:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b02e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b032:	4619      	mov	r1, r3
 800b034:	482d      	ldr	r0, [pc, #180]	; (800b0ec <HAL_TIM_MspPostInit+0x2b0>)
 800b036:	f7f6 ff83 	bl	8001f40 <HAL_GPIO_Init>
}
 800b03a:	e0a5      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM10)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	4a2b      	ldr	r2, [pc, #172]	; (800b0f0 <HAL_TIM_MspPostInit+0x2b4>)
 800b042:	4293      	cmp	r3, r2
 800b044:	d11f      	bne.n	800b086 <HAL_TIM_MspPostInit+0x24a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b046:	2300      	movs	r3, #0
 800b048:	617b      	str	r3, [r7, #20]
 800b04a:	4a22      	ldr	r2, [pc, #136]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b04c:	4b21      	ldr	r3, [pc, #132]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b04e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b050:	f043 0302 	orr.w	r3, r3, #2
 800b054:	6313      	str	r3, [r2, #48]	; 0x30
 800b056:	4b1f      	ldr	r3, [pc, #124]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b05a:	f003 0302 	and.w	r3, r3, #2
 800b05e:	617b      	str	r3, [r7, #20]
 800b060:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = S16_Pin;
 800b062:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b066:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b068:	2302      	movs	r3, #2
 800b06a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b06c:	2300      	movs	r3, #0
 800b06e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b070:	2300      	movs	r3, #0
 800b072:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 800b074:	2303      	movs	r3, #3
 800b076:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(S16_GPIO_Port, &GPIO_InitStruct);
 800b078:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b07c:	4619      	mov	r1, r3
 800b07e:	4817      	ldr	r0, [pc, #92]	; (800b0dc <HAL_TIM_MspPostInit+0x2a0>)
 800b080:	f7f6 ff5e 	bl	8001f40 <HAL_GPIO_Init>
}
 800b084:	e080      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM11)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	4a1a      	ldr	r2, [pc, #104]	; (800b0f4 <HAL_TIM_MspPostInit+0x2b8>)
 800b08c:	4293      	cmp	r3, r2
 800b08e:	d133      	bne.n	800b0f8 <HAL_TIM_MspPostInit+0x2bc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b090:	2300      	movs	r3, #0
 800b092:	613b      	str	r3, [r7, #16]
 800b094:	4a0f      	ldr	r2, [pc, #60]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b096:	4b0f      	ldr	r3, [pc, #60]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b09a:	f043 0302 	orr.w	r3, r3, #2
 800b09e:	6313      	str	r3, [r2, #48]	; 0x30
 800b0a0:	4b0c      	ldr	r3, [pc, #48]	; (800b0d4 <HAL_TIM_MspPostInit+0x298>)
 800b0a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0a4:	f003 0302 	and.w	r3, r3, #2
 800b0a8:	613b      	str	r3, [r7, #16]
 800b0aa:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = S12_Pin;
 800b0ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b0b0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0b2:	2302      	movs	r3, #2
 800b0b4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0b6:	2300      	movs	r3, #0
 800b0b8:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 800b0be:	2303      	movs	r3, #3
 800b0c0:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(S12_GPIO_Port, &GPIO_InitStruct);
 800b0c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	4804      	ldr	r0, [pc, #16]	; (800b0dc <HAL_TIM_MspPostInit+0x2a0>)
 800b0ca:	f7f6 ff39 	bl	8001f40 <HAL_GPIO_Init>
}
 800b0ce:	e05b      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
 800b0d0:	40010000 	.word	0x40010000
 800b0d4:	40023800 	.word	0x40023800
 800b0d8:	40020000 	.word	0x40020000
 800b0dc:	40020400 	.word	0x40020400
 800b0e0:	40000400 	.word	0x40000400
 800b0e4:	40000c00 	.word	0x40000c00
 800b0e8:	40010400 	.word	0x40010400
 800b0ec:	40020800 	.word	0x40020800
 800b0f0:	40014400 	.word	0x40014400
 800b0f4:	40014800 	.word	0x40014800
  else if(htim->Instance==TIM12)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a24      	ldr	r2, [pc, #144]	; (800b190 <HAL_TIM_MspPostInit+0x354>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d11f      	bne.n	800b142 <HAL_TIM_MspPostInit+0x306>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b102:	2300      	movs	r3, #0
 800b104:	60fb      	str	r3, [r7, #12]
 800b106:	4a23      	ldr	r2, [pc, #140]	; (800b194 <HAL_TIM_MspPostInit+0x358>)
 800b108:	4b22      	ldr	r3, [pc, #136]	; (800b194 <HAL_TIM_MspPostInit+0x358>)
 800b10a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b10c:	f043 0302 	orr.w	r3, r3, #2
 800b110:	6313      	str	r3, [r2, #48]	; 0x30
 800b112:	4b20      	ldr	r3, [pc, #128]	; (800b194 <HAL_TIM_MspPostInit+0x358>)
 800b114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b116:	f003 0302 	and.w	r3, r3, #2
 800b11a:	60fb      	str	r3, [r7, #12]
 800b11c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = S22i1_Pin;
 800b11e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b122:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b124:	2302      	movs	r3, #2
 800b126:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b128:	2300      	movs	r3, #0
 800b12a:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b12c:	2300      	movs	r3, #0
 800b12e:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800b130:	2309      	movs	r3, #9
 800b132:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(S22i1_GPIO_Port, &GPIO_InitStruct);
 800b134:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b138:	4619      	mov	r1, r3
 800b13a:	4817      	ldr	r0, [pc, #92]	; (800b198 <HAL_TIM_MspPostInit+0x35c>)
 800b13c:	f7f6 ff00 	bl	8001f40 <HAL_GPIO_Init>
}
 800b140:	e022      	b.n	800b188 <HAL_TIM_MspPostInit+0x34c>
  else if(htim->Instance==TIM14)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4a15      	ldr	r2, [pc, #84]	; (800b19c <HAL_TIM_MspPostInit+0x360>)
 800b148:	4293      	cmp	r3, r2
 800b14a:	d11d      	bne.n	800b188 <HAL_TIM_MspPostInit+0x34c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b14c:	2300      	movs	r3, #0
 800b14e:	60bb      	str	r3, [r7, #8]
 800b150:	4a10      	ldr	r2, [pc, #64]	; (800b194 <HAL_TIM_MspPostInit+0x358>)
 800b152:	4b10      	ldr	r3, [pc, #64]	; (800b194 <HAL_TIM_MspPostInit+0x358>)
 800b154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b156:	f043 0301 	orr.w	r3, r3, #1
 800b15a:	6313      	str	r3, [r2, #48]	; 0x30
 800b15c:	4b0d      	ldr	r3, [pc, #52]	; (800b194 <HAL_TIM_MspPostInit+0x358>)
 800b15e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b160:	f003 0301 	and.w	r3, r3, #1
 800b164:	60bb      	str	r3, [r7, #8]
 800b166:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = S11_Pin;
 800b168:	2380      	movs	r3, #128	; 0x80
 800b16a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b16c:	2302      	movs	r3, #2
 800b16e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b170:	2300      	movs	r3, #0
 800b172:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b174:	2300      	movs	r3, #0
 800b176:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 800b178:	2309      	movs	r3, #9
 800b17a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(S11_GPIO_Port, &GPIO_InitStruct);
 800b17c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800b180:	4619      	mov	r1, r3
 800b182:	4807      	ldr	r0, [pc, #28]	; (800b1a0 <HAL_TIM_MspPostInit+0x364>)
 800b184:	f7f6 fedc 	bl	8001f40 <HAL_GPIO_Init>
}
 800b188:	bf00      	nop
 800b18a:	3748      	adds	r7, #72	; 0x48
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}
 800b190:	40001800 	.word	0x40001800
 800b194:	40023800 	.word	0x40023800
 800b198:	40020400 	.word	0x40020400
 800b19c:	40002000 	.word	0x40002000
 800b1a0:	40020000 	.word	0x40020000

0800b1a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b08e      	sub	sp, #56	; 0x38
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b1ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	601a      	str	r2, [r3, #0]
 800b1b4:	605a      	str	r2, [r3, #4]
 800b1b6:	609a      	str	r2, [r3, #8]
 800b1b8:	60da      	str	r2, [r3, #12]
 800b1ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4a4a      	ldr	r2, [pc, #296]	; (800b2ec <HAL_UART_MspInit+0x148>)
 800b1c2:	4293      	cmp	r3, r2
 800b1c4:	f040 80a0 	bne.w	800b308 <HAL_UART_MspInit+0x164>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	623b      	str	r3, [r7, #32]
 800b1cc:	4a48      	ldr	r2, [pc, #288]	; (800b2f0 <HAL_UART_MspInit+0x14c>)
 800b1ce:	4b48      	ldr	r3, [pc, #288]	; (800b2f0 <HAL_UART_MspInit+0x14c>)
 800b1d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1d6:	6413      	str	r3, [r2, #64]	; 0x40
 800b1d8:	4b45      	ldr	r3, [pc, #276]	; (800b2f0 <HAL_UART_MspInit+0x14c>)
 800b1da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b1e0:	623b      	str	r3, [r7, #32]
 800b1e2:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	61fb      	str	r3, [r7, #28]
 800b1e8:	4a41      	ldr	r2, [pc, #260]	; (800b2f0 <HAL_UART_MspInit+0x14c>)
 800b1ea:	4b41      	ldr	r3, [pc, #260]	; (800b2f0 <HAL_UART_MspInit+0x14c>)
 800b1ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1ee:	f043 0304 	orr.w	r3, r3, #4
 800b1f2:	6313      	str	r3, [r2, #48]	; 0x30
 800b1f4:	4b3e      	ldr	r3, [pc, #248]	; (800b2f0 <HAL_UART_MspInit+0x14c>)
 800b1f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1f8:	f003 0304 	and.w	r3, r3, #4
 800b1fc:	61fb      	str	r3, [r7, #28]
 800b1fe:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration    
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX 
    */
    GPIO_InitStruct.Pin = FTDI_TX_Pin|FTDI_RX_Pin;
 800b200:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800b204:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b206:	2302      	movs	r3, #2
 800b208:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b20a:	2301      	movs	r3, #1
 800b20c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b20e:	2303      	movs	r3, #3
 800b210:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800b212:	2308      	movs	r3, #8
 800b214:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b216:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b21a:	4619      	mov	r1, r3
 800b21c:	4835      	ldr	r0, [pc, #212]	; (800b2f4 <HAL_UART_MspInit+0x150>)
 800b21e:	f7f6 fe8f 	bl	8001f40 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800b222:	4b35      	ldr	r3, [pc, #212]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b224:	4a35      	ldr	r2, [pc, #212]	; (800b2fc <HAL_UART_MspInit+0x158>)
 800b226:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 800b228:	4b33      	ldr	r3, [pc, #204]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b22a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b22e:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b230:	4b31      	ldr	r3, [pc, #196]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b232:	2200      	movs	r2, #0
 800b234:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b236:	4b30      	ldr	r3, [pc, #192]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b238:	2200      	movs	r2, #0
 800b23a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b23c:	4b2e      	ldr	r3, [pc, #184]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b23e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b242:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b244:	4b2c      	ldr	r3, [pc, #176]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b246:	2200      	movs	r2, #0
 800b248:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b24a:	4b2b      	ldr	r3, [pc, #172]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b24c:	2200      	movs	r2, #0
 800b24e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800b250:	4b29      	ldr	r3, [pc, #164]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b252:	2200      	movs	r2, #0
 800b254:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b256:	4b28      	ldr	r3, [pc, #160]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b258:	2200      	movs	r2, #0
 800b25a:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b25c:	4b26      	ldr	r3, [pc, #152]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b25e:	2200      	movs	r2, #0
 800b260:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800b262:	4825      	ldr	r0, [pc, #148]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b264:	f7f6 fadc 	bl	8001820 <HAL_DMA_Init>
 800b268:	4603      	mov	r3, r0
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d001      	beq.n	800b272 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800b26e:	f7fb ff47 	bl	8007100 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	4a20      	ldr	r2, [pc, #128]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b276:	635a      	str	r2, [r3, #52]	; 0x34
 800b278:	4a1f      	ldr	r2, [pc, #124]	; (800b2f8 <HAL_UART_MspInit+0x154>)
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 800b27e:	4b20      	ldr	r3, [pc, #128]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b280:	4a20      	ldr	r2, [pc, #128]	; (800b304 <HAL_UART_MspInit+0x160>)
 800b282:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 800b284:	4b1e      	ldr	r3, [pc, #120]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b286:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b28a:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b28c:	4b1c      	ldr	r3, [pc, #112]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b28e:	2240      	movs	r2, #64	; 0x40
 800b290:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b292:	4b1b      	ldr	r3, [pc, #108]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b294:	2200      	movs	r2, #0
 800b296:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b298:	4b19      	ldr	r3, [pc, #100]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b29a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b29e:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b2a0:	4b17      	ldr	r3, [pc, #92]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b2a6:	4b16      	ldr	r3, [pc, #88]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800b2ac:	4b14      	ldr	r3, [pc, #80]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b2b2:	4b13      	ldr	r3, [pc, #76]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b2b8:	4b11      	ldr	r3, [pc, #68]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800b2be:	4810      	ldr	r0, [pc, #64]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2c0:	f7f6 faae 	bl	8001820 <HAL_DMA_Init>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	2b00      	cmp	r3, #0
 800b2c8:	d001      	beq.n	800b2ce <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800b2ca:	f7fb ff19 	bl	8007100 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	4a0b      	ldr	r2, [pc, #44]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2d2:	631a      	str	r2, [r3, #48]	; 0x30
 800b2d4:	4a0a      	ldr	r2, [pc, #40]	; (800b300 <HAL_UART_MspInit+0x15c>)
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800b2da:	2200      	movs	r2, #0
 800b2dc:	2100      	movs	r1, #0
 800b2de:	2034      	movs	r0, #52	; 0x34
 800b2e0:	f7f6 fa67 	bl	80017b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800b2e4:	2034      	movs	r0, #52	; 0x34
 800b2e6:	f7f6 fa80 	bl	80017ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800b2ea:	e161      	b.n	800b5b0 <HAL_UART_MspInit+0x40c>
 800b2ec:	40004c00 	.word	0x40004c00
 800b2f0:	40023800 	.word	0x40023800
 800b2f4:	40020800 	.word	0x40020800
 800b2f8:	20000354 	.word	0x20000354
 800b2fc:	40026040 	.word	0x40026040
 800b300:	200009d0 	.word	0x200009d0
 800b304:	40026070 	.word	0x40026070
  else if(huart->Instance==UART5)
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	4a55      	ldr	r2, [pc, #340]	; (800b464 <HAL_UART_MspInit+0x2c0>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	f040 80b8 	bne.w	800b484 <HAL_UART_MspInit+0x2e0>
    __HAL_RCC_UART5_CLK_ENABLE();
 800b314:	2300      	movs	r3, #0
 800b316:	61bb      	str	r3, [r7, #24]
 800b318:	4a53      	ldr	r2, [pc, #332]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b31a:	4b53      	ldr	r3, [pc, #332]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b31c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b31e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b322:	6413      	str	r3, [r2, #64]	; 0x40
 800b324:	4b50      	ldr	r3, [pc, #320]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b328:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b32c:	61bb      	str	r3, [r7, #24]
 800b32e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b330:	2300      	movs	r3, #0
 800b332:	617b      	str	r3, [r7, #20]
 800b334:	4a4c      	ldr	r2, [pc, #304]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b336:	4b4c      	ldr	r3, [pc, #304]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b33a:	f043 0304 	orr.w	r3, r3, #4
 800b33e:	6313      	str	r3, [r2, #48]	; 0x30
 800b340:	4b49      	ldr	r3, [pc, #292]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b344:	f003 0304 	and.w	r3, r3, #4
 800b348:	617b      	str	r3, [r7, #20]
 800b34a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800b34c:	2300      	movs	r3, #0
 800b34e:	613b      	str	r3, [r7, #16]
 800b350:	4a45      	ldr	r2, [pc, #276]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b352:	4b45      	ldr	r3, [pc, #276]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b356:	f043 0308 	orr.w	r3, r3, #8
 800b35a:	6313      	str	r3, [r2, #48]	; 0x30
 800b35c:	4b42      	ldr	r3, [pc, #264]	; (800b468 <HAL_UART_MspInit+0x2c4>)
 800b35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b360:	f003 0308 	and.w	r3, r3, #8
 800b364:	613b      	str	r3, [r7, #16]
 800b366:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = UART5_TX_Pin;
 800b368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b36c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b36e:	2302      	movs	r3, #2
 800b370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b372:	2301      	movs	r3, #1
 800b374:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b376:	2303      	movs	r3, #3
 800b378:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800b37a:	2308      	movs	r3, #8
 800b37c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(UART5_TX_GPIO_Port, &GPIO_InitStruct);
 800b37e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b382:	4619      	mov	r1, r3
 800b384:	4839      	ldr	r0, [pc, #228]	; (800b46c <HAL_UART_MspInit+0x2c8>)
 800b386:	f7f6 fddb 	bl	8001f40 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = UART5_RX_Pin;
 800b38a:	2304      	movs	r3, #4
 800b38c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b38e:	2302      	movs	r3, #2
 800b390:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b392:	2301      	movs	r3, #1
 800b394:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b396:	2303      	movs	r3, #3
 800b398:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800b39a:	2308      	movs	r3, #8
 800b39c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(UART5_RX_GPIO_Port, &GPIO_InitStruct);
 800b39e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b3a2:	4619      	mov	r1, r3
 800b3a4:	4832      	ldr	r0, [pc, #200]	; (800b470 <HAL_UART_MspInit+0x2cc>)
 800b3a6:	f7f6 fdcb 	bl	8001f40 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800b3aa:	4b32      	ldr	r3, [pc, #200]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3ac:	4a32      	ldr	r2, [pc, #200]	; (800b478 <HAL_UART_MspInit+0x2d4>)
 800b3ae:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 800b3b0:	4b30      	ldr	r3, [pc, #192]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b3b6:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b3b8:	4b2e      	ldr	r3, [pc, #184]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b3be:	4b2d      	ldr	r3, [pc, #180]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3c0:	2200      	movs	r2, #0
 800b3c2:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b3c4:	4b2b      	ldr	r3, [pc, #172]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b3ca:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b3cc:	4b29      	ldr	r3, [pc, #164]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b3d2:	4b28      	ldr	r3, [pc, #160]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 800b3d8:	4b26      	ldr	r3, [pc, #152]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3da:	2200      	movs	r2, #0
 800b3dc:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b3de:	4b25      	ldr	r3, [pc, #148]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b3e4:	4b23      	ldr	r3, [pc, #140]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800b3ea:	4822      	ldr	r0, [pc, #136]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3ec:	f7f6 fa18 	bl	8001820 <HAL_DMA_Init>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d001      	beq.n	800b3fa <HAL_UART_MspInit+0x256>
      Error_Handler();
 800b3f6:	f7fb fe83 	bl	8007100 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	4a1d      	ldr	r2, [pc, #116]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b3fe:	635a      	str	r2, [r3, #52]	; 0x34
 800b400:	4a1c      	ldr	r2, [pc, #112]	; (800b474 <HAL_UART_MspInit+0x2d0>)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 800b406:	4b1d      	ldr	r3, [pc, #116]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b408:	4a1d      	ldr	r2, [pc, #116]	; (800b480 <HAL_UART_MspInit+0x2dc>)
 800b40a:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 800b40c:	4b1b      	ldr	r3, [pc, #108]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b40e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b412:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b414:	4b19      	ldr	r3, [pc, #100]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b416:	2240      	movs	r2, #64	; 0x40
 800b418:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b41a:	4b18      	ldr	r3, [pc, #96]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b41c:	2200      	movs	r2, #0
 800b41e:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b420:	4b16      	ldr	r3, [pc, #88]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b422:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b426:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b428:	4b14      	ldr	r3, [pc, #80]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b42a:	2200      	movs	r2, #0
 800b42c:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b42e:	4b13      	ldr	r3, [pc, #76]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b430:	2200      	movs	r2, #0
 800b432:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 800b434:	4b11      	ldr	r3, [pc, #68]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b436:	2200      	movs	r2, #0
 800b438:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b43a:	4b10      	ldr	r3, [pc, #64]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b43c:	2200      	movs	r2, #0
 800b43e:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b440:	4b0e      	ldr	r3, [pc, #56]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b442:	2200      	movs	r2, #0
 800b444:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 800b446:	480d      	ldr	r0, [pc, #52]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b448:	f7f6 f9ea 	bl	8001820 <HAL_DMA_Init>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d001      	beq.n	800b456 <HAL_UART_MspInit+0x2b2>
      Error_Handler();
 800b452:	f7fb fe55 	bl	8007100 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	4a08      	ldr	r2, [pc, #32]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b45a:	631a      	str	r2, [r3, #48]	; 0x30
 800b45c:	4a07      	ldr	r2, [pc, #28]	; (800b47c <HAL_UART_MspInit+0x2d8>)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	6393      	str	r3, [r2, #56]	; 0x38
}
 800b462:	e0a5      	b.n	800b5b0 <HAL_UART_MspInit+0x40c>
 800b464:	40005000 	.word	0x40005000
 800b468:	40023800 	.word	0x40023800
 800b46c:	40020800 	.word	0x40020800
 800b470:	40020c00 	.word	0x40020c00
 800b474:	200008f0 	.word	0x200008f0
 800b478:	40026010 	.word	0x40026010
 800b47c:	20000a30 	.word	0x20000a30
 800b480:	400260b8 	.word	0x400260b8
  else if(huart->Instance==USART2)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	4a4b      	ldr	r2, [pc, #300]	; (800b5b8 <HAL_UART_MspInit+0x414>)
 800b48a:	4293      	cmp	r3, r2
 800b48c:	f040 8090 	bne.w	800b5b0 <HAL_UART_MspInit+0x40c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800b490:	2300      	movs	r3, #0
 800b492:	60fb      	str	r3, [r7, #12]
 800b494:	4a49      	ldr	r2, [pc, #292]	; (800b5bc <HAL_UART_MspInit+0x418>)
 800b496:	4b49      	ldr	r3, [pc, #292]	; (800b5bc <HAL_UART_MspInit+0x418>)
 800b498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b49a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b49e:	6413      	str	r3, [r2, #64]	; 0x40
 800b4a0:	4b46      	ldr	r3, [pc, #280]	; (800b5bc <HAL_UART_MspInit+0x418>)
 800b4a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b4a8:	60fb      	str	r3, [r7, #12]
 800b4aa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b4ac:	2300      	movs	r3, #0
 800b4ae:	60bb      	str	r3, [r7, #8]
 800b4b0:	4a42      	ldr	r2, [pc, #264]	; (800b5bc <HAL_UART_MspInit+0x418>)
 800b4b2:	4b42      	ldr	r3, [pc, #264]	; (800b5bc <HAL_UART_MspInit+0x418>)
 800b4b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4b6:	f043 0301 	orr.w	r3, r3, #1
 800b4ba:	6313      	str	r3, [r2, #48]	; 0x30
 800b4bc:	4b3f      	ldr	r3, [pc, #252]	; (800b5bc <HAL_UART_MspInit+0x418>)
 800b4be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4c0:	f003 0301 	and.w	r3, r3, #1
 800b4c4:	60bb      	str	r3, [r7, #8]
 800b4c6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART2_TX_Pin|UART2_RX_Pin;
 800b4c8:	230c      	movs	r3, #12
 800b4ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b4cc:	2302      	movs	r3, #2
 800b4ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b4d4:	2303      	movs	r3, #3
 800b4d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800b4d8:	2307      	movs	r3, #7
 800b4da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b4dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	4837      	ldr	r0, [pc, #220]	; (800b5c0 <HAL_UART_MspInit+0x41c>)
 800b4e4:	f7f6 fd2c 	bl	8001f40 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800b4e8:	4b36      	ldr	r3, [pc, #216]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b4ea:	4a37      	ldr	r2, [pc, #220]	; (800b5c8 <HAL_UART_MspInit+0x424>)
 800b4ec:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800b4ee:	4b35      	ldr	r3, [pc, #212]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b4f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b4f4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b4f6:	4b33      	ldr	r3, [pc, #204]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b4fc:	4b31      	ldr	r3, [pc, #196]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b4fe:	2200      	movs	r2, #0
 800b500:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b502:	4b30      	ldr	r3, [pc, #192]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b504:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b508:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b50a:	4b2e      	ldr	r3, [pc, #184]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b50c:	2200      	movs	r2, #0
 800b50e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b510:	4b2c      	ldr	r3, [pc, #176]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b512:	2200      	movs	r2, #0
 800b514:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800b516:	4b2b      	ldr	r3, [pc, #172]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b518:	2200      	movs	r2, #0
 800b51a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b51c:	4b29      	ldr	r3, [pc, #164]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b51e:	2200      	movs	r2, #0
 800b520:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b522:	4b28      	ldr	r3, [pc, #160]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b524:	2200      	movs	r2, #0
 800b526:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800b528:	4826      	ldr	r0, [pc, #152]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b52a:	f7f6 f979 	bl	8001820 <HAL_DMA_Init>
 800b52e:	4603      	mov	r3, r0
 800b530:	2b00      	cmp	r3, #0
 800b532:	d001      	beq.n	800b538 <HAL_UART_MspInit+0x394>
      Error_Handler();
 800b534:	f7fb fde4 	bl	8007100 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	4a22      	ldr	r2, [pc, #136]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b53c:	635a      	str	r2, [r3, #52]	; 0x34
 800b53e:	4a21      	ldr	r2, [pc, #132]	; (800b5c4 <HAL_UART_MspInit+0x420>)
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800b544:	4b21      	ldr	r3, [pc, #132]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b546:	4a22      	ldr	r2, [pc, #136]	; (800b5d0 <HAL_UART_MspInit+0x42c>)
 800b548:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800b54a:	4b20      	ldr	r3, [pc, #128]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b54c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b550:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b552:	4b1e      	ldr	r3, [pc, #120]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b554:	2240      	movs	r2, #64	; 0x40
 800b556:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b558:	4b1c      	ldr	r3, [pc, #112]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b55a:	2200      	movs	r2, #0
 800b55c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b55e:	4b1b      	ldr	r3, [pc, #108]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b560:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b564:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b566:	4b19      	ldr	r3, [pc, #100]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b568:	2200      	movs	r2, #0
 800b56a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b56c:	4b17      	ldr	r3, [pc, #92]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b56e:	2200      	movs	r2, #0
 800b570:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800b572:	4b16      	ldr	r3, [pc, #88]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b574:	2200      	movs	r2, #0
 800b576:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b578:	4b14      	ldr	r3, [pc, #80]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b57a:	2200      	movs	r2, #0
 800b57c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b57e:	4b13      	ldr	r3, [pc, #76]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b580:	2200      	movs	r2, #0
 800b582:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800b584:	4811      	ldr	r0, [pc, #68]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b586:	f7f6 f94b 	bl	8001820 <HAL_DMA_Init>
 800b58a:	4603      	mov	r3, r0
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d001      	beq.n	800b594 <HAL_UART_MspInit+0x3f0>
      Error_Handler();
 800b590:	f7fb fdb6 	bl	8007100 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	4a0d      	ldr	r2, [pc, #52]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b598:	631a      	str	r2, [r3, #48]	; 0x30
 800b59a:	4a0c      	ldr	r2, [pc, #48]	; (800b5cc <HAL_UART_MspInit+0x428>)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	2026      	movs	r0, #38	; 0x26
 800b5a6:	f7f6 f904 	bl	80017b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800b5aa:	2026      	movs	r0, #38	; 0x26
 800b5ac:	f7f6 f91d 	bl	80017ea <HAL_NVIC_EnableIRQ>
}
 800b5b0:	bf00      	nop
 800b5b2:	3738      	adds	r7, #56	; 0x38
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	bd80      	pop	{r7, pc}
 800b5b8:	40004400 	.word	0x40004400
 800b5bc:	40023800 	.word	0x40023800
 800b5c0:	40020000 	.word	0x40020000
 800b5c4:	200003b4 	.word	0x200003b4
 800b5c8:	40026088 	.word	0x40026088
 800b5cc:	200006f0 	.word	0x200006f0
 800b5d0:	400260a0 	.word	0x400260a0

0800b5d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800b5d4:	b480      	push	{r7}
 800b5d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800b5d8:	bf00      	nop
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e0:	4770      	bx	lr

0800b5e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800b5e2:	b480      	push	{r7}
 800b5e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800b5e6:	e7fe      	b.n	800b5e6 <HardFault_Handler+0x4>

0800b5e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800b5e8:	b480      	push	{r7}
 800b5ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800b5ec:	e7fe      	b.n	800b5ec <MemManage_Handler+0x4>

0800b5ee <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800b5ee:	b480      	push	{r7}
 800b5f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800b5f2:	e7fe      	b.n	800b5f2 <BusFault_Handler+0x4>

0800b5f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800b5f4:	b480      	push	{r7}
 800b5f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800b5f8:	e7fe      	b.n	800b5f8 <UsageFault_Handler+0x4>

0800b5fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800b5fa:	b480      	push	{r7}
 800b5fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800b5fe:	bf00      	nop
 800b600:	46bd      	mov	sp, r7
 800b602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b606:	4770      	bx	lr

0800b608 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800b608:	b480      	push	{r7}
 800b60a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800b60c:	bf00      	nop
 800b60e:	46bd      	mov	sp, r7
 800b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b614:	4770      	bx	lr

0800b616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800b616:	b480      	push	{r7}
 800b618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800b61a:	bf00      	nop
 800b61c:	46bd      	mov	sp, r7
 800b61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b622:	4770      	bx	lr

0800b624 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800b628:	f7f5 fd34 	bl	8001094 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800b62c:	bf00      	nop
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 800b634:	4802      	ldr	r0, [pc, #8]	; (800b640 <DMA1_Stream0_IRQHandler+0x10>)
 800b636:	f7f6 fa1b 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800b63a:	bf00      	nop
 800b63c:	bd80      	pop	{r7, pc}
 800b63e:	bf00      	nop
 800b640:	200008f0 	.word	0x200008f0

0800b644 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800b644:	b580      	push	{r7, lr}
 800b646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800b648:	4802      	ldr	r0, [pc, #8]	; (800b654 <DMA1_Stream2_IRQHandler+0x10>)
 800b64a:	f7f6 fa11 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800b64e:	bf00      	nop
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop
 800b654:	20000354 	.word	0x20000354

0800b658 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800b65c:	4802      	ldr	r0, [pc, #8]	; (800b668 <DMA1_Stream3_IRQHandler+0x10>)
 800b65e:	f7f6 fa07 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800b662:	bf00      	nop
 800b664:	bd80      	pop	{r7, pc}
 800b666:	bf00      	nop
 800b668:	20000588 	.word	0x20000588

0800b66c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 800b670:	4802      	ldr	r0, [pc, #8]	; (800b67c <DMA1_Stream4_IRQHandler+0x10>)
 800b672:	f7f6 f9fd 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800b676:	bf00      	nop
 800b678:	bd80      	pop	{r7, pc}
 800b67a:	bf00      	nop
 800b67c:	200009d0 	.word	0x200009d0

0800b680 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800b684:	4802      	ldr	r0, [pc, #8]	; (800b690 <DMA1_Stream5_IRQHandler+0x10>)
 800b686:	f7f6 f9f3 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800b68a:	bf00      	nop
 800b68c:	bd80      	pop	{r7, pc}
 800b68e:	bf00      	nop
 800b690:	200003b4 	.word	0x200003b4

0800b694 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800b694:	b580      	push	{r7, lr}
 800b696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800b698:	4802      	ldr	r0, [pc, #8]	; (800b6a4 <DMA1_Stream6_IRQHandler+0x10>)
 800b69a:	f7f6 f9e9 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800b69e:	bf00      	nop
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	200006f0 	.word	0x200006f0

0800b6a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800b6ac:	4802      	ldr	r0, [pc, #8]	; (800b6b8 <USART2_IRQHandler+0x10>)
 800b6ae:	f7f9 f9f3 	bl	8004a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800b6b2:	bf00      	nop
 800b6b4:	bd80      	pop	{r7, pc}
 800b6b6:	bf00      	nop
 800b6b8:	200008b0 	.word	0x200008b0

0800b6bc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800b6c0:	4803      	ldr	r0, [pc, #12]	; (800b6d0 <TIM8_UP_TIM13_IRQHandler+0x14>)
 800b6c2:	f7f8 fa0f 	bl	8003ae4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 800b6c6:	4803      	ldr	r0, [pc, #12]	; (800b6d4 <TIM8_UP_TIM13_IRQHandler+0x18>)
 800b6c8:	f7f8 fa0c 	bl	8003ae4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800b6cc:	bf00      	nop
 800b6ce:	bd80      	pop	{r7, pc}
 800b6d0:	200004b4 	.word	0x200004b4
 800b6d4:	20000750 	.word	0x20000750

0800b6d8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 800b6dc:	4802      	ldr	r0, [pc, #8]	; (800b6e8 <DMA1_Stream7_IRQHandler+0x10>)
 800b6de:	f7f6 f9c7 	bl	8001a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800b6e2:	bf00      	nop
 800b6e4:	bd80      	pop	{r7, pc}
 800b6e6:	bf00      	nop
 800b6e8:	20000a30 	.word	0x20000a30

0800b6ec <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800b6f0:	4802      	ldr	r0, [pc, #8]	; (800b6fc <UART4_IRQHandler+0x10>)
 800b6f2:	f7f9 f9d1 	bl	8004a98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800b6f6:	bf00      	nop
 800b6f8:	bd80      	pop	{r7, pc}
 800b6fa:	bf00      	nop
 800b6fc:	20000830 	.word	0x20000830

0800b700 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800b700:	b580      	push	{r7, lr}
 800b702:	b084      	sub	sp, #16
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800b708:	4b11      	ldr	r3, [pc, #68]	; (800b750 <_sbrk+0x50>)
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	2b00      	cmp	r3, #0
 800b70e:	d102      	bne.n	800b716 <_sbrk+0x16>
		heap_end = &end;
 800b710:	4b0f      	ldr	r3, [pc, #60]	; (800b750 <_sbrk+0x50>)
 800b712:	4a10      	ldr	r2, [pc, #64]	; (800b754 <_sbrk+0x54>)
 800b714:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800b716:	4b0e      	ldr	r3, [pc, #56]	; (800b750 <_sbrk+0x50>)
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800b71c:	4b0c      	ldr	r3, [pc, #48]	; (800b750 <_sbrk+0x50>)
 800b71e:	681a      	ldr	r2, [r3, #0]
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	4413      	add	r3, r2
 800b724:	466a      	mov	r2, sp
 800b726:	4293      	cmp	r3, r2
 800b728:	d907      	bls.n	800b73a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800b72a:	f000 f88b 	bl	800b844 <__errno>
 800b72e:	4602      	mov	r2, r0
 800b730:	230c      	movs	r3, #12
 800b732:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800b734:	f04f 33ff 	mov.w	r3, #4294967295
 800b738:	e006      	b.n	800b748 <_sbrk+0x48>
	}

	heap_end += incr;
 800b73a:	4b05      	ldr	r3, [pc, #20]	; (800b750 <_sbrk+0x50>)
 800b73c:	681a      	ldr	r2, [r3, #0]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	4413      	add	r3, r2
 800b742:	4a03      	ldr	r2, [pc, #12]	; (800b750 <_sbrk+0x50>)
 800b744:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800b746:	68fb      	ldr	r3, [r7, #12]
}
 800b748:	4618      	mov	r0, r3
 800b74a:	3710      	adds	r7, #16
 800b74c:	46bd      	mov	sp, r7
 800b74e:	bd80      	pop	{r7, pc}
 800b750:	20000344 	.word	0x20000344
 800b754:	20003a84 	.word	0x20003a84

0800b758 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800b758:	b480      	push	{r7}
 800b75a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800b75c:	4a08      	ldr	r2, [pc, #32]	; (800b780 <SystemInit+0x28>)
 800b75e:	4b08      	ldr	r3, [pc, #32]	; (800b780 <SystemInit+0x28>)
 800b760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b764:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b768:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800b76c:	4b04      	ldr	r3, [pc, #16]	; (800b780 <SystemInit+0x28>)
 800b76e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800b772:	609a      	str	r2, [r3, #8]
#endif
}
 800b774:	bf00      	nop
 800b776:	46bd      	mov	sp, r7
 800b778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77c:	4770      	bx	lr
 800b77e:	bf00      	nop
 800b780:	e000ed00 	.word	0xe000ed00

0800b784 <LedSwitch>:
  * @brief  Set Led state
  * @param led_num led number
  * @param state 0 or 1
  */
void LedSwitch(int led_num, int state)
{
 800b784:	b580      	push	{r7, lr}
 800b786:	b084      	sub	sp, #16
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]
 800b78c:	6039      	str	r1, [r7, #0]
  GPIO_TypeDef * port;
  int pin;

  if(led_num == 2)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2b02      	cmp	r3, #2
 800b792:	d103      	bne.n	800b79c <LedSwitch+0x18>
  {
    port=LED2_GPIO_Port;
 800b794:	4b14      	ldr	r3, [pc, #80]	; (800b7e8 <LedSwitch+0x64>)
 800b796:	60fb      	str	r3, [r7, #12]
    pin=LED2_Pin;
 800b798:	2310      	movs	r3, #16
 800b79a:	60bb      	str	r3, [r7, #8]
  }
  if(led_num == 3)
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2b03      	cmp	r3, #3
 800b7a0:	d104      	bne.n	800b7ac <LedSwitch+0x28>
  {
    port=LED3_GPIO_Port;
 800b7a2:	4b11      	ldr	r3, [pc, #68]	; (800b7e8 <LedSwitch+0x64>)
 800b7a4:	60fb      	str	r3, [r7, #12]
    pin=LED3_Pin;
 800b7a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b7aa:	60bb      	str	r3, [r7, #8]
  }
  if(led_num == 4)
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2b04      	cmp	r3, #4
 800b7b0:	d103      	bne.n	800b7ba <LedSwitch+0x36>
  {
    port=LED4_GPIO_Port;
 800b7b2:	4b0e      	ldr	r3, [pc, #56]	; (800b7ec <LedSwitch+0x68>)
 800b7b4:	60fb      	str	r3, [r7, #12]
    pin=LED4_Pin;
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	60bb      	str	r3, [r7, #8]
  }

  if(state)
 800b7ba:	683b      	ldr	r3, [r7, #0]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d007      	beq.n	800b7d0 <LedSwitch+0x4c>
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_RESET);
 800b7c0:	68bb      	ldr	r3, [r7, #8]
 800b7c2:	b29b      	uxth	r3, r3
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	68f8      	ldr	r0, [r7, #12]
 800b7ca:	f7f6 fd63 	bl	8002294 <HAL_GPIO_WritePin>
  else
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
}
 800b7ce:	e006      	b.n	800b7de <LedSwitch+0x5a>
    HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 800b7d0:	68bb      	ldr	r3, [r7, #8]
 800b7d2:	b29b      	uxth	r3, r3
 800b7d4:	2201      	movs	r2, #1
 800b7d6:	4619      	mov	r1, r3
 800b7d8:	68f8      	ldr	r0, [r7, #12]
 800b7da:	f7f6 fd5b 	bl	8002294 <HAL_GPIO_WritePin>
}
 800b7de:	bf00      	nop
 800b7e0:	3710      	adds	r7, #16
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd80      	pop	{r7, pc}
 800b7e6:	bf00      	nop
 800b7e8:	40020400 	.word	0x40020400
 800b7ec:	40021c00 	.word	0x40021c00

0800b7f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800b7f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b828 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800b7f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b7f6:	e003      	b.n	800b800 <LoopCopyDataInit>

0800b7f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b7f8:	4b0c      	ldr	r3, [pc, #48]	; (800b82c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b7fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b7fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b7fe:	3104      	adds	r1, #4

0800b800 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800b800:	480b      	ldr	r0, [pc, #44]	; (800b830 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b802:	4b0c      	ldr	r3, [pc, #48]	; (800b834 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b804:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b806:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b808:	d3f6      	bcc.n	800b7f8 <CopyDataInit>
  ldr  r2, =_sbss
 800b80a:	4a0b      	ldr	r2, [pc, #44]	; (800b838 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b80c:	e002      	b.n	800b814 <LoopFillZerobss>

0800b80e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800b80e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b810:	f842 3b04 	str.w	r3, [r2], #4

0800b814 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800b814:	4b09      	ldr	r3, [pc, #36]	; (800b83c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b816:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b818:	d3f9      	bcc.n	800b80e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800b81a:	f7ff ff9d 	bl	800b758 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b81e:	f000 f817 	bl	800b850 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800b822:	f7fa fa1d 	bl	8005c60 <main>
  bx  lr    
 800b826:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b828:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b82c:	0800faa0 	.word	0x0800faa0
  ldr  r0, =_sdata
 800b830:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800b834:	20000310 	.word	0x20000310
  ldr  r2, =_sbss
 800b838:	20000310 	.word	0x20000310
  ldr  r3, = _ebss
 800b83c:	20003a84 	.word	0x20003a84

0800b840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b840:	e7fe      	b.n	800b840 <ADC_IRQHandler>
	...

0800b844 <__errno>:
 800b844:	4b01      	ldr	r3, [pc, #4]	; (800b84c <__errno+0x8>)
 800b846:	6818      	ldr	r0, [r3, #0]
 800b848:	4770      	bx	lr
 800b84a:	bf00      	nop
 800b84c:	2000013c 	.word	0x2000013c

0800b850 <__libc_init_array>:
 800b850:	b570      	push	{r4, r5, r6, lr}
 800b852:	4e0d      	ldr	r6, [pc, #52]	; (800b888 <__libc_init_array+0x38>)
 800b854:	4c0d      	ldr	r4, [pc, #52]	; (800b88c <__libc_init_array+0x3c>)
 800b856:	1ba4      	subs	r4, r4, r6
 800b858:	10a4      	asrs	r4, r4, #2
 800b85a:	2500      	movs	r5, #0
 800b85c:	42a5      	cmp	r5, r4
 800b85e:	d109      	bne.n	800b874 <__libc_init_array+0x24>
 800b860:	4e0b      	ldr	r6, [pc, #44]	; (800b890 <__libc_init_array+0x40>)
 800b862:	4c0c      	ldr	r4, [pc, #48]	; (800b894 <__libc_init_array+0x44>)
 800b864:	f003 fa7c 	bl	800ed60 <_init>
 800b868:	1ba4      	subs	r4, r4, r6
 800b86a:	10a4      	asrs	r4, r4, #2
 800b86c:	2500      	movs	r5, #0
 800b86e:	42a5      	cmp	r5, r4
 800b870:	d105      	bne.n	800b87e <__libc_init_array+0x2e>
 800b872:	bd70      	pop	{r4, r5, r6, pc}
 800b874:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b878:	4798      	blx	r3
 800b87a:	3501      	adds	r5, #1
 800b87c:	e7ee      	b.n	800b85c <__libc_init_array+0xc>
 800b87e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b882:	4798      	blx	r3
 800b884:	3501      	adds	r5, #1
 800b886:	e7f2      	b.n	800b86e <__libc_init_array+0x1e>
 800b888:	0800fa98 	.word	0x0800fa98
 800b88c:	0800fa98 	.word	0x0800fa98
 800b890:	0800fa98 	.word	0x0800fa98
 800b894:	0800fa9c 	.word	0x0800fa9c

0800b898 <memcpy>:
 800b898:	b510      	push	{r4, lr}
 800b89a:	1e43      	subs	r3, r0, #1
 800b89c:	440a      	add	r2, r1
 800b89e:	4291      	cmp	r1, r2
 800b8a0:	d100      	bne.n	800b8a4 <memcpy+0xc>
 800b8a2:	bd10      	pop	{r4, pc}
 800b8a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b8ac:	e7f7      	b.n	800b89e <memcpy+0x6>

0800b8ae <memmove>:
 800b8ae:	4288      	cmp	r0, r1
 800b8b0:	b510      	push	{r4, lr}
 800b8b2:	eb01 0302 	add.w	r3, r1, r2
 800b8b6:	d803      	bhi.n	800b8c0 <memmove+0x12>
 800b8b8:	1e42      	subs	r2, r0, #1
 800b8ba:	4299      	cmp	r1, r3
 800b8bc:	d10c      	bne.n	800b8d8 <memmove+0x2a>
 800b8be:	bd10      	pop	{r4, pc}
 800b8c0:	4298      	cmp	r0, r3
 800b8c2:	d2f9      	bcs.n	800b8b8 <memmove+0xa>
 800b8c4:	1881      	adds	r1, r0, r2
 800b8c6:	1ad2      	subs	r2, r2, r3
 800b8c8:	42d3      	cmn	r3, r2
 800b8ca:	d100      	bne.n	800b8ce <memmove+0x20>
 800b8cc:	bd10      	pop	{r4, pc}
 800b8ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b8d6:	e7f7      	b.n	800b8c8 <memmove+0x1a>
 800b8d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b8dc:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b8e0:	e7eb      	b.n	800b8ba <memmove+0xc>

0800b8e2 <memset>:
 800b8e2:	4402      	add	r2, r0
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	4293      	cmp	r3, r2
 800b8e8:	d100      	bne.n	800b8ec <memset+0xa>
 800b8ea:	4770      	bx	lr
 800b8ec:	f803 1b01 	strb.w	r1, [r3], #1
 800b8f0:	e7f9      	b.n	800b8e6 <memset+0x4>
	...

0800b8f4 <siprintf>:
 800b8f4:	b40e      	push	{r1, r2, r3}
 800b8f6:	b500      	push	{lr}
 800b8f8:	b09c      	sub	sp, #112	; 0x70
 800b8fa:	f44f 7102 	mov.w	r1, #520	; 0x208
 800b8fe:	ab1d      	add	r3, sp, #116	; 0x74
 800b900:	f8ad 1014 	strh.w	r1, [sp, #20]
 800b904:	9002      	str	r0, [sp, #8]
 800b906:	9006      	str	r0, [sp, #24]
 800b908:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b90c:	480a      	ldr	r0, [pc, #40]	; (800b938 <siprintf+0x44>)
 800b90e:	9104      	str	r1, [sp, #16]
 800b910:	9107      	str	r1, [sp, #28]
 800b912:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800b916:	f853 2b04 	ldr.w	r2, [r3], #4
 800b91a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800b91e:	6800      	ldr	r0, [r0, #0]
 800b920:	9301      	str	r3, [sp, #4]
 800b922:	a902      	add	r1, sp, #8
 800b924:	f000 f8a4 	bl	800ba70 <_svfiprintf_r>
 800b928:	9b02      	ldr	r3, [sp, #8]
 800b92a:	2200      	movs	r2, #0
 800b92c:	701a      	strb	r2, [r3, #0]
 800b92e:	b01c      	add	sp, #112	; 0x70
 800b930:	f85d eb04 	ldr.w	lr, [sp], #4
 800b934:	b003      	add	sp, #12
 800b936:	4770      	bx	lr
 800b938:	2000013c 	.word	0x2000013c

0800b93c <siscanf>:
 800b93c:	b40e      	push	{r1, r2, r3}
 800b93e:	b530      	push	{r4, r5, lr}
 800b940:	b09c      	sub	sp, #112	; 0x70
 800b942:	ac1f      	add	r4, sp, #124	; 0x7c
 800b944:	f44f 7201 	mov.w	r2, #516	; 0x204
 800b948:	f854 5b04 	ldr.w	r5, [r4], #4
 800b94c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b950:	9002      	str	r0, [sp, #8]
 800b952:	9006      	str	r0, [sp, #24]
 800b954:	f7f4 fc66 	bl	8000224 <strlen>
 800b958:	4b0b      	ldr	r3, [pc, #44]	; (800b988 <siscanf+0x4c>)
 800b95a:	9003      	str	r0, [sp, #12]
 800b95c:	9007      	str	r0, [sp, #28]
 800b95e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b960:	480a      	ldr	r0, [pc, #40]	; (800b98c <siscanf+0x50>)
 800b962:	9401      	str	r4, [sp, #4]
 800b964:	2300      	movs	r3, #0
 800b966:	930f      	str	r3, [sp, #60]	; 0x3c
 800b968:	9314      	str	r3, [sp, #80]	; 0x50
 800b96a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b96e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b972:	462a      	mov	r2, r5
 800b974:	4623      	mov	r3, r4
 800b976:	a902      	add	r1, sp, #8
 800b978:	6800      	ldr	r0, [r0, #0]
 800b97a:	f000 f9c7 	bl	800bd0c <__ssvfiscanf_r>
 800b97e:	b01c      	add	sp, #112	; 0x70
 800b980:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b984:	b003      	add	sp, #12
 800b986:	4770      	bx	lr
 800b988:	0800b991 	.word	0x0800b991
 800b98c:	2000013c 	.word	0x2000013c

0800b990 <__seofread>:
 800b990:	2000      	movs	r0, #0
 800b992:	4770      	bx	lr

0800b994 <strncmp>:
 800b994:	b510      	push	{r4, lr}
 800b996:	b16a      	cbz	r2, 800b9b4 <strncmp+0x20>
 800b998:	3901      	subs	r1, #1
 800b99a:	1884      	adds	r4, r0, r2
 800b99c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b9a0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b9a4:	4293      	cmp	r3, r2
 800b9a6:	d103      	bne.n	800b9b0 <strncmp+0x1c>
 800b9a8:	42a0      	cmp	r0, r4
 800b9aa:	d001      	beq.n	800b9b0 <strncmp+0x1c>
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d1f5      	bne.n	800b99c <strncmp+0x8>
 800b9b0:	1a98      	subs	r0, r3, r2
 800b9b2:	bd10      	pop	{r4, pc}
 800b9b4:	4610      	mov	r0, r2
 800b9b6:	bd10      	pop	{r4, pc}

0800b9b8 <__ssputs_r>:
 800b9b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9bc:	688e      	ldr	r6, [r1, #8]
 800b9be:	429e      	cmp	r6, r3
 800b9c0:	4682      	mov	sl, r0
 800b9c2:	460c      	mov	r4, r1
 800b9c4:	4691      	mov	r9, r2
 800b9c6:	4698      	mov	r8, r3
 800b9c8:	d835      	bhi.n	800ba36 <__ssputs_r+0x7e>
 800b9ca:	898a      	ldrh	r2, [r1, #12]
 800b9cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9d0:	d031      	beq.n	800ba36 <__ssputs_r+0x7e>
 800b9d2:	6825      	ldr	r5, [r4, #0]
 800b9d4:	6909      	ldr	r1, [r1, #16]
 800b9d6:	1a6f      	subs	r7, r5, r1
 800b9d8:	6965      	ldr	r5, [r4, #20]
 800b9da:	2302      	movs	r3, #2
 800b9dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b9e0:	fb95 f5f3 	sdiv	r5, r5, r3
 800b9e4:	f108 0301 	add.w	r3, r8, #1
 800b9e8:	443b      	add	r3, r7
 800b9ea:	429d      	cmp	r5, r3
 800b9ec:	bf38      	it	cc
 800b9ee:	461d      	movcc	r5, r3
 800b9f0:	0553      	lsls	r3, r2, #21
 800b9f2:	d531      	bpl.n	800ba58 <__ssputs_r+0xa0>
 800b9f4:	4629      	mov	r1, r5
 800b9f6:	f000 ffc9 	bl	800c98c <_malloc_r>
 800b9fa:	4606      	mov	r6, r0
 800b9fc:	b950      	cbnz	r0, 800ba14 <__ssputs_r+0x5c>
 800b9fe:	230c      	movs	r3, #12
 800ba00:	f8ca 3000 	str.w	r3, [sl]
 800ba04:	89a3      	ldrh	r3, [r4, #12]
 800ba06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba0a:	81a3      	strh	r3, [r4, #12]
 800ba0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba14:	463a      	mov	r2, r7
 800ba16:	6921      	ldr	r1, [r4, #16]
 800ba18:	f7ff ff3e 	bl	800b898 <memcpy>
 800ba1c:	89a3      	ldrh	r3, [r4, #12]
 800ba1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba26:	81a3      	strh	r3, [r4, #12]
 800ba28:	6126      	str	r6, [r4, #16]
 800ba2a:	6165      	str	r5, [r4, #20]
 800ba2c:	443e      	add	r6, r7
 800ba2e:	1bed      	subs	r5, r5, r7
 800ba30:	6026      	str	r6, [r4, #0]
 800ba32:	60a5      	str	r5, [r4, #8]
 800ba34:	4646      	mov	r6, r8
 800ba36:	4546      	cmp	r6, r8
 800ba38:	bf28      	it	cs
 800ba3a:	4646      	movcs	r6, r8
 800ba3c:	4632      	mov	r2, r6
 800ba3e:	4649      	mov	r1, r9
 800ba40:	6820      	ldr	r0, [r4, #0]
 800ba42:	f7ff ff34 	bl	800b8ae <memmove>
 800ba46:	68a3      	ldr	r3, [r4, #8]
 800ba48:	1b9b      	subs	r3, r3, r6
 800ba4a:	60a3      	str	r3, [r4, #8]
 800ba4c:	6823      	ldr	r3, [r4, #0]
 800ba4e:	441e      	add	r6, r3
 800ba50:	6026      	str	r6, [r4, #0]
 800ba52:	2000      	movs	r0, #0
 800ba54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba58:	462a      	mov	r2, r5
 800ba5a:	f000 fff5 	bl	800ca48 <_realloc_r>
 800ba5e:	4606      	mov	r6, r0
 800ba60:	2800      	cmp	r0, #0
 800ba62:	d1e1      	bne.n	800ba28 <__ssputs_r+0x70>
 800ba64:	6921      	ldr	r1, [r4, #16]
 800ba66:	4650      	mov	r0, sl
 800ba68:	f000 ff42 	bl	800c8f0 <_free_r>
 800ba6c:	e7c7      	b.n	800b9fe <__ssputs_r+0x46>
	...

0800ba70 <_svfiprintf_r>:
 800ba70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba74:	b09d      	sub	sp, #116	; 0x74
 800ba76:	4680      	mov	r8, r0
 800ba78:	9303      	str	r3, [sp, #12]
 800ba7a:	898b      	ldrh	r3, [r1, #12]
 800ba7c:	061c      	lsls	r4, r3, #24
 800ba7e:	460d      	mov	r5, r1
 800ba80:	4616      	mov	r6, r2
 800ba82:	d50f      	bpl.n	800baa4 <_svfiprintf_r+0x34>
 800ba84:	690b      	ldr	r3, [r1, #16]
 800ba86:	b96b      	cbnz	r3, 800baa4 <_svfiprintf_r+0x34>
 800ba88:	2140      	movs	r1, #64	; 0x40
 800ba8a:	f000 ff7f 	bl	800c98c <_malloc_r>
 800ba8e:	6028      	str	r0, [r5, #0]
 800ba90:	6128      	str	r0, [r5, #16]
 800ba92:	b928      	cbnz	r0, 800baa0 <_svfiprintf_r+0x30>
 800ba94:	230c      	movs	r3, #12
 800ba96:	f8c8 3000 	str.w	r3, [r8]
 800ba9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ba9e:	e0c5      	b.n	800bc2c <_svfiprintf_r+0x1bc>
 800baa0:	2340      	movs	r3, #64	; 0x40
 800baa2:	616b      	str	r3, [r5, #20]
 800baa4:	2300      	movs	r3, #0
 800baa6:	9309      	str	r3, [sp, #36]	; 0x24
 800baa8:	2320      	movs	r3, #32
 800baaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800baae:	2330      	movs	r3, #48	; 0x30
 800bab0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bab4:	f04f 0b01 	mov.w	fp, #1
 800bab8:	4637      	mov	r7, r6
 800baba:	463c      	mov	r4, r7
 800babc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d13c      	bne.n	800bb3e <_svfiprintf_r+0xce>
 800bac4:	ebb7 0a06 	subs.w	sl, r7, r6
 800bac8:	d00b      	beq.n	800bae2 <_svfiprintf_r+0x72>
 800baca:	4653      	mov	r3, sl
 800bacc:	4632      	mov	r2, r6
 800bace:	4629      	mov	r1, r5
 800bad0:	4640      	mov	r0, r8
 800bad2:	f7ff ff71 	bl	800b9b8 <__ssputs_r>
 800bad6:	3001      	adds	r0, #1
 800bad8:	f000 80a3 	beq.w	800bc22 <_svfiprintf_r+0x1b2>
 800badc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bade:	4453      	add	r3, sl
 800bae0:	9309      	str	r3, [sp, #36]	; 0x24
 800bae2:	783b      	ldrb	r3, [r7, #0]
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f000 809c 	beq.w	800bc22 <_svfiprintf_r+0x1b2>
 800baea:	2300      	movs	r3, #0
 800baec:	f04f 32ff 	mov.w	r2, #4294967295
 800baf0:	9304      	str	r3, [sp, #16]
 800baf2:	9307      	str	r3, [sp, #28]
 800baf4:	9205      	str	r2, [sp, #20]
 800baf6:	9306      	str	r3, [sp, #24]
 800baf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bafc:	931a      	str	r3, [sp, #104]	; 0x68
 800bafe:	2205      	movs	r2, #5
 800bb00:	7821      	ldrb	r1, [r4, #0]
 800bb02:	4850      	ldr	r0, [pc, #320]	; (800bc44 <_svfiprintf_r+0x1d4>)
 800bb04:	f7f4 fb9c 	bl	8000240 <memchr>
 800bb08:	1c67      	adds	r7, r4, #1
 800bb0a:	9b04      	ldr	r3, [sp, #16]
 800bb0c:	b9d8      	cbnz	r0, 800bb46 <_svfiprintf_r+0xd6>
 800bb0e:	06d9      	lsls	r1, r3, #27
 800bb10:	bf44      	itt	mi
 800bb12:	2220      	movmi	r2, #32
 800bb14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bb18:	071a      	lsls	r2, r3, #28
 800bb1a:	bf44      	itt	mi
 800bb1c:	222b      	movmi	r2, #43	; 0x2b
 800bb1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bb22:	7822      	ldrb	r2, [r4, #0]
 800bb24:	2a2a      	cmp	r2, #42	; 0x2a
 800bb26:	d016      	beq.n	800bb56 <_svfiprintf_r+0xe6>
 800bb28:	9a07      	ldr	r2, [sp, #28]
 800bb2a:	2100      	movs	r1, #0
 800bb2c:	200a      	movs	r0, #10
 800bb2e:	4627      	mov	r7, r4
 800bb30:	3401      	adds	r4, #1
 800bb32:	783b      	ldrb	r3, [r7, #0]
 800bb34:	3b30      	subs	r3, #48	; 0x30
 800bb36:	2b09      	cmp	r3, #9
 800bb38:	d951      	bls.n	800bbde <_svfiprintf_r+0x16e>
 800bb3a:	b1c9      	cbz	r1, 800bb70 <_svfiprintf_r+0x100>
 800bb3c:	e011      	b.n	800bb62 <_svfiprintf_r+0xf2>
 800bb3e:	2b25      	cmp	r3, #37	; 0x25
 800bb40:	d0c0      	beq.n	800bac4 <_svfiprintf_r+0x54>
 800bb42:	4627      	mov	r7, r4
 800bb44:	e7b9      	b.n	800baba <_svfiprintf_r+0x4a>
 800bb46:	4a3f      	ldr	r2, [pc, #252]	; (800bc44 <_svfiprintf_r+0x1d4>)
 800bb48:	1a80      	subs	r0, r0, r2
 800bb4a:	fa0b f000 	lsl.w	r0, fp, r0
 800bb4e:	4318      	orrs	r0, r3
 800bb50:	9004      	str	r0, [sp, #16]
 800bb52:	463c      	mov	r4, r7
 800bb54:	e7d3      	b.n	800bafe <_svfiprintf_r+0x8e>
 800bb56:	9a03      	ldr	r2, [sp, #12]
 800bb58:	1d11      	adds	r1, r2, #4
 800bb5a:	6812      	ldr	r2, [r2, #0]
 800bb5c:	9103      	str	r1, [sp, #12]
 800bb5e:	2a00      	cmp	r2, #0
 800bb60:	db01      	blt.n	800bb66 <_svfiprintf_r+0xf6>
 800bb62:	9207      	str	r2, [sp, #28]
 800bb64:	e004      	b.n	800bb70 <_svfiprintf_r+0x100>
 800bb66:	4252      	negs	r2, r2
 800bb68:	f043 0302 	orr.w	r3, r3, #2
 800bb6c:	9207      	str	r2, [sp, #28]
 800bb6e:	9304      	str	r3, [sp, #16]
 800bb70:	783b      	ldrb	r3, [r7, #0]
 800bb72:	2b2e      	cmp	r3, #46	; 0x2e
 800bb74:	d10e      	bne.n	800bb94 <_svfiprintf_r+0x124>
 800bb76:	787b      	ldrb	r3, [r7, #1]
 800bb78:	2b2a      	cmp	r3, #42	; 0x2a
 800bb7a:	f107 0101 	add.w	r1, r7, #1
 800bb7e:	d132      	bne.n	800bbe6 <_svfiprintf_r+0x176>
 800bb80:	9b03      	ldr	r3, [sp, #12]
 800bb82:	1d1a      	adds	r2, r3, #4
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	9203      	str	r2, [sp, #12]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	bfb8      	it	lt
 800bb8c:	f04f 33ff 	movlt.w	r3, #4294967295
 800bb90:	3702      	adds	r7, #2
 800bb92:	9305      	str	r3, [sp, #20]
 800bb94:	4c2c      	ldr	r4, [pc, #176]	; (800bc48 <_svfiprintf_r+0x1d8>)
 800bb96:	7839      	ldrb	r1, [r7, #0]
 800bb98:	2203      	movs	r2, #3
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	f7f4 fb50 	bl	8000240 <memchr>
 800bba0:	b138      	cbz	r0, 800bbb2 <_svfiprintf_r+0x142>
 800bba2:	2340      	movs	r3, #64	; 0x40
 800bba4:	1b00      	subs	r0, r0, r4
 800bba6:	fa03 f000 	lsl.w	r0, r3, r0
 800bbaa:	9b04      	ldr	r3, [sp, #16]
 800bbac:	4303      	orrs	r3, r0
 800bbae:	9304      	str	r3, [sp, #16]
 800bbb0:	3701      	adds	r7, #1
 800bbb2:	7839      	ldrb	r1, [r7, #0]
 800bbb4:	4825      	ldr	r0, [pc, #148]	; (800bc4c <_svfiprintf_r+0x1dc>)
 800bbb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbba:	2206      	movs	r2, #6
 800bbbc:	1c7e      	adds	r6, r7, #1
 800bbbe:	f7f4 fb3f 	bl	8000240 <memchr>
 800bbc2:	2800      	cmp	r0, #0
 800bbc4:	d035      	beq.n	800bc32 <_svfiprintf_r+0x1c2>
 800bbc6:	4b22      	ldr	r3, [pc, #136]	; (800bc50 <_svfiprintf_r+0x1e0>)
 800bbc8:	b9fb      	cbnz	r3, 800bc0a <_svfiprintf_r+0x19a>
 800bbca:	9b03      	ldr	r3, [sp, #12]
 800bbcc:	3307      	adds	r3, #7
 800bbce:	f023 0307 	bic.w	r3, r3, #7
 800bbd2:	3308      	adds	r3, #8
 800bbd4:	9303      	str	r3, [sp, #12]
 800bbd6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbd8:	444b      	add	r3, r9
 800bbda:	9309      	str	r3, [sp, #36]	; 0x24
 800bbdc:	e76c      	b.n	800bab8 <_svfiprintf_r+0x48>
 800bbde:	fb00 3202 	mla	r2, r0, r2, r3
 800bbe2:	2101      	movs	r1, #1
 800bbe4:	e7a3      	b.n	800bb2e <_svfiprintf_r+0xbe>
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	9305      	str	r3, [sp, #20]
 800bbea:	4618      	mov	r0, r3
 800bbec:	240a      	movs	r4, #10
 800bbee:	460f      	mov	r7, r1
 800bbf0:	3101      	adds	r1, #1
 800bbf2:	783a      	ldrb	r2, [r7, #0]
 800bbf4:	3a30      	subs	r2, #48	; 0x30
 800bbf6:	2a09      	cmp	r2, #9
 800bbf8:	d903      	bls.n	800bc02 <_svfiprintf_r+0x192>
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d0ca      	beq.n	800bb94 <_svfiprintf_r+0x124>
 800bbfe:	9005      	str	r0, [sp, #20]
 800bc00:	e7c8      	b.n	800bb94 <_svfiprintf_r+0x124>
 800bc02:	fb04 2000 	mla	r0, r4, r0, r2
 800bc06:	2301      	movs	r3, #1
 800bc08:	e7f1      	b.n	800bbee <_svfiprintf_r+0x17e>
 800bc0a:	ab03      	add	r3, sp, #12
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	462a      	mov	r2, r5
 800bc10:	4b10      	ldr	r3, [pc, #64]	; (800bc54 <_svfiprintf_r+0x1e4>)
 800bc12:	a904      	add	r1, sp, #16
 800bc14:	4640      	mov	r0, r8
 800bc16:	f3af 8000 	nop.w
 800bc1a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bc1e:	4681      	mov	r9, r0
 800bc20:	d1d9      	bne.n	800bbd6 <_svfiprintf_r+0x166>
 800bc22:	89ab      	ldrh	r3, [r5, #12]
 800bc24:	065b      	lsls	r3, r3, #25
 800bc26:	f53f af38 	bmi.w	800ba9a <_svfiprintf_r+0x2a>
 800bc2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc2c:	b01d      	add	sp, #116	; 0x74
 800bc2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc32:	ab03      	add	r3, sp, #12
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	462a      	mov	r2, r5
 800bc38:	4b06      	ldr	r3, [pc, #24]	; (800bc54 <_svfiprintf_r+0x1e4>)
 800bc3a:	a904      	add	r1, sp, #16
 800bc3c:	4640      	mov	r0, r8
 800bc3e:	f000 fa2f 	bl	800c0a0 <_printf_i>
 800bc42:	e7ea      	b.n	800bc1a <_svfiprintf_r+0x1aa>
 800bc44:	0800f6a4 	.word	0x0800f6a4
 800bc48:	0800f6aa 	.word	0x0800f6aa
 800bc4c:	0800f6ae 	.word	0x0800f6ae
 800bc50:	00000000 	.word	0x00000000
 800bc54:	0800b9b9 	.word	0x0800b9b9

0800bc58 <_sungetc_r>:
 800bc58:	b538      	push	{r3, r4, r5, lr}
 800bc5a:	1c4b      	adds	r3, r1, #1
 800bc5c:	4614      	mov	r4, r2
 800bc5e:	d103      	bne.n	800bc68 <_sungetc_r+0x10>
 800bc60:	f04f 35ff 	mov.w	r5, #4294967295
 800bc64:	4628      	mov	r0, r5
 800bc66:	bd38      	pop	{r3, r4, r5, pc}
 800bc68:	8993      	ldrh	r3, [r2, #12]
 800bc6a:	f023 0320 	bic.w	r3, r3, #32
 800bc6e:	8193      	strh	r3, [r2, #12]
 800bc70:	6b53      	ldr	r3, [r2, #52]	; 0x34
 800bc72:	6852      	ldr	r2, [r2, #4]
 800bc74:	b2cd      	uxtb	r5, r1
 800bc76:	b18b      	cbz	r3, 800bc9c <_sungetc_r+0x44>
 800bc78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bc7a:	429a      	cmp	r2, r3
 800bc7c:	da08      	bge.n	800bc90 <_sungetc_r+0x38>
 800bc7e:	6823      	ldr	r3, [r4, #0]
 800bc80:	1e5a      	subs	r2, r3, #1
 800bc82:	6022      	str	r2, [r4, #0]
 800bc84:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bc88:	6863      	ldr	r3, [r4, #4]
 800bc8a:	3301      	adds	r3, #1
 800bc8c:	6063      	str	r3, [r4, #4]
 800bc8e:	e7e9      	b.n	800bc64 <_sungetc_r+0xc>
 800bc90:	4621      	mov	r1, r4
 800bc92:	f000 fdcf 	bl	800c834 <__submore>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	d0f1      	beq.n	800bc7e <_sungetc_r+0x26>
 800bc9a:	e7e1      	b.n	800bc60 <_sungetc_r+0x8>
 800bc9c:	6921      	ldr	r1, [r4, #16]
 800bc9e:	6823      	ldr	r3, [r4, #0]
 800bca0:	b151      	cbz	r1, 800bcb8 <_sungetc_r+0x60>
 800bca2:	4299      	cmp	r1, r3
 800bca4:	d208      	bcs.n	800bcb8 <_sungetc_r+0x60>
 800bca6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bcaa:	428d      	cmp	r5, r1
 800bcac:	d104      	bne.n	800bcb8 <_sungetc_r+0x60>
 800bcae:	3b01      	subs	r3, #1
 800bcb0:	3201      	adds	r2, #1
 800bcb2:	6023      	str	r3, [r4, #0]
 800bcb4:	6062      	str	r2, [r4, #4]
 800bcb6:	e7d5      	b.n	800bc64 <_sungetc_r+0xc>
 800bcb8:	63e3      	str	r3, [r4, #60]	; 0x3c
 800bcba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcbe:	6363      	str	r3, [r4, #52]	; 0x34
 800bcc0:	2303      	movs	r3, #3
 800bcc2:	63a3      	str	r3, [r4, #56]	; 0x38
 800bcc4:	4623      	mov	r3, r4
 800bcc6:	6422      	str	r2, [r4, #64]	; 0x40
 800bcc8:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bccc:	6023      	str	r3, [r4, #0]
 800bcce:	2301      	movs	r3, #1
 800bcd0:	e7dc      	b.n	800bc8c <_sungetc_r+0x34>

0800bcd2 <__ssrefill_r>:
 800bcd2:	b510      	push	{r4, lr}
 800bcd4:	460c      	mov	r4, r1
 800bcd6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bcd8:	b169      	cbz	r1, 800bcf6 <__ssrefill_r+0x24>
 800bcda:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcde:	4299      	cmp	r1, r3
 800bce0:	d001      	beq.n	800bce6 <__ssrefill_r+0x14>
 800bce2:	f000 fe05 	bl	800c8f0 <_free_r>
 800bce6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bce8:	6063      	str	r3, [r4, #4]
 800bcea:	2000      	movs	r0, #0
 800bcec:	6360      	str	r0, [r4, #52]	; 0x34
 800bcee:	b113      	cbz	r3, 800bcf6 <__ssrefill_r+0x24>
 800bcf0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bcf2:	6023      	str	r3, [r4, #0]
 800bcf4:	bd10      	pop	{r4, pc}
 800bcf6:	6923      	ldr	r3, [r4, #16]
 800bcf8:	6023      	str	r3, [r4, #0]
 800bcfa:	2300      	movs	r3, #0
 800bcfc:	6063      	str	r3, [r4, #4]
 800bcfe:	89a3      	ldrh	r3, [r4, #12]
 800bd00:	f043 0320 	orr.w	r3, r3, #32
 800bd04:	81a3      	strh	r3, [r4, #12]
 800bd06:	f04f 30ff 	mov.w	r0, #4294967295
 800bd0a:	bd10      	pop	{r4, pc}

0800bd0c <__ssvfiscanf_r>:
 800bd0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd10:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 800bd14:	f10d 080c 	add.w	r8, sp, #12
 800bd18:	9301      	str	r3, [sp, #4]
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	9346      	str	r3, [sp, #280]	; 0x118
 800bd1e:	9347      	str	r3, [sp, #284]	; 0x11c
 800bd20:	4ba0      	ldr	r3, [pc, #640]	; (800bfa4 <__ssvfiscanf_r+0x298>)
 800bd22:	93a2      	str	r3, [sp, #648]	; 0x288
 800bd24:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800bfac <__ssvfiscanf_r+0x2a0>
 800bd28:	4b9f      	ldr	r3, [pc, #636]	; (800bfa8 <__ssvfiscanf_r+0x29c>)
 800bd2a:	f8cd 8120 	str.w	r8, [sp, #288]	; 0x120
 800bd2e:	4606      	mov	r6, r0
 800bd30:	460c      	mov	r4, r1
 800bd32:	93a3      	str	r3, [sp, #652]	; 0x28c
 800bd34:	4692      	mov	sl, r2
 800bd36:	270a      	movs	r7, #10
 800bd38:	f89a 3000 	ldrb.w	r3, [sl]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	f000 812f 	beq.w	800bfa0 <__ssvfiscanf_r+0x294>
 800bd42:	f000 fdb5 	bl	800c8b0 <__locale_ctype_ptr>
 800bd46:	f89a b000 	ldrb.w	fp, [sl]
 800bd4a:	4458      	add	r0, fp
 800bd4c:	7843      	ldrb	r3, [r0, #1]
 800bd4e:	f013 0308 	ands.w	r3, r3, #8
 800bd52:	d143      	bne.n	800bddc <__ssvfiscanf_r+0xd0>
 800bd54:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800bd58:	f10a 0501 	add.w	r5, sl, #1
 800bd5c:	f040 8099 	bne.w	800be92 <__ssvfiscanf_r+0x186>
 800bd60:	9345      	str	r3, [sp, #276]	; 0x114
 800bd62:	9343      	str	r3, [sp, #268]	; 0x10c
 800bd64:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800bd68:	2b2a      	cmp	r3, #42	; 0x2a
 800bd6a:	d103      	bne.n	800bd74 <__ssvfiscanf_r+0x68>
 800bd6c:	2310      	movs	r3, #16
 800bd6e:	9343      	str	r3, [sp, #268]	; 0x10c
 800bd70:	f10a 0502 	add.w	r5, sl, #2
 800bd74:	7829      	ldrb	r1, [r5, #0]
 800bd76:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800bd7a:	2a09      	cmp	r2, #9
 800bd7c:	46aa      	mov	sl, r5
 800bd7e:	f105 0501 	add.w	r5, r5, #1
 800bd82:	d941      	bls.n	800be08 <__ssvfiscanf_r+0xfc>
 800bd84:	2203      	movs	r2, #3
 800bd86:	4889      	ldr	r0, [pc, #548]	; (800bfac <__ssvfiscanf_r+0x2a0>)
 800bd88:	f7f4 fa5a 	bl	8000240 <memchr>
 800bd8c:	b138      	cbz	r0, 800bd9e <__ssvfiscanf_r+0x92>
 800bd8e:	eba0 0309 	sub.w	r3, r0, r9
 800bd92:	2001      	movs	r0, #1
 800bd94:	4098      	lsls	r0, r3
 800bd96:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800bd98:	4318      	orrs	r0, r3
 800bd9a:	9043      	str	r0, [sp, #268]	; 0x10c
 800bd9c:	46aa      	mov	sl, r5
 800bd9e:	f89a 3000 	ldrb.w	r3, [sl]
 800bda2:	2b67      	cmp	r3, #103	; 0x67
 800bda4:	f10a 0501 	add.w	r5, sl, #1
 800bda8:	d84a      	bhi.n	800be40 <__ssvfiscanf_r+0x134>
 800bdaa:	2b65      	cmp	r3, #101	; 0x65
 800bdac:	f080 80b7 	bcs.w	800bf1e <__ssvfiscanf_r+0x212>
 800bdb0:	2b47      	cmp	r3, #71	; 0x47
 800bdb2:	d82f      	bhi.n	800be14 <__ssvfiscanf_r+0x108>
 800bdb4:	2b45      	cmp	r3, #69	; 0x45
 800bdb6:	f080 80b2 	bcs.w	800bf1e <__ssvfiscanf_r+0x212>
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	f000 8082 	beq.w	800bec4 <__ssvfiscanf_r+0x1b8>
 800bdc0:	2b25      	cmp	r3, #37	; 0x25
 800bdc2:	d066      	beq.n	800be92 <__ssvfiscanf_r+0x186>
 800bdc4:	2303      	movs	r3, #3
 800bdc6:	9349      	str	r3, [sp, #292]	; 0x124
 800bdc8:	9744      	str	r7, [sp, #272]	; 0x110
 800bdca:	e045      	b.n	800be58 <__ssvfiscanf_r+0x14c>
 800bdcc:	9947      	ldr	r1, [sp, #284]	; 0x11c
 800bdce:	3101      	adds	r1, #1
 800bdd0:	9147      	str	r1, [sp, #284]	; 0x11c
 800bdd2:	6861      	ldr	r1, [r4, #4]
 800bdd4:	3301      	adds	r3, #1
 800bdd6:	3901      	subs	r1, #1
 800bdd8:	6061      	str	r1, [r4, #4]
 800bdda:	6023      	str	r3, [r4, #0]
 800bddc:	6863      	ldr	r3, [r4, #4]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	dd0b      	ble.n	800bdfa <__ssvfiscanf_r+0xee>
 800bde2:	f000 fd65 	bl	800c8b0 <__locale_ctype_ptr>
 800bde6:	6823      	ldr	r3, [r4, #0]
 800bde8:	7819      	ldrb	r1, [r3, #0]
 800bdea:	4408      	add	r0, r1
 800bdec:	7841      	ldrb	r1, [r0, #1]
 800bdee:	070d      	lsls	r5, r1, #28
 800bdf0:	d4ec      	bmi.n	800bdcc <__ssvfiscanf_r+0xc0>
 800bdf2:	f10a 0501 	add.w	r5, sl, #1
 800bdf6:	46aa      	mov	sl, r5
 800bdf8:	e79e      	b.n	800bd38 <__ssvfiscanf_r+0x2c>
 800bdfa:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800bdfc:	4621      	mov	r1, r4
 800bdfe:	4630      	mov	r0, r6
 800be00:	4798      	blx	r3
 800be02:	2800      	cmp	r0, #0
 800be04:	d0ed      	beq.n	800bde2 <__ssvfiscanf_r+0xd6>
 800be06:	e7f4      	b.n	800bdf2 <__ssvfiscanf_r+0xe6>
 800be08:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800be0a:	fb07 1303 	mla	r3, r7, r3, r1
 800be0e:	3b30      	subs	r3, #48	; 0x30
 800be10:	9345      	str	r3, [sp, #276]	; 0x114
 800be12:	e7af      	b.n	800bd74 <__ssvfiscanf_r+0x68>
 800be14:	2b5b      	cmp	r3, #91	; 0x5b
 800be16:	d061      	beq.n	800bedc <__ssvfiscanf_r+0x1d0>
 800be18:	d80c      	bhi.n	800be34 <__ssvfiscanf_r+0x128>
 800be1a:	2b58      	cmp	r3, #88	; 0x58
 800be1c:	d1d2      	bne.n	800bdc4 <__ssvfiscanf_r+0xb8>
 800be1e:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800be20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800be24:	9243      	str	r2, [sp, #268]	; 0x10c
 800be26:	2210      	movs	r2, #16
 800be28:	9244      	str	r2, [sp, #272]	; 0x110
 800be2a:	2b6f      	cmp	r3, #111	; 0x6f
 800be2c:	bfb4      	ite	lt
 800be2e:	2303      	movlt	r3, #3
 800be30:	2304      	movge	r3, #4
 800be32:	e010      	b.n	800be56 <__ssvfiscanf_r+0x14a>
 800be34:	2b63      	cmp	r3, #99	; 0x63
 800be36:	d05c      	beq.n	800bef2 <__ssvfiscanf_r+0x1e6>
 800be38:	2b64      	cmp	r3, #100	; 0x64
 800be3a:	d1c3      	bne.n	800bdc4 <__ssvfiscanf_r+0xb8>
 800be3c:	9744      	str	r7, [sp, #272]	; 0x110
 800be3e:	e7f4      	b.n	800be2a <__ssvfiscanf_r+0x11e>
 800be40:	2b70      	cmp	r3, #112	; 0x70
 800be42:	d042      	beq.n	800beca <__ssvfiscanf_r+0x1be>
 800be44:	d81d      	bhi.n	800be82 <__ssvfiscanf_r+0x176>
 800be46:	2b6e      	cmp	r3, #110	; 0x6e
 800be48:	d059      	beq.n	800befe <__ssvfiscanf_r+0x1f2>
 800be4a:	d843      	bhi.n	800bed4 <__ssvfiscanf_r+0x1c8>
 800be4c:	2b69      	cmp	r3, #105	; 0x69
 800be4e:	d1b9      	bne.n	800bdc4 <__ssvfiscanf_r+0xb8>
 800be50:	2300      	movs	r3, #0
 800be52:	9344      	str	r3, [sp, #272]	; 0x110
 800be54:	2303      	movs	r3, #3
 800be56:	9349      	str	r3, [sp, #292]	; 0x124
 800be58:	6863      	ldr	r3, [r4, #4]
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	dd61      	ble.n	800bf22 <__ssvfiscanf_r+0x216>
 800be5e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800be60:	0659      	lsls	r1, r3, #25
 800be62:	d56f      	bpl.n	800bf44 <__ssvfiscanf_r+0x238>
 800be64:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800be66:	2b02      	cmp	r3, #2
 800be68:	dc7c      	bgt.n	800bf64 <__ssvfiscanf_r+0x258>
 800be6a:	ab01      	add	r3, sp, #4
 800be6c:	4622      	mov	r2, r4
 800be6e:	a943      	add	r1, sp, #268	; 0x10c
 800be70:	4630      	mov	r0, r6
 800be72:	f000 fa35 	bl	800c2e0 <_scanf_chars>
 800be76:	2801      	cmp	r0, #1
 800be78:	f000 8092 	beq.w	800bfa0 <__ssvfiscanf_r+0x294>
 800be7c:	2802      	cmp	r0, #2
 800be7e:	d1ba      	bne.n	800bdf6 <__ssvfiscanf_r+0xea>
 800be80:	e01d      	b.n	800bebe <__ssvfiscanf_r+0x1b2>
 800be82:	2b75      	cmp	r3, #117	; 0x75
 800be84:	d0da      	beq.n	800be3c <__ssvfiscanf_r+0x130>
 800be86:	2b78      	cmp	r3, #120	; 0x78
 800be88:	d0c9      	beq.n	800be1e <__ssvfiscanf_r+0x112>
 800be8a:	2b73      	cmp	r3, #115	; 0x73
 800be8c:	d19a      	bne.n	800bdc4 <__ssvfiscanf_r+0xb8>
 800be8e:	2302      	movs	r3, #2
 800be90:	e7e1      	b.n	800be56 <__ssvfiscanf_r+0x14a>
 800be92:	6863      	ldr	r3, [r4, #4]
 800be94:	2b00      	cmp	r3, #0
 800be96:	dd0c      	ble.n	800beb2 <__ssvfiscanf_r+0x1a6>
 800be98:	6823      	ldr	r3, [r4, #0]
 800be9a:	781a      	ldrb	r2, [r3, #0]
 800be9c:	4593      	cmp	fp, r2
 800be9e:	d17f      	bne.n	800bfa0 <__ssvfiscanf_r+0x294>
 800bea0:	3301      	adds	r3, #1
 800bea2:	6862      	ldr	r2, [r4, #4]
 800bea4:	6023      	str	r3, [r4, #0]
 800bea6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bea8:	3a01      	subs	r2, #1
 800beaa:	3301      	adds	r3, #1
 800beac:	6062      	str	r2, [r4, #4]
 800beae:	9347      	str	r3, [sp, #284]	; 0x11c
 800beb0:	e7a1      	b.n	800bdf6 <__ssvfiscanf_r+0xea>
 800beb2:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800beb4:	4621      	mov	r1, r4
 800beb6:	4630      	mov	r0, r6
 800beb8:	4798      	blx	r3
 800beba:	2800      	cmp	r0, #0
 800bebc:	d0ec      	beq.n	800be98 <__ssvfiscanf_r+0x18c>
 800bebe:	9846      	ldr	r0, [sp, #280]	; 0x118
 800bec0:	2800      	cmp	r0, #0
 800bec2:	d163      	bne.n	800bf8c <__ssvfiscanf_r+0x280>
 800bec4:	f04f 30ff 	mov.w	r0, #4294967295
 800bec8:	e066      	b.n	800bf98 <__ssvfiscanf_r+0x28c>
 800beca:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800becc:	f042 0220 	orr.w	r2, r2, #32
 800bed0:	9243      	str	r2, [sp, #268]	; 0x10c
 800bed2:	e7a4      	b.n	800be1e <__ssvfiscanf_r+0x112>
 800bed4:	2308      	movs	r3, #8
 800bed6:	9344      	str	r3, [sp, #272]	; 0x110
 800bed8:	2304      	movs	r3, #4
 800beda:	e7bc      	b.n	800be56 <__ssvfiscanf_r+0x14a>
 800bedc:	4629      	mov	r1, r5
 800bede:	4640      	mov	r0, r8
 800bee0:	f000 fb56 	bl	800c590 <__sccl>
 800bee4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800bee6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800beea:	9343      	str	r3, [sp, #268]	; 0x10c
 800beec:	4605      	mov	r5, r0
 800beee:	2301      	movs	r3, #1
 800bef0:	e7b1      	b.n	800be56 <__ssvfiscanf_r+0x14a>
 800bef2:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800bef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bef8:	9343      	str	r3, [sp, #268]	; 0x10c
 800befa:	2300      	movs	r3, #0
 800befc:	e7ab      	b.n	800be56 <__ssvfiscanf_r+0x14a>
 800befe:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 800bf00:	06d0      	lsls	r0, r2, #27
 800bf02:	f53f af78 	bmi.w	800bdf6 <__ssvfiscanf_r+0xea>
 800bf06:	f012 0f01 	tst.w	r2, #1
 800bf0a:	9a01      	ldr	r2, [sp, #4]
 800bf0c:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bf0e:	f102 0104 	add.w	r1, r2, #4
 800bf12:	9101      	str	r1, [sp, #4]
 800bf14:	6812      	ldr	r2, [r2, #0]
 800bf16:	bf14      	ite	ne
 800bf18:	8013      	strhne	r3, [r2, #0]
 800bf1a:	6013      	streq	r3, [r2, #0]
 800bf1c:	e76b      	b.n	800bdf6 <__ssvfiscanf_r+0xea>
 800bf1e:	2305      	movs	r3, #5
 800bf20:	e799      	b.n	800be56 <__ssvfiscanf_r+0x14a>
 800bf22:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800bf24:	4621      	mov	r1, r4
 800bf26:	4630      	mov	r0, r6
 800bf28:	4798      	blx	r3
 800bf2a:	2800      	cmp	r0, #0
 800bf2c:	d097      	beq.n	800be5e <__ssvfiscanf_r+0x152>
 800bf2e:	e7c6      	b.n	800bebe <__ssvfiscanf_r+0x1b2>
 800bf30:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 800bf32:	3201      	adds	r2, #1
 800bf34:	9247      	str	r2, [sp, #284]	; 0x11c
 800bf36:	6862      	ldr	r2, [r4, #4]
 800bf38:	3a01      	subs	r2, #1
 800bf3a:	2a00      	cmp	r2, #0
 800bf3c:	6062      	str	r2, [r4, #4]
 800bf3e:	dd0a      	ble.n	800bf56 <__ssvfiscanf_r+0x24a>
 800bf40:	3301      	adds	r3, #1
 800bf42:	6023      	str	r3, [r4, #0]
 800bf44:	f000 fcb4 	bl	800c8b0 <__locale_ctype_ptr>
 800bf48:	6823      	ldr	r3, [r4, #0]
 800bf4a:	781a      	ldrb	r2, [r3, #0]
 800bf4c:	4410      	add	r0, r2
 800bf4e:	7842      	ldrb	r2, [r0, #1]
 800bf50:	0712      	lsls	r2, r2, #28
 800bf52:	d4ed      	bmi.n	800bf30 <__ssvfiscanf_r+0x224>
 800bf54:	e786      	b.n	800be64 <__ssvfiscanf_r+0x158>
 800bf56:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800bf58:	4621      	mov	r1, r4
 800bf5a:	4630      	mov	r0, r6
 800bf5c:	4798      	blx	r3
 800bf5e:	2800      	cmp	r0, #0
 800bf60:	d0f0      	beq.n	800bf44 <__ssvfiscanf_r+0x238>
 800bf62:	e7ac      	b.n	800bebe <__ssvfiscanf_r+0x1b2>
 800bf64:	2b04      	cmp	r3, #4
 800bf66:	dc06      	bgt.n	800bf76 <__ssvfiscanf_r+0x26a>
 800bf68:	ab01      	add	r3, sp, #4
 800bf6a:	4622      	mov	r2, r4
 800bf6c:	a943      	add	r1, sp, #268	; 0x10c
 800bf6e:	4630      	mov	r0, r6
 800bf70:	f000 fa1a 	bl	800c3a8 <_scanf_i>
 800bf74:	e77f      	b.n	800be76 <__ssvfiscanf_r+0x16a>
 800bf76:	4b0e      	ldr	r3, [pc, #56]	; (800bfb0 <__ssvfiscanf_r+0x2a4>)
 800bf78:	2b00      	cmp	r3, #0
 800bf7a:	f43f af3c 	beq.w	800bdf6 <__ssvfiscanf_r+0xea>
 800bf7e:	ab01      	add	r3, sp, #4
 800bf80:	4622      	mov	r2, r4
 800bf82:	a943      	add	r1, sp, #268	; 0x10c
 800bf84:	4630      	mov	r0, r6
 800bf86:	f3af 8000 	nop.w
 800bf8a:	e774      	b.n	800be76 <__ssvfiscanf_r+0x16a>
 800bf8c:	89a3      	ldrh	r3, [r4, #12]
 800bf8e:	f013 0f40 	tst.w	r3, #64	; 0x40
 800bf92:	bf18      	it	ne
 800bf94:	f04f 30ff 	movne.w	r0, #4294967295
 800bf98:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 800bf9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfa0:	9846      	ldr	r0, [sp, #280]	; 0x118
 800bfa2:	e7f9      	b.n	800bf98 <__ssvfiscanf_r+0x28c>
 800bfa4:	0800bc59 	.word	0x0800bc59
 800bfa8:	0800bcd3 	.word	0x0800bcd3
 800bfac:	0800f6aa 	.word	0x0800f6aa
 800bfb0:	00000000 	.word	0x00000000

0800bfb4 <_printf_common>:
 800bfb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfb8:	4691      	mov	r9, r2
 800bfba:	461f      	mov	r7, r3
 800bfbc:	688a      	ldr	r2, [r1, #8]
 800bfbe:	690b      	ldr	r3, [r1, #16]
 800bfc0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bfc4:	4293      	cmp	r3, r2
 800bfc6:	bfb8      	it	lt
 800bfc8:	4613      	movlt	r3, r2
 800bfca:	f8c9 3000 	str.w	r3, [r9]
 800bfce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bfd2:	4606      	mov	r6, r0
 800bfd4:	460c      	mov	r4, r1
 800bfd6:	b112      	cbz	r2, 800bfde <_printf_common+0x2a>
 800bfd8:	3301      	adds	r3, #1
 800bfda:	f8c9 3000 	str.w	r3, [r9]
 800bfde:	6823      	ldr	r3, [r4, #0]
 800bfe0:	0699      	lsls	r1, r3, #26
 800bfe2:	bf42      	ittt	mi
 800bfe4:	f8d9 3000 	ldrmi.w	r3, [r9]
 800bfe8:	3302      	addmi	r3, #2
 800bfea:	f8c9 3000 	strmi.w	r3, [r9]
 800bfee:	6825      	ldr	r5, [r4, #0]
 800bff0:	f015 0506 	ands.w	r5, r5, #6
 800bff4:	d107      	bne.n	800c006 <_printf_common+0x52>
 800bff6:	f104 0a19 	add.w	sl, r4, #25
 800bffa:	68e3      	ldr	r3, [r4, #12]
 800bffc:	f8d9 2000 	ldr.w	r2, [r9]
 800c000:	1a9b      	subs	r3, r3, r2
 800c002:	429d      	cmp	r5, r3
 800c004:	db29      	blt.n	800c05a <_printf_common+0xa6>
 800c006:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c00a:	6822      	ldr	r2, [r4, #0]
 800c00c:	3300      	adds	r3, #0
 800c00e:	bf18      	it	ne
 800c010:	2301      	movne	r3, #1
 800c012:	0692      	lsls	r2, r2, #26
 800c014:	d42e      	bmi.n	800c074 <_printf_common+0xc0>
 800c016:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c01a:	4639      	mov	r1, r7
 800c01c:	4630      	mov	r0, r6
 800c01e:	47c0      	blx	r8
 800c020:	3001      	adds	r0, #1
 800c022:	d021      	beq.n	800c068 <_printf_common+0xb4>
 800c024:	6823      	ldr	r3, [r4, #0]
 800c026:	68e5      	ldr	r5, [r4, #12]
 800c028:	f8d9 2000 	ldr.w	r2, [r9]
 800c02c:	f003 0306 	and.w	r3, r3, #6
 800c030:	2b04      	cmp	r3, #4
 800c032:	bf08      	it	eq
 800c034:	1aad      	subeq	r5, r5, r2
 800c036:	68a3      	ldr	r3, [r4, #8]
 800c038:	6922      	ldr	r2, [r4, #16]
 800c03a:	bf0c      	ite	eq
 800c03c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c040:	2500      	movne	r5, #0
 800c042:	4293      	cmp	r3, r2
 800c044:	bfc4      	itt	gt
 800c046:	1a9b      	subgt	r3, r3, r2
 800c048:	18ed      	addgt	r5, r5, r3
 800c04a:	f04f 0900 	mov.w	r9, #0
 800c04e:	341a      	adds	r4, #26
 800c050:	454d      	cmp	r5, r9
 800c052:	d11b      	bne.n	800c08c <_printf_common+0xd8>
 800c054:	2000      	movs	r0, #0
 800c056:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c05a:	2301      	movs	r3, #1
 800c05c:	4652      	mov	r2, sl
 800c05e:	4639      	mov	r1, r7
 800c060:	4630      	mov	r0, r6
 800c062:	47c0      	blx	r8
 800c064:	3001      	adds	r0, #1
 800c066:	d103      	bne.n	800c070 <_printf_common+0xbc>
 800c068:	f04f 30ff 	mov.w	r0, #4294967295
 800c06c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c070:	3501      	adds	r5, #1
 800c072:	e7c2      	b.n	800bffa <_printf_common+0x46>
 800c074:	18e1      	adds	r1, r4, r3
 800c076:	1c5a      	adds	r2, r3, #1
 800c078:	2030      	movs	r0, #48	; 0x30
 800c07a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c07e:	4422      	add	r2, r4
 800c080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c088:	3302      	adds	r3, #2
 800c08a:	e7c4      	b.n	800c016 <_printf_common+0x62>
 800c08c:	2301      	movs	r3, #1
 800c08e:	4622      	mov	r2, r4
 800c090:	4639      	mov	r1, r7
 800c092:	4630      	mov	r0, r6
 800c094:	47c0      	blx	r8
 800c096:	3001      	adds	r0, #1
 800c098:	d0e6      	beq.n	800c068 <_printf_common+0xb4>
 800c09a:	f109 0901 	add.w	r9, r9, #1
 800c09e:	e7d7      	b.n	800c050 <_printf_common+0x9c>

0800c0a0 <_printf_i>:
 800c0a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c0a4:	4617      	mov	r7, r2
 800c0a6:	7e0a      	ldrb	r2, [r1, #24]
 800c0a8:	b085      	sub	sp, #20
 800c0aa:	2a6e      	cmp	r2, #110	; 0x6e
 800c0ac:	4698      	mov	r8, r3
 800c0ae:	4606      	mov	r6, r0
 800c0b0:	460c      	mov	r4, r1
 800c0b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0b4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800c0b8:	f000 80bc 	beq.w	800c234 <_printf_i+0x194>
 800c0bc:	d81a      	bhi.n	800c0f4 <_printf_i+0x54>
 800c0be:	2a63      	cmp	r2, #99	; 0x63
 800c0c0:	d02e      	beq.n	800c120 <_printf_i+0x80>
 800c0c2:	d80a      	bhi.n	800c0da <_printf_i+0x3a>
 800c0c4:	2a00      	cmp	r2, #0
 800c0c6:	f000 80c8 	beq.w	800c25a <_printf_i+0x1ba>
 800c0ca:	2a58      	cmp	r2, #88	; 0x58
 800c0cc:	f000 808a 	beq.w	800c1e4 <_printf_i+0x144>
 800c0d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c0d4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800c0d8:	e02a      	b.n	800c130 <_printf_i+0x90>
 800c0da:	2a64      	cmp	r2, #100	; 0x64
 800c0dc:	d001      	beq.n	800c0e2 <_printf_i+0x42>
 800c0de:	2a69      	cmp	r2, #105	; 0x69
 800c0e0:	d1f6      	bne.n	800c0d0 <_printf_i+0x30>
 800c0e2:	6821      	ldr	r1, [r4, #0]
 800c0e4:	681a      	ldr	r2, [r3, #0]
 800c0e6:	f011 0f80 	tst.w	r1, #128	; 0x80
 800c0ea:	d023      	beq.n	800c134 <_printf_i+0x94>
 800c0ec:	1d11      	adds	r1, r2, #4
 800c0ee:	6019      	str	r1, [r3, #0]
 800c0f0:	6813      	ldr	r3, [r2, #0]
 800c0f2:	e027      	b.n	800c144 <_printf_i+0xa4>
 800c0f4:	2a73      	cmp	r2, #115	; 0x73
 800c0f6:	f000 80b4 	beq.w	800c262 <_printf_i+0x1c2>
 800c0fa:	d808      	bhi.n	800c10e <_printf_i+0x6e>
 800c0fc:	2a6f      	cmp	r2, #111	; 0x6f
 800c0fe:	d02a      	beq.n	800c156 <_printf_i+0xb6>
 800c100:	2a70      	cmp	r2, #112	; 0x70
 800c102:	d1e5      	bne.n	800c0d0 <_printf_i+0x30>
 800c104:	680a      	ldr	r2, [r1, #0]
 800c106:	f042 0220 	orr.w	r2, r2, #32
 800c10a:	600a      	str	r2, [r1, #0]
 800c10c:	e003      	b.n	800c116 <_printf_i+0x76>
 800c10e:	2a75      	cmp	r2, #117	; 0x75
 800c110:	d021      	beq.n	800c156 <_printf_i+0xb6>
 800c112:	2a78      	cmp	r2, #120	; 0x78
 800c114:	d1dc      	bne.n	800c0d0 <_printf_i+0x30>
 800c116:	2278      	movs	r2, #120	; 0x78
 800c118:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800c11c:	496e      	ldr	r1, [pc, #440]	; (800c2d8 <_printf_i+0x238>)
 800c11e:	e064      	b.n	800c1ea <_printf_i+0x14a>
 800c120:	681a      	ldr	r2, [r3, #0]
 800c122:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800c126:	1d11      	adds	r1, r2, #4
 800c128:	6019      	str	r1, [r3, #0]
 800c12a:	6813      	ldr	r3, [r2, #0]
 800c12c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c130:	2301      	movs	r3, #1
 800c132:	e0a3      	b.n	800c27c <_printf_i+0x1dc>
 800c134:	f011 0f40 	tst.w	r1, #64	; 0x40
 800c138:	f102 0104 	add.w	r1, r2, #4
 800c13c:	6019      	str	r1, [r3, #0]
 800c13e:	d0d7      	beq.n	800c0f0 <_printf_i+0x50>
 800c140:	f9b2 3000 	ldrsh.w	r3, [r2]
 800c144:	2b00      	cmp	r3, #0
 800c146:	da03      	bge.n	800c150 <_printf_i+0xb0>
 800c148:	222d      	movs	r2, #45	; 0x2d
 800c14a:	425b      	negs	r3, r3
 800c14c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c150:	4962      	ldr	r1, [pc, #392]	; (800c2dc <_printf_i+0x23c>)
 800c152:	220a      	movs	r2, #10
 800c154:	e017      	b.n	800c186 <_printf_i+0xe6>
 800c156:	6820      	ldr	r0, [r4, #0]
 800c158:	6819      	ldr	r1, [r3, #0]
 800c15a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800c15e:	d003      	beq.n	800c168 <_printf_i+0xc8>
 800c160:	1d08      	adds	r0, r1, #4
 800c162:	6018      	str	r0, [r3, #0]
 800c164:	680b      	ldr	r3, [r1, #0]
 800c166:	e006      	b.n	800c176 <_printf_i+0xd6>
 800c168:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c16c:	f101 0004 	add.w	r0, r1, #4
 800c170:	6018      	str	r0, [r3, #0]
 800c172:	d0f7      	beq.n	800c164 <_printf_i+0xc4>
 800c174:	880b      	ldrh	r3, [r1, #0]
 800c176:	4959      	ldr	r1, [pc, #356]	; (800c2dc <_printf_i+0x23c>)
 800c178:	2a6f      	cmp	r2, #111	; 0x6f
 800c17a:	bf14      	ite	ne
 800c17c:	220a      	movne	r2, #10
 800c17e:	2208      	moveq	r2, #8
 800c180:	2000      	movs	r0, #0
 800c182:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800c186:	6865      	ldr	r5, [r4, #4]
 800c188:	60a5      	str	r5, [r4, #8]
 800c18a:	2d00      	cmp	r5, #0
 800c18c:	f2c0 809c 	blt.w	800c2c8 <_printf_i+0x228>
 800c190:	6820      	ldr	r0, [r4, #0]
 800c192:	f020 0004 	bic.w	r0, r0, #4
 800c196:	6020      	str	r0, [r4, #0]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d13f      	bne.n	800c21c <_printf_i+0x17c>
 800c19c:	2d00      	cmp	r5, #0
 800c19e:	f040 8095 	bne.w	800c2cc <_printf_i+0x22c>
 800c1a2:	4675      	mov	r5, lr
 800c1a4:	2a08      	cmp	r2, #8
 800c1a6:	d10b      	bne.n	800c1c0 <_printf_i+0x120>
 800c1a8:	6823      	ldr	r3, [r4, #0]
 800c1aa:	07da      	lsls	r2, r3, #31
 800c1ac:	d508      	bpl.n	800c1c0 <_printf_i+0x120>
 800c1ae:	6923      	ldr	r3, [r4, #16]
 800c1b0:	6862      	ldr	r2, [r4, #4]
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	bfde      	ittt	le
 800c1b6:	2330      	movle	r3, #48	; 0x30
 800c1b8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c1bc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c1c0:	ebae 0305 	sub.w	r3, lr, r5
 800c1c4:	6123      	str	r3, [r4, #16]
 800c1c6:	f8cd 8000 	str.w	r8, [sp]
 800c1ca:	463b      	mov	r3, r7
 800c1cc:	aa03      	add	r2, sp, #12
 800c1ce:	4621      	mov	r1, r4
 800c1d0:	4630      	mov	r0, r6
 800c1d2:	f7ff feef 	bl	800bfb4 <_printf_common>
 800c1d6:	3001      	adds	r0, #1
 800c1d8:	d155      	bne.n	800c286 <_printf_i+0x1e6>
 800c1da:	f04f 30ff 	mov.w	r0, #4294967295
 800c1de:	b005      	add	sp, #20
 800c1e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c1e4:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800c1e8:	493c      	ldr	r1, [pc, #240]	; (800c2dc <_printf_i+0x23c>)
 800c1ea:	6822      	ldr	r2, [r4, #0]
 800c1ec:	6818      	ldr	r0, [r3, #0]
 800c1ee:	f012 0f80 	tst.w	r2, #128	; 0x80
 800c1f2:	f100 0504 	add.w	r5, r0, #4
 800c1f6:	601d      	str	r5, [r3, #0]
 800c1f8:	d001      	beq.n	800c1fe <_printf_i+0x15e>
 800c1fa:	6803      	ldr	r3, [r0, #0]
 800c1fc:	e002      	b.n	800c204 <_printf_i+0x164>
 800c1fe:	0655      	lsls	r5, r2, #25
 800c200:	d5fb      	bpl.n	800c1fa <_printf_i+0x15a>
 800c202:	8803      	ldrh	r3, [r0, #0]
 800c204:	07d0      	lsls	r0, r2, #31
 800c206:	bf44      	itt	mi
 800c208:	f042 0220 	orrmi.w	r2, r2, #32
 800c20c:	6022      	strmi	r2, [r4, #0]
 800c20e:	b91b      	cbnz	r3, 800c218 <_printf_i+0x178>
 800c210:	6822      	ldr	r2, [r4, #0]
 800c212:	f022 0220 	bic.w	r2, r2, #32
 800c216:	6022      	str	r2, [r4, #0]
 800c218:	2210      	movs	r2, #16
 800c21a:	e7b1      	b.n	800c180 <_printf_i+0xe0>
 800c21c:	4675      	mov	r5, lr
 800c21e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c222:	fb02 3310 	mls	r3, r2, r0, r3
 800c226:	5ccb      	ldrb	r3, [r1, r3]
 800c228:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c22c:	4603      	mov	r3, r0
 800c22e:	2800      	cmp	r0, #0
 800c230:	d1f5      	bne.n	800c21e <_printf_i+0x17e>
 800c232:	e7b7      	b.n	800c1a4 <_printf_i+0x104>
 800c234:	6808      	ldr	r0, [r1, #0]
 800c236:	681a      	ldr	r2, [r3, #0]
 800c238:	6949      	ldr	r1, [r1, #20]
 800c23a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800c23e:	d004      	beq.n	800c24a <_printf_i+0x1aa>
 800c240:	1d10      	adds	r0, r2, #4
 800c242:	6018      	str	r0, [r3, #0]
 800c244:	6813      	ldr	r3, [r2, #0]
 800c246:	6019      	str	r1, [r3, #0]
 800c248:	e007      	b.n	800c25a <_printf_i+0x1ba>
 800c24a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c24e:	f102 0004 	add.w	r0, r2, #4
 800c252:	6018      	str	r0, [r3, #0]
 800c254:	6813      	ldr	r3, [r2, #0]
 800c256:	d0f6      	beq.n	800c246 <_printf_i+0x1a6>
 800c258:	8019      	strh	r1, [r3, #0]
 800c25a:	2300      	movs	r3, #0
 800c25c:	6123      	str	r3, [r4, #16]
 800c25e:	4675      	mov	r5, lr
 800c260:	e7b1      	b.n	800c1c6 <_printf_i+0x126>
 800c262:	681a      	ldr	r2, [r3, #0]
 800c264:	1d11      	adds	r1, r2, #4
 800c266:	6019      	str	r1, [r3, #0]
 800c268:	6815      	ldr	r5, [r2, #0]
 800c26a:	6862      	ldr	r2, [r4, #4]
 800c26c:	2100      	movs	r1, #0
 800c26e:	4628      	mov	r0, r5
 800c270:	f7f3 ffe6 	bl	8000240 <memchr>
 800c274:	b108      	cbz	r0, 800c27a <_printf_i+0x1da>
 800c276:	1b40      	subs	r0, r0, r5
 800c278:	6060      	str	r0, [r4, #4]
 800c27a:	6863      	ldr	r3, [r4, #4]
 800c27c:	6123      	str	r3, [r4, #16]
 800c27e:	2300      	movs	r3, #0
 800c280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c284:	e79f      	b.n	800c1c6 <_printf_i+0x126>
 800c286:	6923      	ldr	r3, [r4, #16]
 800c288:	462a      	mov	r2, r5
 800c28a:	4639      	mov	r1, r7
 800c28c:	4630      	mov	r0, r6
 800c28e:	47c0      	blx	r8
 800c290:	3001      	adds	r0, #1
 800c292:	d0a2      	beq.n	800c1da <_printf_i+0x13a>
 800c294:	6823      	ldr	r3, [r4, #0]
 800c296:	079b      	lsls	r3, r3, #30
 800c298:	d507      	bpl.n	800c2aa <_printf_i+0x20a>
 800c29a:	2500      	movs	r5, #0
 800c29c:	f104 0919 	add.w	r9, r4, #25
 800c2a0:	68e3      	ldr	r3, [r4, #12]
 800c2a2:	9a03      	ldr	r2, [sp, #12]
 800c2a4:	1a9b      	subs	r3, r3, r2
 800c2a6:	429d      	cmp	r5, r3
 800c2a8:	db05      	blt.n	800c2b6 <_printf_i+0x216>
 800c2aa:	68e0      	ldr	r0, [r4, #12]
 800c2ac:	9b03      	ldr	r3, [sp, #12]
 800c2ae:	4298      	cmp	r0, r3
 800c2b0:	bfb8      	it	lt
 800c2b2:	4618      	movlt	r0, r3
 800c2b4:	e793      	b.n	800c1de <_printf_i+0x13e>
 800c2b6:	2301      	movs	r3, #1
 800c2b8:	464a      	mov	r2, r9
 800c2ba:	4639      	mov	r1, r7
 800c2bc:	4630      	mov	r0, r6
 800c2be:	47c0      	blx	r8
 800c2c0:	3001      	adds	r0, #1
 800c2c2:	d08a      	beq.n	800c1da <_printf_i+0x13a>
 800c2c4:	3501      	adds	r5, #1
 800c2c6:	e7eb      	b.n	800c2a0 <_printf_i+0x200>
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d1a7      	bne.n	800c21c <_printf_i+0x17c>
 800c2cc:	780b      	ldrb	r3, [r1, #0]
 800c2ce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c2d2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2d6:	e765      	b.n	800c1a4 <_printf_i+0x104>
 800c2d8:	0800f6c6 	.word	0x0800f6c6
 800c2dc:	0800f6b5 	.word	0x0800f6b5

0800c2e0 <_scanf_chars>:
 800c2e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e4:	4615      	mov	r5, r2
 800c2e6:	688a      	ldr	r2, [r1, #8]
 800c2e8:	4680      	mov	r8, r0
 800c2ea:	460c      	mov	r4, r1
 800c2ec:	b932      	cbnz	r2, 800c2fc <_scanf_chars+0x1c>
 800c2ee:	698a      	ldr	r2, [r1, #24]
 800c2f0:	2a00      	cmp	r2, #0
 800c2f2:	bf0c      	ite	eq
 800c2f4:	2201      	moveq	r2, #1
 800c2f6:	f04f 32ff 	movne.w	r2, #4294967295
 800c2fa:	608a      	str	r2, [r1, #8]
 800c2fc:	6822      	ldr	r2, [r4, #0]
 800c2fe:	06d1      	lsls	r1, r2, #27
 800c300:	bf5f      	itttt	pl
 800c302:	681a      	ldrpl	r2, [r3, #0]
 800c304:	1d11      	addpl	r1, r2, #4
 800c306:	6019      	strpl	r1, [r3, #0]
 800c308:	6817      	ldrpl	r7, [r2, #0]
 800c30a:	2600      	movs	r6, #0
 800c30c:	69a3      	ldr	r3, [r4, #24]
 800c30e:	b1db      	cbz	r3, 800c348 <_scanf_chars+0x68>
 800c310:	2b01      	cmp	r3, #1
 800c312:	d107      	bne.n	800c324 <_scanf_chars+0x44>
 800c314:	682b      	ldr	r3, [r5, #0]
 800c316:	6962      	ldr	r2, [r4, #20]
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	5cd3      	ldrb	r3, [r2, r3]
 800c31c:	b9a3      	cbnz	r3, 800c348 <_scanf_chars+0x68>
 800c31e:	2e00      	cmp	r6, #0
 800c320:	d132      	bne.n	800c388 <_scanf_chars+0xa8>
 800c322:	e006      	b.n	800c332 <_scanf_chars+0x52>
 800c324:	2b02      	cmp	r3, #2
 800c326:	d007      	beq.n	800c338 <_scanf_chars+0x58>
 800c328:	2e00      	cmp	r6, #0
 800c32a:	d12d      	bne.n	800c388 <_scanf_chars+0xa8>
 800c32c:	69a3      	ldr	r3, [r4, #24]
 800c32e:	2b01      	cmp	r3, #1
 800c330:	d12a      	bne.n	800c388 <_scanf_chars+0xa8>
 800c332:	2001      	movs	r0, #1
 800c334:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c338:	f000 faba 	bl	800c8b0 <__locale_ctype_ptr>
 800c33c:	682b      	ldr	r3, [r5, #0]
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	4418      	add	r0, r3
 800c342:	7843      	ldrb	r3, [r0, #1]
 800c344:	071b      	lsls	r3, r3, #28
 800c346:	d4ef      	bmi.n	800c328 <_scanf_chars+0x48>
 800c348:	6823      	ldr	r3, [r4, #0]
 800c34a:	06da      	lsls	r2, r3, #27
 800c34c:	bf5e      	ittt	pl
 800c34e:	682b      	ldrpl	r3, [r5, #0]
 800c350:	781b      	ldrbpl	r3, [r3, #0]
 800c352:	703b      	strbpl	r3, [r7, #0]
 800c354:	682a      	ldr	r2, [r5, #0]
 800c356:	686b      	ldr	r3, [r5, #4]
 800c358:	f102 0201 	add.w	r2, r2, #1
 800c35c:	602a      	str	r2, [r5, #0]
 800c35e:	68a2      	ldr	r2, [r4, #8]
 800c360:	f103 33ff 	add.w	r3, r3, #4294967295
 800c364:	f102 32ff 	add.w	r2, r2, #4294967295
 800c368:	606b      	str	r3, [r5, #4]
 800c36a:	f106 0601 	add.w	r6, r6, #1
 800c36e:	bf58      	it	pl
 800c370:	3701      	addpl	r7, #1
 800c372:	60a2      	str	r2, [r4, #8]
 800c374:	b142      	cbz	r2, 800c388 <_scanf_chars+0xa8>
 800c376:	2b00      	cmp	r3, #0
 800c378:	dcc8      	bgt.n	800c30c <_scanf_chars+0x2c>
 800c37a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c37e:	4629      	mov	r1, r5
 800c380:	4640      	mov	r0, r8
 800c382:	4798      	blx	r3
 800c384:	2800      	cmp	r0, #0
 800c386:	d0c1      	beq.n	800c30c <_scanf_chars+0x2c>
 800c388:	6823      	ldr	r3, [r4, #0]
 800c38a:	f013 0310 	ands.w	r3, r3, #16
 800c38e:	d105      	bne.n	800c39c <_scanf_chars+0xbc>
 800c390:	68e2      	ldr	r2, [r4, #12]
 800c392:	3201      	adds	r2, #1
 800c394:	60e2      	str	r2, [r4, #12]
 800c396:	69a2      	ldr	r2, [r4, #24]
 800c398:	b102      	cbz	r2, 800c39c <_scanf_chars+0xbc>
 800c39a:	703b      	strb	r3, [r7, #0]
 800c39c:	6923      	ldr	r3, [r4, #16]
 800c39e:	441e      	add	r6, r3
 800c3a0:	6126      	str	r6, [r4, #16]
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c3a8 <_scanf_i>:
 800c3a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ac:	469a      	mov	sl, r3
 800c3ae:	4b74      	ldr	r3, [pc, #464]	; (800c580 <_scanf_i+0x1d8>)
 800c3b0:	460c      	mov	r4, r1
 800c3b2:	4683      	mov	fp, r0
 800c3b4:	4616      	mov	r6, r2
 800c3b6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c3ba:	b087      	sub	sp, #28
 800c3bc:	ab03      	add	r3, sp, #12
 800c3be:	68a7      	ldr	r7, [r4, #8]
 800c3c0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c3c4:	4b6f      	ldr	r3, [pc, #444]	; (800c584 <_scanf_i+0x1dc>)
 800c3c6:	69a1      	ldr	r1, [r4, #24]
 800c3c8:	4a6f      	ldr	r2, [pc, #444]	; (800c588 <_scanf_i+0x1e0>)
 800c3ca:	2903      	cmp	r1, #3
 800c3cc:	bf18      	it	ne
 800c3ce:	461a      	movne	r2, r3
 800c3d0:	1e7b      	subs	r3, r7, #1
 800c3d2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800c3d6:	bf84      	itt	hi
 800c3d8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c3dc:	60a3      	strhi	r3, [r4, #8]
 800c3de:	6823      	ldr	r3, [r4, #0]
 800c3e0:	9200      	str	r2, [sp, #0]
 800c3e2:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c3e6:	bf88      	it	hi
 800c3e8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c3ec:	f104 091c 	add.w	r9, r4, #28
 800c3f0:	6023      	str	r3, [r4, #0]
 800c3f2:	bf8c      	ite	hi
 800c3f4:	197f      	addhi	r7, r7, r5
 800c3f6:	2700      	movls	r7, #0
 800c3f8:	464b      	mov	r3, r9
 800c3fa:	f04f 0800 	mov.w	r8, #0
 800c3fe:	9301      	str	r3, [sp, #4]
 800c400:	6831      	ldr	r1, [r6, #0]
 800c402:	ab03      	add	r3, sp, #12
 800c404:	2202      	movs	r2, #2
 800c406:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c40a:	7809      	ldrb	r1, [r1, #0]
 800c40c:	f7f3 ff18 	bl	8000240 <memchr>
 800c410:	9b01      	ldr	r3, [sp, #4]
 800c412:	b328      	cbz	r0, 800c460 <_scanf_i+0xb8>
 800c414:	f1b8 0f01 	cmp.w	r8, #1
 800c418:	d156      	bne.n	800c4c8 <_scanf_i+0x120>
 800c41a:	6862      	ldr	r2, [r4, #4]
 800c41c:	b92a      	cbnz	r2, 800c42a <_scanf_i+0x82>
 800c41e:	2208      	movs	r2, #8
 800c420:	6062      	str	r2, [r4, #4]
 800c422:	6822      	ldr	r2, [r4, #0]
 800c424:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c428:	6022      	str	r2, [r4, #0]
 800c42a:	6822      	ldr	r2, [r4, #0]
 800c42c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c430:	6022      	str	r2, [r4, #0]
 800c432:	68a2      	ldr	r2, [r4, #8]
 800c434:	1e51      	subs	r1, r2, #1
 800c436:	60a1      	str	r1, [r4, #8]
 800c438:	b192      	cbz	r2, 800c460 <_scanf_i+0xb8>
 800c43a:	6832      	ldr	r2, [r6, #0]
 800c43c:	1c51      	adds	r1, r2, #1
 800c43e:	6031      	str	r1, [r6, #0]
 800c440:	7812      	ldrb	r2, [r2, #0]
 800c442:	701a      	strb	r2, [r3, #0]
 800c444:	1c5d      	adds	r5, r3, #1
 800c446:	6873      	ldr	r3, [r6, #4]
 800c448:	3b01      	subs	r3, #1
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	6073      	str	r3, [r6, #4]
 800c44e:	dc06      	bgt.n	800c45e <_scanf_i+0xb6>
 800c450:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c454:	4631      	mov	r1, r6
 800c456:	4658      	mov	r0, fp
 800c458:	4798      	blx	r3
 800c45a:	2800      	cmp	r0, #0
 800c45c:	d176      	bne.n	800c54c <_scanf_i+0x1a4>
 800c45e:	462b      	mov	r3, r5
 800c460:	f108 0801 	add.w	r8, r8, #1
 800c464:	f1b8 0f03 	cmp.w	r8, #3
 800c468:	d1c9      	bne.n	800c3fe <_scanf_i+0x56>
 800c46a:	6862      	ldr	r2, [r4, #4]
 800c46c:	b90a      	cbnz	r2, 800c472 <_scanf_i+0xca>
 800c46e:	220a      	movs	r2, #10
 800c470:	6062      	str	r2, [r4, #4]
 800c472:	6862      	ldr	r2, [r4, #4]
 800c474:	4945      	ldr	r1, [pc, #276]	; (800c58c <_scanf_i+0x1e4>)
 800c476:	6960      	ldr	r0, [r4, #20]
 800c478:	9301      	str	r3, [sp, #4]
 800c47a:	1a89      	subs	r1, r1, r2
 800c47c:	f000 f888 	bl	800c590 <__sccl>
 800c480:	9b01      	ldr	r3, [sp, #4]
 800c482:	f04f 0800 	mov.w	r8, #0
 800c486:	461d      	mov	r5, r3
 800c488:	68a3      	ldr	r3, [r4, #8]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d038      	beq.n	800c500 <_scanf_i+0x158>
 800c48e:	6831      	ldr	r1, [r6, #0]
 800c490:	6960      	ldr	r0, [r4, #20]
 800c492:	780a      	ldrb	r2, [r1, #0]
 800c494:	5c80      	ldrb	r0, [r0, r2]
 800c496:	2800      	cmp	r0, #0
 800c498:	d032      	beq.n	800c500 <_scanf_i+0x158>
 800c49a:	2a30      	cmp	r2, #48	; 0x30
 800c49c:	6822      	ldr	r2, [r4, #0]
 800c49e:	d121      	bne.n	800c4e4 <_scanf_i+0x13c>
 800c4a0:	0510      	lsls	r0, r2, #20
 800c4a2:	d51f      	bpl.n	800c4e4 <_scanf_i+0x13c>
 800c4a4:	f108 0801 	add.w	r8, r8, #1
 800c4a8:	b117      	cbz	r7, 800c4b0 <_scanf_i+0x108>
 800c4aa:	3301      	adds	r3, #1
 800c4ac:	3f01      	subs	r7, #1
 800c4ae:	60a3      	str	r3, [r4, #8]
 800c4b0:	6873      	ldr	r3, [r6, #4]
 800c4b2:	3b01      	subs	r3, #1
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	6073      	str	r3, [r6, #4]
 800c4b8:	dd1b      	ble.n	800c4f2 <_scanf_i+0x14a>
 800c4ba:	6833      	ldr	r3, [r6, #0]
 800c4bc:	3301      	adds	r3, #1
 800c4be:	6033      	str	r3, [r6, #0]
 800c4c0:	68a3      	ldr	r3, [r4, #8]
 800c4c2:	3b01      	subs	r3, #1
 800c4c4:	60a3      	str	r3, [r4, #8]
 800c4c6:	e7df      	b.n	800c488 <_scanf_i+0xe0>
 800c4c8:	f1b8 0f02 	cmp.w	r8, #2
 800c4cc:	d1b1      	bne.n	800c432 <_scanf_i+0x8a>
 800c4ce:	6822      	ldr	r2, [r4, #0]
 800c4d0:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c4d4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c4d8:	d1c2      	bne.n	800c460 <_scanf_i+0xb8>
 800c4da:	2110      	movs	r1, #16
 800c4dc:	6061      	str	r1, [r4, #4]
 800c4de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c4e2:	e7a5      	b.n	800c430 <_scanf_i+0x88>
 800c4e4:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c4e8:	6022      	str	r2, [r4, #0]
 800c4ea:	780b      	ldrb	r3, [r1, #0]
 800c4ec:	702b      	strb	r3, [r5, #0]
 800c4ee:	3501      	adds	r5, #1
 800c4f0:	e7de      	b.n	800c4b0 <_scanf_i+0x108>
 800c4f2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c4f6:	4631      	mov	r1, r6
 800c4f8:	4658      	mov	r0, fp
 800c4fa:	4798      	blx	r3
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	d0df      	beq.n	800c4c0 <_scanf_i+0x118>
 800c500:	6823      	ldr	r3, [r4, #0]
 800c502:	05d9      	lsls	r1, r3, #23
 800c504:	d50c      	bpl.n	800c520 <_scanf_i+0x178>
 800c506:	454d      	cmp	r5, r9
 800c508:	d908      	bls.n	800c51c <_scanf_i+0x174>
 800c50a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c50e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c512:	4632      	mov	r2, r6
 800c514:	4658      	mov	r0, fp
 800c516:	4798      	blx	r3
 800c518:	1e6f      	subs	r7, r5, #1
 800c51a:	463d      	mov	r5, r7
 800c51c:	454d      	cmp	r5, r9
 800c51e:	d02c      	beq.n	800c57a <_scanf_i+0x1d2>
 800c520:	6822      	ldr	r2, [r4, #0]
 800c522:	f012 0210 	ands.w	r2, r2, #16
 800c526:	d11e      	bne.n	800c566 <_scanf_i+0x1be>
 800c528:	702a      	strb	r2, [r5, #0]
 800c52a:	6863      	ldr	r3, [r4, #4]
 800c52c:	9e00      	ldr	r6, [sp, #0]
 800c52e:	4649      	mov	r1, r9
 800c530:	4658      	mov	r0, fp
 800c532:	47b0      	blx	r6
 800c534:	6822      	ldr	r2, [r4, #0]
 800c536:	f8da 3000 	ldr.w	r3, [sl]
 800c53a:	f012 0f20 	tst.w	r2, #32
 800c53e:	d008      	beq.n	800c552 <_scanf_i+0x1aa>
 800c540:	1d1a      	adds	r2, r3, #4
 800c542:	f8ca 2000 	str.w	r2, [sl]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	6018      	str	r0, [r3, #0]
 800c54a:	e009      	b.n	800c560 <_scanf_i+0x1b8>
 800c54c:	f04f 0800 	mov.w	r8, #0
 800c550:	e7d6      	b.n	800c500 <_scanf_i+0x158>
 800c552:	07d2      	lsls	r2, r2, #31
 800c554:	d5f4      	bpl.n	800c540 <_scanf_i+0x198>
 800c556:	1d1a      	adds	r2, r3, #4
 800c558:	f8ca 2000 	str.w	r2, [sl]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	8018      	strh	r0, [r3, #0]
 800c560:	68e3      	ldr	r3, [r4, #12]
 800c562:	3301      	adds	r3, #1
 800c564:	60e3      	str	r3, [r4, #12]
 800c566:	eba5 0509 	sub.w	r5, r5, r9
 800c56a:	44a8      	add	r8, r5
 800c56c:	6925      	ldr	r5, [r4, #16]
 800c56e:	4445      	add	r5, r8
 800c570:	6125      	str	r5, [r4, #16]
 800c572:	2000      	movs	r0, #0
 800c574:	b007      	add	sp, #28
 800c576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c57a:	2001      	movs	r0, #1
 800c57c:	e7fa      	b.n	800c574 <_scanf_i+0x1cc>
 800c57e:	bf00      	nop
 800c580:	0800f678 	.word	0x0800f678
 800c584:	0800c811 	.word	0x0800c811
 800c588:	0800c6f1 	.word	0x0800c6f1
 800c58c:	0800f6e7 	.word	0x0800f6e7

0800c590 <__sccl>:
 800c590:	b570      	push	{r4, r5, r6, lr}
 800c592:	780b      	ldrb	r3, [r1, #0]
 800c594:	2b5e      	cmp	r3, #94	; 0x5e
 800c596:	bf13      	iteet	ne
 800c598:	1c4a      	addne	r2, r1, #1
 800c59a:	1c8a      	addeq	r2, r1, #2
 800c59c:	784b      	ldrbeq	r3, [r1, #1]
 800c59e:	2100      	movne	r1, #0
 800c5a0:	bf08      	it	eq
 800c5a2:	2101      	moveq	r1, #1
 800c5a4:	1e44      	subs	r4, r0, #1
 800c5a6:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800c5aa:	f804 1f01 	strb.w	r1, [r4, #1]!
 800c5ae:	42a5      	cmp	r5, r4
 800c5b0:	d1fb      	bne.n	800c5aa <__sccl+0x1a>
 800c5b2:	b913      	cbnz	r3, 800c5ba <__sccl+0x2a>
 800c5b4:	3a01      	subs	r2, #1
 800c5b6:	4610      	mov	r0, r2
 800c5b8:	bd70      	pop	{r4, r5, r6, pc}
 800c5ba:	f081 0401 	eor.w	r4, r1, #1
 800c5be:	54c4      	strb	r4, [r0, r3]
 800c5c0:	4611      	mov	r1, r2
 800c5c2:	780d      	ldrb	r5, [r1, #0]
 800c5c4:	2d2d      	cmp	r5, #45	; 0x2d
 800c5c6:	f101 0201 	add.w	r2, r1, #1
 800c5ca:	d006      	beq.n	800c5da <__sccl+0x4a>
 800c5cc:	2d5d      	cmp	r5, #93	; 0x5d
 800c5ce:	d0f2      	beq.n	800c5b6 <__sccl+0x26>
 800c5d0:	b90d      	cbnz	r5, 800c5d6 <__sccl+0x46>
 800c5d2:	460a      	mov	r2, r1
 800c5d4:	e7ef      	b.n	800c5b6 <__sccl+0x26>
 800c5d6:	462b      	mov	r3, r5
 800c5d8:	e7f1      	b.n	800c5be <__sccl+0x2e>
 800c5da:	784e      	ldrb	r6, [r1, #1]
 800c5dc:	2e5d      	cmp	r6, #93	; 0x5d
 800c5de:	d0fa      	beq.n	800c5d6 <__sccl+0x46>
 800c5e0:	42b3      	cmp	r3, r6
 800c5e2:	dcf8      	bgt.n	800c5d6 <__sccl+0x46>
 800c5e4:	3102      	adds	r1, #2
 800c5e6:	3301      	adds	r3, #1
 800c5e8:	429e      	cmp	r6, r3
 800c5ea:	54c4      	strb	r4, [r0, r3]
 800c5ec:	dcfb      	bgt.n	800c5e6 <__sccl+0x56>
 800c5ee:	e7e8      	b.n	800c5c2 <__sccl+0x32>

0800c5f0 <_strtol_l.isra.0>:
 800c5f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5f4:	4680      	mov	r8, r0
 800c5f6:	4689      	mov	r9, r1
 800c5f8:	4692      	mov	sl, r2
 800c5fa:	461f      	mov	r7, r3
 800c5fc:	468b      	mov	fp, r1
 800c5fe:	465d      	mov	r5, fp
 800c600:	980a      	ldr	r0, [sp, #40]	; 0x28
 800c602:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c606:	f000 f950 	bl	800c8aa <__locale_ctype_ptr_l>
 800c60a:	4420      	add	r0, r4
 800c60c:	7846      	ldrb	r6, [r0, #1]
 800c60e:	f016 0608 	ands.w	r6, r6, #8
 800c612:	d10b      	bne.n	800c62c <_strtol_l.isra.0+0x3c>
 800c614:	2c2d      	cmp	r4, #45	; 0x2d
 800c616:	d10b      	bne.n	800c630 <_strtol_l.isra.0+0x40>
 800c618:	782c      	ldrb	r4, [r5, #0]
 800c61a:	2601      	movs	r6, #1
 800c61c:	f10b 0502 	add.w	r5, fp, #2
 800c620:	b167      	cbz	r7, 800c63c <_strtol_l.isra.0+0x4c>
 800c622:	2f10      	cmp	r7, #16
 800c624:	d114      	bne.n	800c650 <_strtol_l.isra.0+0x60>
 800c626:	2c30      	cmp	r4, #48	; 0x30
 800c628:	d00a      	beq.n	800c640 <_strtol_l.isra.0+0x50>
 800c62a:	e011      	b.n	800c650 <_strtol_l.isra.0+0x60>
 800c62c:	46ab      	mov	fp, r5
 800c62e:	e7e6      	b.n	800c5fe <_strtol_l.isra.0+0xe>
 800c630:	2c2b      	cmp	r4, #43	; 0x2b
 800c632:	bf04      	itt	eq
 800c634:	782c      	ldrbeq	r4, [r5, #0]
 800c636:	f10b 0502 	addeq.w	r5, fp, #2
 800c63a:	e7f1      	b.n	800c620 <_strtol_l.isra.0+0x30>
 800c63c:	2c30      	cmp	r4, #48	; 0x30
 800c63e:	d127      	bne.n	800c690 <_strtol_l.isra.0+0xa0>
 800c640:	782b      	ldrb	r3, [r5, #0]
 800c642:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c646:	2b58      	cmp	r3, #88	; 0x58
 800c648:	d14b      	bne.n	800c6e2 <_strtol_l.isra.0+0xf2>
 800c64a:	786c      	ldrb	r4, [r5, #1]
 800c64c:	2710      	movs	r7, #16
 800c64e:	3502      	adds	r5, #2
 800c650:	2e00      	cmp	r6, #0
 800c652:	bf0c      	ite	eq
 800c654:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c658:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c65c:	2200      	movs	r2, #0
 800c65e:	fbb1 fef7 	udiv	lr, r1, r7
 800c662:	4610      	mov	r0, r2
 800c664:	fb07 1c1e 	mls	ip, r7, lr, r1
 800c668:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c66c:	2b09      	cmp	r3, #9
 800c66e:	d811      	bhi.n	800c694 <_strtol_l.isra.0+0xa4>
 800c670:	461c      	mov	r4, r3
 800c672:	42a7      	cmp	r7, r4
 800c674:	dd1d      	ble.n	800c6b2 <_strtol_l.isra.0+0xc2>
 800c676:	1c53      	adds	r3, r2, #1
 800c678:	d007      	beq.n	800c68a <_strtol_l.isra.0+0x9a>
 800c67a:	4586      	cmp	lr, r0
 800c67c:	d316      	bcc.n	800c6ac <_strtol_l.isra.0+0xbc>
 800c67e:	d101      	bne.n	800c684 <_strtol_l.isra.0+0x94>
 800c680:	45a4      	cmp	ip, r4
 800c682:	db13      	blt.n	800c6ac <_strtol_l.isra.0+0xbc>
 800c684:	fb00 4007 	mla	r0, r0, r7, r4
 800c688:	2201      	movs	r2, #1
 800c68a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c68e:	e7eb      	b.n	800c668 <_strtol_l.isra.0+0x78>
 800c690:	270a      	movs	r7, #10
 800c692:	e7dd      	b.n	800c650 <_strtol_l.isra.0+0x60>
 800c694:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c698:	2b19      	cmp	r3, #25
 800c69a:	d801      	bhi.n	800c6a0 <_strtol_l.isra.0+0xb0>
 800c69c:	3c37      	subs	r4, #55	; 0x37
 800c69e:	e7e8      	b.n	800c672 <_strtol_l.isra.0+0x82>
 800c6a0:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c6a4:	2b19      	cmp	r3, #25
 800c6a6:	d804      	bhi.n	800c6b2 <_strtol_l.isra.0+0xc2>
 800c6a8:	3c57      	subs	r4, #87	; 0x57
 800c6aa:	e7e2      	b.n	800c672 <_strtol_l.isra.0+0x82>
 800c6ac:	f04f 32ff 	mov.w	r2, #4294967295
 800c6b0:	e7eb      	b.n	800c68a <_strtol_l.isra.0+0x9a>
 800c6b2:	1c53      	adds	r3, r2, #1
 800c6b4:	d108      	bne.n	800c6c8 <_strtol_l.isra.0+0xd8>
 800c6b6:	2322      	movs	r3, #34	; 0x22
 800c6b8:	f8c8 3000 	str.w	r3, [r8]
 800c6bc:	4608      	mov	r0, r1
 800c6be:	f1ba 0f00 	cmp.w	sl, #0
 800c6c2:	d107      	bne.n	800c6d4 <_strtol_l.isra.0+0xe4>
 800c6c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6c8:	b106      	cbz	r6, 800c6cc <_strtol_l.isra.0+0xdc>
 800c6ca:	4240      	negs	r0, r0
 800c6cc:	f1ba 0f00 	cmp.w	sl, #0
 800c6d0:	d00c      	beq.n	800c6ec <_strtol_l.isra.0+0xfc>
 800c6d2:	b122      	cbz	r2, 800c6de <_strtol_l.isra.0+0xee>
 800c6d4:	3d01      	subs	r5, #1
 800c6d6:	f8ca 5000 	str.w	r5, [sl]
 800c6da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6de:	464d      	mov	r5, r9
 800c6e0:	e7f9      	b.n	800c6d6 <_strtol_l.isra.0+0xe6>
 800c6e2:	2430      	movs	r4, #48	; 0x30
 800c6e4:	2f00      	cmp	r7, #0
 800c6e6:	d1b3      	bne.n	800c650 <_strtol_l.isra.0+0x60>
 800c6e8:	2708      	movs	r7, #8
 800c6ea:	e7b1      	b.n	800c650 <_strtol_l.isra.0+0x60>
 800c6ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c6f0 <_strtol_r>:
 800c6f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c6f2:	4c06      	ldr	r4, [pc, #24]	; (800c70c <_strtol_r+0x1c>)
 800c6f4:	4d06      	ldr	r5, [pc, #24]	; (800c710 <_strtol_r+0x20>)
 800c6f6:	6824      	ldr	r4, [r4, #0]
 800c6f8:	6a24      	ldr	r4, [r4, #32]
 800c6fa:	2c00      	cmp	r4, #0
 800c6fc:	bf08      	it	eq
 800c6fe:	462c      	moveq	r4, r5
 800c700:	9400      	str	r4, [sp, #0]
 800c702:	f7ff ff75 	bl	800c5f0 <_strtol_l.isra.0>
 800c706:	b003      	add	sp, #12
 800c708:	bd30      	pop	{r4, r5, pc}
 800c70a:	bf00      	nop
 800c70c:	2000013c 	.word	0x2000013c
 800c710:	200001a0 	.word	0x200001a0

0800c714 <_strtoul_l.isra.0>:
 800c714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c718:	4680      	mov	r8, r0
 800c71a:	4689      	mov	r9, r1
 800c71c:	4692      	mov	sl, r2
 800c71e:	461e      	mov	r6, r3
 800c720:	460f      	mov	r7, r1
 800c722:	463d      	mov	r5, r7
 800c724:	9808      	ldr	r0, [sp, #32]
 800c726:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c72a:	f000 f8be 	bl	800c8aa <__locale_ctype_ptr_l>
 800c72e:	4420      	add	r0, r4
 800c730:	7843      	ldrb	r3, [r0, #1]
 800c732:	f013 0308 	ands.w	r3, r3, #8
 800c736:	d10a      	bne.n	800c74e <_strtoul_l.isra.0+0x3a>
 800c738:	2c2d      	cmp	r4, #45	; 0x2d
 800c73a:	d10a      	bne.n	800c752 <_strtoul_l.isra.0+0x3e>
 800c73c:	782c      	ldrb	r4, [r5, #0]
 800c73e:	2301      	movs	r3, #1
 800c740:	1cbd      	adds	r5, r7, #2
 800c742:	b15e      	cbz	r6, 800c75c <_strtoul_l.isra.0+0x48>
 800c744:	2e10      	cmp	r6, #16
 800c746:	d113      	bne.n	800c770 <_strtoul_l.isra.0+0x5c>
 800c748:	2c30      	cmp	r4, #48	; 0x30
 800c74a:	d009      	beq.n	800c760 <_strtoul_l.isra.0+0x4c>
 800c74c:	e010      	b.n	800c770 <_strtoul_l.isra.0+0x5c>
 800c74e:	462f      	mov	r7, r5
 800c750:	e7e7      	b.n	800c722 <_strtoul_l.isra.0+0xe>
 800c752:	2c2b      	cmp	r4, #43	; 0x2b
 800c754:	bf04      	itt	eq
 800c756:	782c      	ldrbeq	r4, [r5, #0]
 800c758:	1cbd      	addeq	r5, r7, #2
 800c75a:	e7f2      	b.n	800c742 <_strtoul_l.isra.0+0x2e>
 800c75c:	2c30      	cmp	r4, #48	; 0x30
 800c75e:	d125      	bne.n	800c7ac <_strtoul_l.isra.0+0x98>
 800c760:	782a      	ldrb	r2, [r5, #0]
 800c762:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800c766:	2a58      	cmp	r2, #88	; 0x58
 800c768:	d14a      	bne.n	800c800 <_strtoul_l.isra.0+0xec>
 800c76a:	786c      	ldrb	r4, [r5, #1]
 800c76c:	2610      	movs	r6, #16
 800c76e:	3502      	adds	r5, #2
 800c770:	f04f 31ff 	mov.w	r1, #4294967295
 800c774:	2700      	movs	r7, #0
 800c776:	fbb1 f1f6 	udiv	r1, r1, r6
 800c77a:	fb06 fe01 	mul.w	lr, r6, r1
 800c77e:	ea6f 0e0e 	mvn.w	lr, lr
 800c782:	4638      	mov	r0, r7
 800c784:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
 800c788:	2a09      	cmp	r2, #9
 800c78a:	d811      	bhi.n	800c7b0 <_strtoul_l.isra.0+0x9c>
 800c78c:	4614      	mov	r4, r2
 800c78e:	42a6      	cmp	r6, r4
 800c790:	dd1d      	ble.n	800c7ce <_strtoul_l.isra.0+0xba>
 800c792:	2f00      	cmp	r7, #0
 800c794:	db18      	blt.n	800c7c8 <_strtoul_l.isra.0+0xb4>
 800c796:	4281      	cmp	r1, r0
 800c798:	d316      	bcc.n	800c7c8 <_strtoul_l.isra.0+0xb4>
 800c79a:	d101      	bne.n	800c7a0 <_strtoul_l.isra.0+0x8c>
 800c79c:	45a6      	cmp	lr, r4
 800c79e:	db13      	blt.n	800c7c8 <_strtoul_l.isra.0+0xb4>
 800c7a0:	fb00 4006 	mla	r0, r0, r6, r4
 800c7a4:	2701      	movs	r7, #1
 800c7a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c7aa:	e7eb      	b.n	800c784 <_strtoul_l.isra.0+0x70>
 800c7ac:	260a      	movs	r6, #10
 800c7ae:	e7df      	b.n	800c770 <_strtoul_l.isra.0+0x5c>
 800c7b0:	f1a4 0241 	sub.w	r2, r4, #65	; 0x41
 800c7b4:	2a19      	cmp	r2, #25
 800c7b6:	d801      	bhi.n	800c7bc <_strtoul_l.isra.0+0xa8>
 800c7b8:	3c37      	subs	r4, #55	; 0x37
 800c7ba:	e7e8      	b.n	800c78e <_strtoul_l.isra.0+0x7a>
 800c7bc:	f1a4 0261 	sub.w	r2, r4, #97	; 0x61
 800c7c0:	2a19      	cmp	r2, #25
 800c7c2:	d804      	bhi.n	800c7ce <_strtoul_l.isra.0+0xba>
 800c7c4:	3c57      	subs	r4, #87	; 0x57
 800c7c6:	e7e2      	b.n	800c78e <_strtoul_l.isra.0+0x7a>
 800c7c8:	f04f 37ff 	mov.w	r7, #4294967295
 800c7cc:	e7eb      	b.n	800c7a6 <_strtoul_l.isra.0+0x92>
 800c7ce:	2f00      	cmp	r7, #0
 800c7d0:	da09      	bge.n	800c7e6 <_strtoul_l.isra.0+0xd2>
 800c7d2:	2322      	movs	r3, #34	; 0x22
 800c7d4:	f8c8 3000 	str.w	r3, [r8]
 800c7d8:	f04f 30ff 	mov.w	r0, #4294967295
 800c7dc:	f1ba 0f00 	cmp.w	sl, #0
 800c7e0:	d107      	bne.n	800c7f2 <_strtoul_l.isra.0+0xde>
 800c7e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7e6:	b103      	cbz	r3, 800c7ea <_strtoul_l.isra.0+0xd6>
 800c7e8:	4240      	negs	r0, r0
 800c7ea:	f1ba 0f00 	cmp.w	sl, #0
 800c7ee:	d00c      	beq.n	800c80a <_strtoul_l.isra.0+0xf6>
 800c7f0:	b127      	cbz	r7, 800c7fc <_strtoul_l.isra.0+0xe8>
 800c7f2:	3d01      	subs	r5, #1
 800c7f4:	f8ca 5000 	str.w	r5, [sl]
 800c7f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7fc:	464d      	mov	r5, r9
 800c7fe:	e7f9      	b.n	800c7f4 <_strtoul_l.isra.0+0xe0>
 800c800:	2430      	movs	r4, #48	; 0x30
 800c802:	2e00      	cmp	r6, #0
 800c804:	d1b4      	bne.n	800c770 <_strtoul_l.isra.0+0x5c>
 800c806:	2608      	movs	r6, #8
 800c808:	e7b2      	b.n	800c770 <_strtoul_l.isra.0+0x5c>
 800c80a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

0800c810 <_strtoul_r>:
 800c810:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c812:	4c06      	ldr	r4, [pc, #24]	; (800c82c <_strtoul_r+0x1c>)
 800c814:	4d06      	ldr	r5, [pc, #24]	; (800c830 <_strtoul_r+0x20>)
 800c816:	6824      	ldr	r4, [r4, #0]
 800c818:	6a24      	ldr	r4, [r4, #32]
 800c81a:	2c00      	cmp	r4, #0
 800c81c:	bf08      	it	eq
 800c81e:	462c      	moveq	r4, r5
 800c820:	9400      	str	r4, [sp, #0]
 800c822:	f7ff ff77 	bl	800c714 <_strtoul_l.isra.0>
 800c826:	b003      	add	sp, #12
 800c828:	bd30      	pop	{r4, r5, pc}
 800c82a:	bf00      	nop
 800c82c:	2000013c 	.word	0x2000013c
 800c830:	200001a0 	.word	0x200001a0

0800c834 <__submore>:
 800c834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c838:	460c      	mov	r4, r1
 800c83a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c83c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c840:	4299      	cmp	r1, r3
 800c842:	d11e      	bne.n	800c882 <__submore+0x4e>
 800c844:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c848:	f000 f8a0 	bl	800c98c <_malloc_r>
 800c84c:	b918      	cbnz	r0, 800c856 <__submore+0x22>
 800c84e:	f04f 30ff 	mov.w	r0, #4294967295
 800c852:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c856:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c85a:	63a3      	str	r3, [r4, #56]	; 0x38
 800c85c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c860:	6360      	str	r0, [r4, #52]	; 0x34
 800c862:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c866:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c86a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c86e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c872:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c876:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c87a:	6020      	str	r0, [r4, #0]
 800c87c:	2000      	movs	r0, #0
 800c87e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c882:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c884:	0077      	lsls	r7, r6, #1
 800c886:	463a      	mov	r2, r7
 800c888:	f000 f8de 	bl	800ca48 <_realloc_r>
 800c88c:	4605      	mov	r5, r0
 800c88e:	2800      	cmp	r0, #0
 800c890:	d0dd      	beq.n	800c84e <__submore+0x1a>
 800c892:	eb00 0806 	add.w	r8, r0, r6
 800c896:	4601      	mov	r1, r0
 800c898:	4632      	mov	r2, r6
 800c89a:	4640      	mov	r0, r8
 800c89c:	f7fe fffc 	bl	800b898 <memcpy>
 800c8a0:	f8c4 8000 	str.w	r8, [r4]
 800c8a4:	6365      	str	r5, [r4, #52]	; 0x34
 800c8a6:	63a7      	str	r7, [r4, #56]	; 0x38
 800c8a8:	e7e8      	b.n	800c87c <__submore+0x48>

0800c8aa <__locale_ctype_ptr_l>:
 800c8aa:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c8ae:	4770      	bx	lr

0800c8b0 <__locale_ctype_ptr>:
 800c8b0:	4b04      	ldr	r3, [pc, #16]	; (800c8c4 <__locale_ctype_ptr+0x14>)
 800c8b2:	4a05      	ldr	r2, [pc, #20]	; (800c8c8 <__locale_ctype_ptr+0x18>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	6a1b      	ldr	r3, [r3, #32]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	bf08      	it	eq
 800c8bc:	4613      	moveq	r3, r2
 800c8be:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800c8c2:	4770      	bx	lr
 800c8c4:	2000013c 	.word	0x2000013c
 800c8c8:	200001a0 	.word	0x200001a0

0800c8cc <__ascii_mbtowc>:
 800c8cc:	b082      	sub	sp, #8
 800c8ce:	b901      	cbnz	r1, 800c8d2 <__ascii_mbtowc+0x6>
 800c8d0:	a901      	add	r1, sp, #4
 800c8d2:	b142      	cbz	r2, 800c8e6 <__ascii_mbtowc+0x1a>
 800c8d4:	b14b      	cbz	r3, 800c8ea <__ascii_mbtowc+0x1e>
 800c8d6:	7813      	ldrb	r3, [r2, #0]
 800c8d8:	600b      	str	r3, [r1, #0]
 800c8da:	7812      	ldrb	r2, [r2, #0]
 800c8dc:	1c10      	adds	r0, r2, #0
 800c8de:	bf18      	it	ne
 800c8e0:	2001      	movne	r0, #1
 800c8e2:	b002      	add	sp, #8
 800c8e4:	4770      	bx	lr
 800c8e6:	4610      	mov	r0, r2
 800c8e8:	e7fb      	b.n	800c8e2 <__ascii_mbtowc+0x16>
 800c8ea:	f06f 0001 	mvn.w	r0, #1
 800c8ee:	e7f8      	b.n	800c8e2 <__ascii_mbtowc+0x16>

0800c8f0 <_free_r>:
 800c8f0:	b538      	push	{r3, r4, r5, lr}
 800c8f2:	4605      	mov	r5, r0
 800c8f4:	2900      	cmp	r1, #0
 800c8f6:	d045      	beq.n	800c984 <_free_r+0x94>
 800c8f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8fc:	1f0c      	subs	r4, r1, #4
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	bfb8      	it	lt
 800c902:	18e4      	addlt	r4, r4, r3
 800c904:	f000 f8e3 	bl	800cace <__malloc_lock>
 800c908:	4a1f      	ldr	r2, [pc, #124]	; (800c988 <_free_r+0x98>)
 800c90a:	6813      	ldr	r3, [r2, #0]
 800c90c:	4610      	mov	r0, r2
 800c90e:	b933      	cbnz	r3, 800c91e <_free_r+0x2e>
 800c910:	6063      	str	r3, [r4, #4]
 800c912:	6014      	str	r4, [r2, #0]
 800c914:	4628      	mov	r0, r5
 800c916:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c91a:	f000 b8d9 	b.w	800cad0 <__malloc_unlock>
 800c91e:	42a3      	cmp	r3, r4
 800c920:	d90c      	bls.n	800c93c <_free_r+0x4c>
 800c922:	6821      	ldr	r1, [r4, #0]
 800c924:	1862      	adds	r2, r4, r1
 800c926:	4293      	cmp	r3, r2
 800c928:	bf04      	itt	eq
 800c92a:	681a      	ldreq	r2, [r3, #0]
 800c92c:	685b      	ldreq	r3, [r3, #4]
 800c92e:	6063      	str	r3, [r4, #4]
 800c930:	bf04      	itt	eq
 800c932:	1852      	addeq	r2, r2, r1
 800c934:	6022      	streq	r2, [r4, #0]
 800c936:	6004      	str	r4, [r0, #0]
 800c938:	e7ec      	b.n	800c914 <_free_r+0x24>
 800c93a:	4613      	mov	r3, r2
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	b10a      	cbz	r2, 800c944 <_free_r+0x54>
 800c940:	42a2      	cmp	r2, r4
 800c942:	d9fa      	bls.n	800c93a <_free_r+0x4a>
 800c944:	6819      	ldr	r1, [r3, #0]
 800c946:	1858      	adds	r0, r3, r1
 800c948:	42a0      	cmp	r0, r4
 800c94a:	d10b      	bne.n	800c964 <_free_r+0x74>
 800c94c:	6820      	ldr	r0, [r4, #0]
 800c94e:	4401      	add	r1, r0
 800c950:	1858      	adds	r0, r3, r1
 800c952:	4282      	cmp	r2, r0
 800c954:	6019      	str	r1, [r3, #0]
 800c956:	d1dd      	bne.n	800c914 <_free_r+0x24>
 800c958:	6810      	ldr	r0, [r2, #0]
 800c95a:	6852      	ldr	r2, [r2, #4]
 800c95c:	605a      	str	r2, [r3, #4]
 800c95e:	4401      	add	r1, r0
 800c960:	6019      	str	r1, [r3, #0]
 800c962:	e7d7      	b.n	800c914 <_free_r+0x24>
 800c964:	d902      	bls.n	800c96c <_free_r+0x7c>
 800c966:	230c      	movs	r3, #12
 800c968:	602b      	str	r3, [r5, #0]
 800c96a:	e7d3      	b.n	800c914 <_free_r+0x24>
 800c96c:	6820      	ldr	r0, [r4, #0]
 800c96e:	1821      	adds	r1, r4, r0
 800c970:	428a      	cmp	r2, r1
 800c972:	bf04      	itt	eq
 800c974:	6811      	ldreq	r1, [r2, #0]
 800c976:	6852      	ldreq	r2, [r2, #4]
 800c978:	6062      	str	r2, [r4, #4]
 800c97a:	bf04      	itt	eq
 800c97c:	1809      	addeq	r1, r1, r0
 800c97e:	6021      	streq	r1, [r4, #0]
 800c980:	605c      	str	r4, [r3, #4]
 800c982:	e7c7      	b.n	800c914 <_free_r+0x24>
 800c984:	bd38      	pop	{r3, r4, r5, pc}
 800c986:	bf00      	nop
 800c988:	20000348 	.word	0x20000348

0800c98c <_malloc_r>:
 800c98c:	b570      	push	{r4, r5, r6, lr}
 800c98e:	1ccd      	adds	r5, r1, #3
 800c990:	f025 0503 	bic.w	r5, r5, #3
 800c994:	3508      	adds	r5, #8
 800c996:	2d0c      	cmp	r5, #12
 800c998:	bf38      	it	cc
 800c99a:	250c      	movcc	r5, #12
 800c99c:	2d00      	cmp	r5, #0
 800c99e:	4606      	mov	r6, r0
 800c9a0:	db01      	blt.n	800c9a6 <_malloc_r+0x1a>
 800c9a2:	42a9      	cmp	r1, r5
 800c9a4:	d903      	bls.n	800c9ae <_malloc_r+0x22>
 800c9a6:	230c      	movs	r3, #12
 800c9a8:	6033      	str	r3, [r6, #0]
 800c9aa:	2000      	movs	r0, #0
 800c9ac:	bd70      	pop	{r4, r5, r6, pc}
 800c9ae:	f000 f88e 	bl	800cace <__malloc_lock>
 800c9b2:	4a23      	ldr	r2, [pc, #140]	; (800ca40 <_malloc_r+0xb4>)
 800c9b4:	6814      	ldr	r4, [r2, #0]
 800c9b6:	4621      	mov	r1, r4
 800c9b8:	b991      	cbnz	r1, 800c9e0 <_malloc_r+0x54>
 800c9ba:	4c22      	ldr	r4, [pc, #136]	; (800ca44 <_malloc_r+0xb8>)
 800c9bc:	6823      	ldr	r3, [r4, #0]
 800c9be:	b91b      	cbnz	r3, 800c9c8 <_malloc_r+0x3c>
 800c9c0:	4630      	mov	r0, r6
 800c9c2:	f000 f867 	bl	800ca94 <_sbrk_r>
 800c9c6:	6020      	str	r0, [r4, #0]
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	4630      	mov	r0, r6
 800c9cc:	f000 f862 	bl	800ca94 <_sbrk_r>
 800c9d0:	1c43      	adds	r3, r0, #1
 800c9d2:	d126      	bne.n	800ca22 <_malloc_r+0x96>
 800c9d4:	230c      	movs	r3, #12
 800c9d6:	6033      	str	r3, [r6, #0]
 800c9d8:	4630      	mov	r0, r6
 800c9da:	f000 f879 	bl	800cad0 <__malloc_unlock>
 800c9de:	e7e4      	b.n	800c9aa <_malloc_r+0x1e>
 800c9e0:	680b      	ldr	r3, [r1, #0]
 800c9e2:	1b5b      	subs	r3, r3, r5
 800c9e4:	d41a      	bmi.n	800ca1c <_malloc_r+0x90>
 800c9e6:	2b0b      	cmp	r3, #11
 800c9e8:	d90f      	bls.n	800ca0a <_malloc_r+0x7e>
 800c9ea:	600b      	str	r3, [r1, #0]
 800c9ec:	50cd      	str	r5, [r1, r3]
 800c9ee:	18cc      	adds	r4, r1, r3
 800c9f0:	4630      	mov	r0, r6
 800c9f2:	f000 f86d 	bl	800cad0 <__malloc_unlock>
 800c9f6:	f104 000b 	add.w	r0, r4, #11
 800c9fa:	1d23      	adds	r3, r4, #4
 800c9fc:	f020 0007 	bic.w	r0, r0, #7
 800ca00:	1ac3      	subs	r3, r0, r3
 800ca02:	d01b      	beq.n	800ca3c <_malloc_r+0xb0>
 800ca04:	425a      	negs	r2, r3
 800ca06:	50e2      	str	r2, [r4, r3]
 800ca08:	bd70      	pop	{r4, r5, r6, pc}
 800ca0a:	428c      	cmp	r4, r1
 800ca0c:	bf0d      	iteet	eq
 800ca0e:	6863      	ldreq	r3, [r4, #4]
 800ca10:	684b      	ldrne	r3, [r1, #4]
 800ca12:	6063      	strne	r3, [r4, #4]
 800ca14:	6013      	streq	r3, [r2, #0]
 800ca16:	bf18      	it	ne
 800ca18:	460c      	movne	r4, r1
 800ca1a:	e7e9      	b.n	800c9f0 <_malloc_r+0x64>
 800ca1c:	460c      	mov	r4, r1
 800ca1e:	6849      	ldr	r1, [r1, #4]
 800ca20:	e7ca      	b.n	800c9b8 <_malloc_r+0x2c>
 800ca22:	1cc4      	adds	r4, r0, #3
 800ca24:	f024 0403 	bic.w	r4, r4, #3
 800ca28:	42a0      	cmp	r0, r4
 800ca2a:	d005      	beq.n	800ca38 <_malloc_r+0xac>
 800ca2c:	1a21      	subs	r1, r4, r0
 800ca2e:	4630      	mov	r0, r6
 800ca30:	f000 f830 	bl	800ca94 <_sbrk_r>
 800ca34:	3001      	adds	r0, #1
 800ca36:	d0cd      	beq.n	800c9d4 <_malloc_r+0x48>
 800ca38:	6025      	str	r5, [r4, #0]
 800ca3a:	e7d9      	b.n	800c9f0 <_malloc_r+0x64>
 800ca3c:	bd70      	pop	{r4, r5, r6, pc}
 800ca3e:	bf00      	nop
 800ca40:	20000348 	.word	0x20000348
 800ca44:	2000034c 	.word	0x2000034c

0800ca48 <_realloc_r>:
 800ca48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca4a:	4607      	mov	r7, r0
 800ca4c:	4614      	mov	r4, r2
 800ca4e:	460e      	mov	r6, r1
 800ca50:	b921      	cbnz	r1, 800ca5c <_realloc_r+0x14>
 800ca52:	4611      	mov	r1, r2
 800ca54:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ca58:	f7ff bf98 	b.w	800c98c <_malloc_r>
 800ca5c:	b922      	cbnz	r2, 800ca68 <_realloc_r+0x20>
 800ca5e:	f7ff ff47 	bl	800c8f0 <_free_r>
 800ca62:	4625      	mov	r5, r4
 800ca64:	4628      	mov	r0, r5
 800ca66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca68:	f000 f833 	bl	800cad2 <_malloc_usable_size_r>
 800ca6c:	4284      	cmp	r4, r0
 800ca6e:	d90f      	bls.n	800ca90 <_realloc_r+0x48>
 800ca70:	4621      	mov	r1, r4
 800ca72:	4638      	mov	r0, r7
 800ca74:	f7ff ff8a 	bl	800c98c <_malloc_r>
 800ca78:	4605      	mov	r5, r0
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	d0f2      	beq.n	800ca64 <_realloc_r+0x1c>
 800ca7e:	4631      	mov	r1, r6
 800ca80:	4622      	mov	r2, r4
 800ca82:	f7fe ff09 	bl	800b898 <memcpy>
 800ca86:	4631      	mov	r1, r6
 800ca88:	4638      	mov	r0, r7
 800ca8a:	f7ff ff31 	bl	800c8f0 <_free_r>
 800ca8e:	e7e9      	b.n	800ca64 <_realloc_r+0x1c>
 800ca90:	4635      	mov	r5, r6
 800ca92:	e7e7      	b.n	800ca64 <_realloc_r+0x1c>

0800ca94 <_sbrk_r>:
 800ca94:	b538      	push	{r3, r4, r5, lr}
 800ca96:	4c06      	ldr	r4, [pc, #24]	; (800cab0 <_sbrk_r+0x1c>)
 800ca98:	2300      	movs	r3, #0
 800ca9a:	4605      	mov	r5, r0
 800ca9c:	4608      	mov	r0, r1
 800ca9e:	6023      	str	r3, [r4, #0]
 800caa0:	f7fe fe2e 	bl	800b700 <_sbrk>
 800caa4:	1c43      	adds	r3, r0, #1
 800caa6:	d102      	bne.n	800caae <_sbrk_r+0x1a>
 800caa8:	6823      	ldr	r3, [r4, #0]
 800caaa:	b103      	cbz	r3, 800caae <_sbrk_r+0x1a>
 800caac:	602b      	str	r3, [r5, #0]
 800caae:	bd38      	pop	{r3, r4, r5, pc}
 800cab0:	20003a80 	.word	0x20003a80

0800cab4 <__ascii_wctomb>:
 800cab4:	b149      	cbz	r1, 800caca <__ascii_wctomb+0x16>
 800cab6:	2aff      	cmp	r2, #255	; 0xff
 800cab8:	bf85      	ittet	hi
 800caba:	238a      	movhi	r3, #138	; 0x8a
 800cabc:	6003      	strhi	r3, [r0, #0]
 800cabe:	700a      	strbls	r2, [r1, #0]
 800cac0:	f04f 30ff 	movhi.w	r0, #4294967295
 800cac4:	bf98      	it	ls
 800cac6:	2001      	movls	r0, #1
 800cac8:	4770      	bx	lr
 800caca:	4608      	mov	r0, r1
 800cacc:	4770      	bx	lr

0800cace <__malloc_lock>:
 800cace:	4770      	bx	lr

0800cad0 <__malloc_unlock>:
 800cad0:	4770      	bx	lr

0800cad2 <_malloc_usable_size_r>:
 800cad2:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800cad6:	2800      	cmp	r0, #0
 800cad8:	f1a0 0004 	sub.w	r0, r0, #4
 800cadc:	bfbc      	itt	lt
 800cade:	580b      	ldrlt	r3, [r1, r0]
 800cae0:	18c0      	addlt	r0, r0, r3
 800cae2:	4770      	bx	lr
 800cae4:	0000      	movs	r0, r0
	...

0800cae8 <atan>:
 800cae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	ec55 4b10 	vmov	r4, r5, d0
 800caf0:	4bc7      	ldr	r3, [pc, #796]	; (800ce10 <atan+0x328>)
 800caf2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800caf6:	429e      	cmp	r6, r3
 800caf8:	46ab      	mov	fp, r5
 800cafa:	dd18      	ble.n	800cb2e <atan+0x46>
 800cafc:	4ac5      	ldr	r2, [pc, #788]	; (800ce14 <atan+0x32c>)
 800cafe:	4296      	cmp	r6, r2
 800cb00:	dc01      	bgt.n	800cb06 <atan+0x1e>
 800cb02:	d109      	bne.n	800cb18 <atan+0x30>
 800cb04:	b144      	cbz	r4, 800cb18 <atan+0x30>
 800cb06:	4622      	mov	r2, r4
 800cb08:	462b      	mov	r3, r5
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	4629      	mov	r1, r5
 800cb0e:	f7f3 fbed 	bl	80002ec <__adddf3>
 800cb12:	4604      	mov	r4, r0
 800cb14:	460d      	mov	r5, r1
 800cb16:	e006      	b.n	800cb26 <atan+0x3e>
 800cb18:	f1bb 0f00 	cmp.w	fp, #0
 800cb1c:	f300 813a 	bgt.w	800cd94 <atan+0x2ac>
 800cb20:	a59f      	add	r5, pc, #636	; (adr r5, 800cda0 <atan+0x2b8>)
 800cb22:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb26:	ec45 4b10 	vmov	d0, r4, r5
 800cb2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2e:	4bba      	ldr	r3, [pc, #744]	; (800ce18 <atan+0x330>)
 800cb30:	429e      	cmp	r6, r3
 800cb32:	dc14      	bgt.n	800cb5e <atan+0x76>
 800cb34:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cb38:	429e      	cmp	r6, r3
 800cb3a:	dc0d      	bgt.n	800cb58 <atan+0x70>
 800cb3c:	a39a      	add	r3, pc, #616	; (adr r3, 800cda8 <atan+0x2c0>)
 800cb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb42:	ee10 0a10 	vmov	r0, s0
 800cb46:	4629      	mov	r1, r5
 800cb48:	f7f3 fbd0 	bl	80002ec <__adddf3>
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	4bb3      	ldr	r3, [pc, #716]	; (800ce1c <atan+0x334>)
 800cb50:	f7f4 f80e 	bl	8000b70 <__aeabi_dcmpgt>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	d1e6      	bne.n	800cb26 <atan+0x3e>
 800cb58:	f04f 3aff 	mov.w	sl, #4294967295
 800cb5c:	e02b      	b.n	800cbb6 <atan+0xce>
 800cb5e:	f000 f9af 	bl	800cec0 <fabs>
 800cb62:	4baf      	ldr	r3, [pc, #700]	; (800ce20 <atan+0x338>)
 800cb64:	429e      	cmp	r6, r3
 800cb66:	ec55 4b10 	vmov	r4, r5, d0
 800cb6a:	f300 80bf 	bgt.w	800ccec <atan+0x204>
 800cb6e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cb72:	429e      	cmp	r6, r3
 800cb74:	f300 80a0 	bgt.w	800ccb8 <atan+0x1d0>
 800cb78:	ee10 2a10 	vmov	r2, s0
 800cb7c:	ee10 0a10 	vmov	r0, s0
 800cb80:	462b      	mov	r3, r5
 800cb82:	4629      	mov	r1, r5
 800cb84:	f7f3 fbb2 	bl	80002ec <__adddf3>
 800cb88:	2200      	movs	r2, #0
 800cb8a:	4ba4      	ldr	r3, [pc, #656]	; (800ce1c <atan+0x334>)
 800cb8c:	f7f3 fbac 	bl	80002e8 <__aeabi_dsub>
 800cb90:	2200      	movs	r2, #0
 800cb92:	4606      	mov	r6, r0
 800cb94:	460f      	mov	r7, r1
 800cb96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb9a:	4620      	mov	r0, r4
 800cb9c:	4629      	mov	r1, r5
 800cb9e:	f7f3 fba5 	bl	80002ec <__adddf3>
 800cba2:	4602      	mov	r2, r0
 800cba4:	460b      	mov	r3, r1
 800cba6:	4630      	mov	r0, r6
 800cba8:	4639      	mov	r1, r7
 800cbaa:	f7f3 fe7b 	bl	80008a4 <__aeabi_ddiv>
 800cbae:	f04f 0a00 	mov.w	sl, #0
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	460d      	mov	r5, r1
 800cbb6:	4622      	mov	r2, r4
 800cbb8:	462b      	mov	r3, r5
 800cbba:	4620      	mov	r0, r4
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	f7f3 fd47 	bl	8000650 <__aeabi_dmul>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	4680      	mov	r8, r0
 800cbc8:	4689      	mov	r9, r1
 800cbca:	f7f3 fd41 	bl	8000650 <__aeabi_dmul>
 800cbce:	a378      	add	r3, pc, #480	; (adr r3, 800cdb0 <atan+0x2c8>)
 800cbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd4:	4606      	mov	r6, r0
 800cbd6:	460f      	mov	r7, r1
 800cbd8:	f7f3 fd3a 	bl	8000650 <__aeabi_dmul>
 800cbdc:	a376      	add	r3, pc, #472	; (adr r3, 800cdb8 <atan+0x2d0>)
 800cbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe2:	f7f3 fb83 	bl	80002ec <__adddf3>
 800cbe6:	4632      	mov	r2, r6
 800cbe8:	463b      	mov	r3, r7
 800cbea:	f7f3 fd31 	bl	8000650 <__aeabi_dmul>
 800cbee:	a374      	add	r3, pc, #464	; (adr r3, 800cdc0 <atan+0x2d8>)
 800cbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf4:	f7f3 fb7a 	bl	80002ec <__adddf3>
 800cbf8:	4632      	mov	r2, r6
 800cbfa:	463b      	mov	r3, r7
 800cbfc:	f7f3 fd28 	bl	8000650 <__aeabi_dmul>
 800cc00:	a371      	add	r3, pc, #452	; (adr r3, 800cdc8 <atan+0x2e0>)
 800cc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc06:	f7f3 fb71 	bl	80002ec <__adddf3>
 800cc0a:	4632      	mov	r2, r6
 800cc0c:	463b      	mov	r3, r7
 800cc0e:	f7f3 fd1f 	bl	8000650 <__aeabi_dmul>
 800cc12:	a36f      	add	r3, pc, #444	; (adr r3, 800cdd0 <atan+0x2e8>)
 800cc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc18:	f7f3 fb68 	bl	80002ec <__adddf3>
 800cc1c:	4632      	mov	r2, r6
 800cc1e:	463b      	mov	r3, r7
 800cc20:	f7f3 fd16 	bl	8000650 <__aeabi_dmul>
 800cc24:	a36c      	add	r3, pc, #432	; (adr r3, 800cdd8 <atan+0x2f0>)
 800cc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2a:	f7f3 fb5f 	bl	80002ec <__adddf3>
 800cc2e:	4642      	mov	r2, r8
 800cc30:	464b      	mov	r3, r9
 800cc32:	f7f3 fd0d 	bl	8000650 <__aeabi_dmul>
 800cc36:	a36a      	add	r3, pc, #424	; (adr r3, 800cde0 <atan+0x2f8>)
 800cc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc3c:	4680      	mov	r8, r0
 800cc3e:	4689      	mov	r9, r1
 800cc40:	4630      	mov	r0, r6
 800cc42:	4639      	mov	r1, r7
 800cc44:	f7f3 fd04 	bl	8000650 <__aeabi_dmul>
 800cc48:	a367      	add	r3, pc, #412	; (adr r3, 800cde8 <atan+0x300>)
 800cc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc4e:	f7f3 fb4b 	bl	80002e8 <__aeabi_dsub>
 800cc52:	4632      	mov	r2, r6
 800cc54:	463b      	mov	r3, r7
 800cc56:	f7f3 fcfb 	bl	8000650 <__aeabi_dmul>
 800cc5a:	a365      	add	r3, pc, #404	; (adr r3, 800cdf0 <atan+0x308>)
 800cc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc60:	f7f3 fb42 	bl	80002e8 <__aeabi_dsub>
 800cc64:	4632      	mov	r2, r6
 800cc66:	463b      	mov	r3, r7
 800cc68:	f7f3 fcf2 	bl	8000650 <__aeabi_dmul>
 800cc6c:	a362      	add	r3, pc, #392	; (adr r3, 800cdf8 <atan+0x310>)
 800cc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc72:	f7f3 fb39 	bl	80002e8 <__aeabi_dsub>
 800cc76:	4632      	mov	r2, r6
 800cc78:	463b      	mov	r3, r7
 800cc7a:	f7f3 fce9 	bl	8000650 <__aeabi_dmul>
 800cc7e:	a360      	add	r3, pc, #384	; (adr r3, 800ce00 <atan+0x318>)
 800cc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc84:	f7f3 fb30 	bl	80002e8 <__aeabi_dsub>
 800cc88:	4632      	mov	r2, r6
 800cc8a:	463b      	mov	r3, r7
 800cc8c:	f7f3 fce0 	bl	8000650 <__aeabi_dmul>
 800cc90:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cc94:	4602      	mov	r2, r0
 800cc96:	460b      	mov	r3, r1
 800cc98:	d155      	bne.n	800cd46 <atan+0x25e>
 800cc9a:	4640      	mov	r0, r8
 800cc9c:	4649      	mov	r1, r9
 800cc9e:	f7f3 fb25 	bl	80002ec <__adddf3>
 800cca2:	4622      	mov	r2, r4
 800cca4:	462b      	mov	r3, r5
 800cca6:	f7f3 fcd3 	bl	8000650 <__aeabi_dmul>
 800ccaa:	4602      	mov	r2, r0
 800ccac:	460b      	mov	r3, r1
 800ccae:	4620      	mov	r0, r4
 800ccb0:	4629      	mov	r1, r5
 800ccb2:	f7f3 fb19 	bl	80002e8 <__aeabi_dsub>
 800ccb6:	e72c      	b.n	800cb12 <atan+0x2a>
 800ccb8:	ee10 0a10 	vmov	r0, s0
 800ccbc:	2200      	movs	r2, #0
 800ccbe:	4b57      	ldr	r3, [pc, #348]	; (800ce1c <atan+0x334>)
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	f7f3 fb11 	bl	80002e8 <__aeabi_dsub>
 800ccc6:	2200      	movs	r2, #0
 800ccc8:	4606      	mov	r6, r0
 800ccca:	460f      	mov	r7, r1
 800cccc:	4b53      	ldr	r3, [pc, #332]	; (800ce1c <atan+0x334>)
 800ccce:	4620      	mov	r0, r4
 800ccd0:	4629      	mov	r1, r5
 800ccd2:	f7f3 fb0b 	bl	80002ec <__adddf3>
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	460b      	mov	r3, r1
 800ccda:	4630      	mov	r0, r6
 800ccdc:	4639      	mov	r1, r7
 800ccde:	f7f3 fde1 	bl	80008a4 <__aeabi_ddiv>
 800cce2:	f04f 0a01 	mov.w	sl, #1
 800cce6:	4604      	mov	r4, r0
 800cce8:	460d      	mov	r5, r1
 800ccea:	e764      	b.n	800cbb6 <atan+0xce>
 800ccec:	4b4d      	ldr	r3, [pc, #308]	; (800ce24 <atan+0x33c>)
 800ccee:	429e      	cmp	r6, r3
 800ccf0:	dc1d      	bgt.n	800cd2e <atan+0x246>
 800ccf2:	ee10 0a10 	vmov	r0, s0
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	4b4b      	ldr	r3, [pc, #300]	; (800ce28 <atan+0x340>)
 800ccfa:	4629      	mov	r1, r5
 800ccfc:	f7f3 faf4 	bl	80002e8 <__aeabi_dsub>
 800cd00:	2200      	movs	r2, #0
 800cd02:	4606      	mov	r6, r0
 800cd04:	460f      	mov	r7, r1
 800cd06:	4b48      	ldr	r3, [pc, #288]	; (800ce28 <atan+0x340>)
 800cd08:	4620      	mov	r0, r4
 800cd0a:	4629      	mov	r1, r5
 800cd0c:	f7f3 fca0 	bl	8000650 <__aeabi_dmul>
 800cd10:	2200      	movs	r2, #0
 800cd12:	4b42      	ldr	r3, [pc, #264]	; (800ce1c <atan+0x334>)
 800cd14:	f7f3 faea 	bl	80002ec <__adddf3>
 800cd18:	4602      	mov	r2, r0
 800cd1a:	460b      	mov	r3, r1
 800cd1c:	4630      	mov	r0, r6
 800cd1e:	4639      	mov	r1, r7
 800cd20:	f7f3 fdc0 	bl	80008a4 <__aeabi_ddiv>
 800cd24:	f04f 0a02 	mov.w	sl, #2
 800cd28:	4604      	mov	r4, r0
 800cd2a:	460d      	mov	r5, r1
 800cd2c:	e743      	b.n	800cbb6 <atan+0xce>
 800cd2e:	462b      	mov	r3, r5
 800cd30:	ee10 2a10 	vmov	r2, s0
 800cd34:	2000      	movs	r0, #0
 800cd36:	493d      	ldr	r1, [pc, #244]	; (800ce2c <atan+0x344>)
 800cd38:	f7f3 fdb4 	bl	80008a4 <__aeabi_ddiv>
 800cd3c:	f04f 0a03 	mov.w	sl, #3
 800cd40:	4604      	mov	r4, r0
 800cd42:	460d      	mov	r5, r1
 800cd44:	e737      	b.n	800cbb6 <atan+0xce>
 800cd46:	4640      	mov	r0, r8
 800cd48:	4649      	mov	r1, r9
 800cd4a:	f7f3 facf 	bl	80002ec <__adddf3>
 800cd4e:	4622      	mov	r2, r4
 800cd50:	462b      	mov	r3, r5
 800cd52:	f7f3 fc7d 	bl	8000650 <__aeabi_dmul>
 800cd56:	4e36      	ldr	r6, [pc, #216]	; (800ce30 <atan+0x348>)
 800cd58:	4b36      	ldr	r3, [pc, #216]	; (800ce34 <atan+0x34c>)
 800cd5a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800cd5e:	4456      	add	r6, sl
 800cd60:	449a      	add	sl, r3
 800cd62:	e9da 2300 	ldrd	r2, r3, [sl]
 800cd66:	f7f3 fabf 	bl	80002e8 <__aeabi_dsub>
 800cd6a:	4622      	mov	r2, r4
 800cd6c:	462b      	mov	r3, r5
 800cd6e:	f7f3 fabb 	bl	80002e8 <__aeabi_dsub>
 800cd72:	4602      	mov	r2, r0
 800cd74:	460b      	mov	r3, r1
 800cd76:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cd7a:	f7f3 fab5 	bl	80002e8 <__aeabi_dsub>
 800cd7e:	f1bb 0f00 	cmp.w	fp, #0
 800cd82:	4604      	mov	r4, r0
 800cd84:	460d      	mov	r5, r1
 800cd86:	f6bf aece 	bge.w	800cb26 <atan+0x3e>
 800cd8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd8e:	4604      	mov	r4, r0
 800cd90:	461d      	mov	r5, r3
 800cd92:	e6c8      	b.n	800cb26 <atan+0x3e>
 800cd94:	a51c      	add	r5, pc, #112	; (adr r5, 800ce08 <atan+0x320>)
 800cd96:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd9a:	e6c4      	b.n	800cb26 <atan+0x3e>
 800cd9c:	f3af 8000 	nop.w
 800cda0:	54442d18 	.word	0x54442d18
 800cda4:	bff921fb 	.word	0xbff921fb
 800cda8:	8800759c 	.word	0x8800759c
 800cdac:	7e37e43c 	.word	0x7e37e43c
 800cdb0:	e322da11 	.word	0xe322da11
 800cdb4:	3f90ad3a 	.word	0x3f90ad3a
 800cdb8:	24760deb 	.word	0x24760deb
 800cdbc:	3fa97b4b 	.word	0x3fa97b4b
 800cdc0:	a0d03d51 	.word	0xa0d03d51
 800cdc4:	3fb10d66 	.word	0x3fb10d66
 800cdc8:	c54c206e 	.word	0xc54c206e
 800cdcc:	3fb745cd 	.word	0x3fb745cd
 800cdd0:	920083ff 	.word	0x920083ff
 800cdd4:	3fc24924 	.word	0x3fc24924
 800cdd8:	5555550d 	.word	0x5555550d
 800cddc:	3fd55555 	.word	0x3fd55555
 800cde0:	2c6a6c2f 	.word	0x2c6a6c2f
 800cde4:	bfa2b444 	.word	0xbfa2b444
 800cde8:	52defd9a 	.word	0x52defd9a
 800cdec:	3fadde2d 	.word	0x3fadde2d
 800cdf0:	af749a6d 	.word	0xaf749a6d
 800cdf4:	3fb3b0f2 	.word	0x3fb3b0f2
 800cdf8:	fe231671 	.word	0xfe231671
 800cdfc:	3fbc71c6 	.word	0x3fbc71c6
 800ce00:	9998ebc4 	.word	0x9998ebc4
 800ce04:	3fc99999 	.word	0x3fc99999
 800ce08:	54442d18 	.word	0x54442d18
 800ce0c:	3ff921fb 	.word	0x3ff921fb
 800ce10:	440fffff 	.word	0x440fffff
 800ce14:	7ff00000 	.word	0x7ff00000
 800ce18:	3fdbffff 	.word	0x3fdbffff
 800ce1c:	3ff00000 	.word	0x3ff00000
 800ce20:	3ff2ffff 	.word	0x3ff2ffff
 800ce24:	40037fff 	.word	0x40037fff
 800ce28:	3ff80000 	.word	0x3ff80000
 800ce2c:	bff00000 	.word	0xbff00000
 800ce30:	0800f860 	.word	0x0800f860
 800ce34:	0800f880 	.word	0x0800f880

0800ce38 <cos>:
 800ce38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ce3a:	ec51 0b10 	vmov	r0, r1, d0
 800ce3e:	4a1e      	ldr	r2, [pc, #120]	; (800ceb8 <cos+0x80>)
 800ce40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ce44:	4293      	cmp	r3, r2
 800ce46:	dc06      	bgt.n	800ce56 <cos+0x1e>
 800ce48:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800ceb0 <cos+0x78>
 800ce4c:	f001 fa04 	bl	800e258 <__kernel_cos>
 800ce50:	ec51 0b10 	vmov	r0, r1, d0
 800ce54:	e007      	b.n	800ce66 <cos+0x2e>
 800ce56:	4a19      	ldr	r2, [pc, #100]	; (800cebc <cos+0x84>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	dd09      	ble.n	800ce70 <cos+0x38>
 800ce5c:	ee10 2a10 	vmov	r2, s0
 800ce60:	460b      	mov	r3, r1
 800ce62:	f7f3 fa41 	bl	80002e8 <__aeabi_dsub>
 800ce66:	ec41 0b10 	vmov	d0, r0, r1
 800ce6a:	b005      	add	sp, #20
 800ce6c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ce70:	4668      	mov	r0, sp
 800ce72:	f000 ff05 	bl	800dc80 <__ieee754_rem_pio2>
 800ce76:	f000 0003 	and.w	r0, r0, #3
 800ce7a:	2801      	cmp	r0, #1
 800ce7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ce80:	ed9d 0b00 	vldr	d0, [sp]
 800ce84:	d007      	beq.n	800ce96 <cos+0x5e>
 800ce86:	2802      	cmp	r0, #2
 800ce88:	d00e      	beq.n	800cea8 <cos+0x70>
 800ce8a:	2800      	cmp	r0, #0
 800ce8c:	d0de      	beq.n	800ce4c <cos+0x14>
 800ce8e:	2001      	movs	r0, #1
 800ce90:	f001 fe1a 	bl	800eac8 <__kernel_sin>
 800ce94:	e7dc      	b.n	800ce50 <cos+0x18>
 800ce96:	f001 fe17 	bl	800eac8 <__kernel_sin>
 800ce9a:	ec53 2b10 	vmov	r2, r3, d0
 800ce9e:	ee10 0a10 	vmov	r0, s0
 800cea2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cea6:	e7de      	b.n	800ce66 <cos+0x2e>
 800cea8:	f001 f9d6 	bl	800e258 <__kernel_cos>
 800ceac:	e7f5      	b.n	800ce9a <cos+0x62>
 800ceae:	bf00      	nop
	...
 800ceb8:	3fe921fb 	.word	0x3fe921fb
 800cebc:	7fefffff 	.word	0x7fefffff

0800cec0 <fabs>:
 800cec0:	ec53 2b10 	vmov	r2, r3, d0
 800cec4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cec8:	ec43 2b10 	vmov	d0, r2, r3
 800cecc:	4770      	bx	lr
	...

0800ced0 <floor>:
 800ced0:	ec51 0b10 	vmov	r0, r1, d0
 800ced4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ced8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800cedc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800cee0:	2e13      	cmp	r6, #19
 800cee2:	ee10 8a10 	vmov	r8, s0
 800cee6:	460c      	mov	r4, r1
 800cee8:	ee10 5a10 	vmov	r5, s0
 800ceec:	dc35      	bgt.n	800cf5a <floor+0x8a>
 800ceee:	2e00      	cmp	r6, #0
 800cef0:	da17      	bge.n	800cf22 <floor+0x52>
 800cef2:	a335      	add	r3, pc, #212	; (adr r3, 800cfc8 <floor+0xf8>)
 800cef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef8:	f7f3 f9f8 	bl	80002ec <__adddf3>
 800cefc:	2200      	movs	r2, #0
 800cefe:	2300      	movs	r3, #0
 800cf00:	f7f3 fe36 	bl	8000b70 <__aeabi_dcmpgt>
 800cf04:	b150      	cbz	r0, 800cf1c <floor+0x4c>
 800cf06:	2c00      	cmp	r4, #0
 800cf08:	da5a      	bge.n	800cfc0 <floor+0xf0>
 800cf0a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800cf0e:	ea53 0308 	orrs.w	r3, r3, r8
 800cf12:	4b2f      	ldr	r3, [pc, #188]	; (800cfd0 <floor+0x100>)
 800cf14:	f04f 0500 	mov.w	r5, #0
 800cf18:	bf18      	it	ne
 800cf1a:	461c      	movne	r4, r3
 800cf1c:	4621      	mov	r1, r4
 800cf1e:	4628      	mov	r0, r5
 800cf20:	e025      	b.n	800cf6e <floor+0x9e>
 800cf22:	4f2c      	ldr	r7, [pc, #176]	; (800cfd4 <floor+0x104>)
 800cf24:	4137      	asrs	r7, r6
 800cf26:	ea01 0307 	and.w	r3, r1, r7
 800cf2a:	4303      	orrs	r3, r0
 800cf2c:	d01f      	beq.n	800cf6e <floor+0x9e>
 800cf2e:	a326      	add	r3, pc, #152	; (adr r3, 800cfc8 <floor+0xf8>)
 800cf30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf34:	f7f3 f9da 	bl	80002ec <__adddf3>
 800cf38:	2200      	movs	r2, #0
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	f7f3 fe18 	bl	8000b70 <__aeabi_dcmpgt>
 800cf40:	2800      	cmp	r0, #0
 800cf42:	d0eb      	beq.n	800cf1c <floor+0x4c>
 800cf44:	2c00      	cmp	r4, #0
 800cf46:	bfbe      	ittt	lt
 800cf48:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cf4c:	fa43 f606 	asrlt.w	r6, r3, r6
 800cf50:	19a4      	addlt	r4, r4, r6
 800cf52:	ea24 0407 	bic.w	r4, r4, r7
 800cf56:	2500      	movs	r5, #0
 800cf58:	e7e0      	b.n	800cf1c <floor+0x4c>
 800cf5a:	2e33      	cmp	r6, #51	; 0x33
 800cf5c:	dd0b      	ble.n	800cf76 <floor+0xa6>
 800cf5e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cf62:	d104      	bne.n	800cf6e <floor+0x9e>
 800cf64:	ee10 2a10 	vmov	r2, s0
 800cf68:	460b      	mov	r3, r1
 800cf6a:	f7f3 f9bf 	bl	80002ec <__adddf3>
 800cf6e:	ec41 0b10 	vmov	d0, r0, r1
 800cf72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf76:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cf7a:	f04f 33ff 	mov.w	r3, #4294967295
 800cf7e:	fa23 f707 	lsr.w	r7, r3, r7
 800cf82:	4238      	tst	r0, r7
 800cf84:	d0f3      	beq.n	800cf6e <floor+0x9e>
 800cf86:	a310      	add	r3, pc, #64	; (adr r3, 800cfc8 <floor+0xf8>)
 800cf88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf8c:	f7f3 f9ae 	bl	80002ec <__adddf3>
 800cf90:	2200      	movs	r2, #0
 800cf92:	2300      	movs	r3, #0
 800cf94:	f7f3 fdec 	bl	8000b70 <__aeabi_dcmpgt>
 800cf98:	2800      	cmp	r0, #0
 800cf9a:	d0bf      	beq.n	800cf1c <floor+0x4c>
 800cf9c:	2c00      	cmp	r4, #0
 800cf9e:	da02      	bge.n	800cfa6 <floor+0xd6>
 800cfa0:	2e14      	cmp	r6, #20
 800cfa2:	d103      	bne.n	800cfac <floor+0xdc>
 800cfa4:	3401      	adds	r4, #1
 800cfa6:	ea25 0507 	bic.w	r5, r5, r7
 800cfaa:	e7b7      	b.n	800cf1c <floor+0x4c>
 800cfac:	2301      	movs	r3, #1
 800cfae:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cfb2:	fa03 f606 	lsl.w	r6, r3, r6
 800cfb6:	4435      	add	r5, r6
 800cfb8:	45a8      	cmp	r8, r5
 800cfba:	bf88      	it	hi
 800cfbc:	18e4      	addhi	r4, r4, r3
 800cfbe:	e7f2      	b.n	800cfa6 <floor+0xd6>
 800cfc0:	2500      	movs	r5, #0
 800cfc2:	462c      	mov	r4, r5
 800cfc4:	e7aa      	b.n	800cf1c <floor+0x4c>
 800cfc6:	bf00      	nop
 800cfc8:	8800759c 	.word	0x8800759c
 800cfcc:	7e37e43c 	.word	0x7e37e43c
 800cfd0:	bff00000 	.word	0xbff00000
 800cfd4:	000fffff 	.word	0x000fffff

0800cfd8 <round>:
 800cfd8:	ec51 0b10 	vmov	r0, r1, d0
 800cfdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfde:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800cfe2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800cfe6:	2c13      	cmp	r4, #19
 800cfe8:	460b      	mov	r3, r1
 800cfea:	460f      	mov	r7, r1
 800cfec:	dc17      	bgt.n	800d01e <round+0x46>
 800cfee:	2c00      	cmp	r4, #0
 800cff0:	da09      	bge.n	800d006 <round+0x2e>
 800cff2:	3401      	adds	r4, #1
 800cff4:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800cff8:	d103      	bne.n	800d002 <round+0x2a>
 800cffa:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800cffe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d002:	2100      	movs	r1, #0
 800d004:	e028      	b.n	800d058 <round+0x80>
 800d006:	4a16      	ldr	r2, [pc, #88]	; (800d060 <round+0x88>)
 800d008:	4122      	asrs	r2, r4
 800d00a:	4211      	tst	r1, r2
 800d00c:	d100      	bne.n	800d010 <round+0x38>
 800d00e:	b180      	cbz	r0, 800d032 <round+0x5a>
 800d010:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d014:	4123      	asrs	r3, r4
 800d016:	443b      	add	r3, r7
 800d018:	ea23 0302 	bic.w	r3, r3, r2
 800d01c:	e7f1      	b.n	800d002 <round+0x2a>
 800d01e:	2c33      	cmp	r4, #51	; 0x33
 800d020:	dd0a      	ble.n	800d038 <round+0x60>
 800d022:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800d026:	d104      	bne.n	800d032 <round+0x5a>
 800d028:	ee10 2a10 	vmov	r2, s0
 800d02c:	460b      	mov	r3, r1
 800d02e:	f7f3 f95d 	bl	80002ec <__adddf3>
 800d032:	ec41 0b10 	vmov	d0, r0, r1
 800d036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d038:	f2a5 4213 	subw	r2, r5, #1043	; 0x413
 800d03c:	f04f 35ff 	mov.w	r5, #4294967295
 800d040:	40d5      	lsrs	r5, r2
 800d042:	4228      	tst	r0, r5
 800d044:	d0f5      	beq.n	800d032 <round+0x5a>
 800d046:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800d04a:	2201      	movs	r2, #1
 800d04c:	40a2      	lsls	r2, r4
 800d04e:	1812      	adds	r2, r2, r0
 800d050:	bf28      	it	cs
 800d052:	3301      	addcs	r3, #1
 800d054:	ea22 0105 	bic.w	r1, r2, r5
 800d058:	4608      	mov	r0, r1
 800d05a:	4619      	mov	r1, r3
 800d05c:	e7e9      	b.n	800d032 <round+0x5a>
 800d05e:	bf00      	nop
 800d060:	000fffff 	.word	0x000fffff
 800d064:	00000000 	.word	0x00000000

0800d068 <sin>:
 800d068:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d06a:	ec51 0b10 	vmov	r0, r1, d0
 800d06e:	4a20      	ldr	r2, [pc, #128]	; (800d0f0 <sin+0x88>)
 800d070:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d074:	4293      	cmp	r3, r2
 800d076:	dc07      	bgt.n	800d088 <sin+0x20>
 800d078:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800d0e8 <sin+0x80>
 800d07c:	2000      	movs	r0, #0
 800d07e:	f001 fd23 	bl	800eac8 <__kernel_sin>
 800d082:	ec51 0b10 	vmov	r0, r1, d0
 800d086:	e007      	b.n	800d098 <sin+0x30>
 800d088:	4a1a      	ldr	r2, [pc, #104]	; (800d0f4 <sin+0x8c>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	dd09      	ble.n	800d0a2 <sin+0x3a>
 800d08e:	ee10 2a10 	vmov	r2, s0
 800d092:	460b      	mov	r3, r1
 800d094:	f7f3 f928 	bl	80002e8 <__aeabi_dsub>
 800d098:	ec41 0b10 	vmov	d0, r0, r1
 800d09c:	b005      	add	sp, #20
 800d09e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d0a2:	4668      	mov	r0, sp
 800d0a4:	f000 fdec 	bl	800dc80 <__ieee754_rem_pio2>
 800d0a8:	f000 0003 	and.w	r0, r0, #3
 800d0ac:	2801      	cmp	r0, #1
 800d0ae:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d0b2:	ed9d 0b00 	vldr	d0, [sp]
 800d0b6:	d004      	beq.n	800d0c2 <sin+0x5a>
 800d0b8:	2802      	cmp	r0, #2
 800d0ba:	d005      	beq.n	800d0c8 <sin+0x60>
 800d0bc:	b970      	cbnz	r0, 800d0dc <sin+0x74>
 800d0be:	2001      	movs	r0, #1
 800d0c0:	e7dd      	b.n	800d07e <sin+0x16>
 800d0c2:	f001 f8c9 	bl	800e258 <__kernel_cos>
 800d0c6:	e7dc      	b.n	800d082 <sin+0x1a>
 800d0c8:	2001      	movs	r0, #1
 800d0ca:	f001 fcfd 	bl	800eac8 <__kernel_sin>
 800d0ce:	ec53 2b10 	vmov	r2, r3, d0
 800d0d2:	ee10 0a10 	vmov	r0, s0
 800d0d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d0da:	e7dd      	b.n	800d098 <sin+0x30>
 800d0dc:	f001 f8bc 	bl	800e258 <__kernel_cos>
 800d0e0:	e7f5      	b.n	800d0ce <sin+0x66>
 800d0e2:	bf00      	nop
 800d0e4:	f3af 8000 	nop.w
	...
 800d0f0:	3fe921fb 	.word	0x3fe921fb
 800d0f4:	7fefffff 	.word	0x7fefffff

0800d0f8 <acos>:
 800d0f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d0fa:	ed2d 8b02 	vpush	{d8}
 800d0fe:	4e26      	ldr	r6, [pc, #152]	; (800d198 <acos+0xa0>)
 800d100:	b08b      	sub	sp, #44	; 0x2c
 800d102:	ec55 4b10 	vmov	r4, r5, d0
 800d106:	f000 f953 	bl	800d3b0 <__ieee754_acos>
 800d10a:	f996 3000 	ldrsb.w	r3, [r6]
 800d10e:	eeb0 8a40 	vmov.f32	s16, s0
 800d112:	eef0 8a60 	vmov.f32	s17, s1
 800d116:	3301      	adds	r3, #1
 800d118:	d036      	beq.n	800d188 <acos+0x90>
 800d11a:	4622      	mov	r2, r4
 800d11c:	462b      	mov	r3, r5
 800d11e:	4620      	mov	r0, r4
 800d120:	4629      	mov	r1, r5
 800d122:	f7f3 fd2f 	bl	8000b84 <__aeabi_dcmpun>
 800d126:	4607      	mov	r7, r0
 800d128:	bb70      	cbnz	r0, 800d188 <acos+0x90>
 800d12a:	ec45 4b10 	vmov	d0, r4, r5
 800d12e:	f7ff fec7 	bl	800cec0 <fabs>
 800d132:	2200      	movs	r2, #0
 800d134:	4b19      	ldr	r3, [pc, #100]	; (800d19c <acos+0xa4>)
 800d136:	ec51 0b10 	vmov	r0, r1, d0
 800d13a:	f7f3 fd19 	bl	8000b70 <__aeabi_dcmpgt>
 800d13e:	b318      	cbz	r0, 800d188 <acos+0x90>
 800d140:	2301      	movs	r3, #1
 800d142:	9300      	str	r3, [sp, #0]
 800d144:	4816      	ldr	r0, [pc, #88]	; (800d1a0 <acos+0xa8>)
 800d146:	4b17      	ldr	r3, [pc, #92]	; (800d1a4 <acos+0xac>)
 800d148:	9301      	str	r3, [sp, #4]
 800d14a:	9708      	str	r7, [sp, #32]
 800d14c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d150:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d154:	f001 fd74 	bl	800ec40 <nan>
 800d158:	f996 3000 	ldrsb.w	r3, [r6]
 800d15c:	2b02      	cmp	r3, #2
 800d15e:	ed8d 0b06 	vstr	d0, [sp, #24]
 800d162:	d104      	bne.n	800d16e <acos+0x76>
 800d164:	f7fe fb6e 	bl	800b844 <__errno>
 800d168:	2321      	movs	r3, #33	; 0x21
 800d16a:	6003      	str	r3, [r0, #0]
 800d16c:	e004      	b.n	800d178 <acos+0x80>
 800d16e:	4668      	mov	r0, sp
 800d170:	f001 fd64 	bl	800ec3c <matherr>
 800d174:	2800      	cmp	r0, #0
 800d176:	d0f5      	beq.n	800d164 <acos+0x6c>
 800d178:	9b08      	ldr	r3, [sp, #32]
 800d17a:	b11b      	cbz	r3, 800d184 <acos+0x8c>
 800d17c:	f7fe fb62 	bl	800b844 <__errno>
 800d180:	9b08      	ldr	r3, [sp, #32]
 800d182:	6003      	str	r3, [r0, #0]
 800d184:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d188:	eeb0 0a48 	vmov.f32	s0, s16
 800d18c:	eef0 0a68 	vmov.f32	s1, s17
 800d190:	b00b      	add	sp, #44	; 0x2c
 800d192:	ecbd 8b02 	vpop	{d8}
 800d196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d198:	2000030c 	.word	0x2000030c
 800d19c:	3ff00000 	.word	0x3ff00000
 800d1a0:	0800f6a9 	.word	0x0800f6a9
 800d1a4:	0800f8a0 	.word	0x0800f8a0

0800d1a8 <asin>:
 800d1a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d1aa:	ed2d 8b02 	vpush	{d8}
 800d1ae:	4e26      	ldr	r6, [pc, #152]	; (800d248 <asin+0xa0>)
 800d1b0:	b08b      	sub	sp, #44	; 0x2c
 800d1b2:	ec55 4b10 	vmov	r4, r5, d0
 800d1b6:	f000 fb57 	bl	800d868 <__ieee754_asin>
 800d1ba:	f996 3000 	ldrsb.w	r3, [r6]
 800d1be:	eeb0 8a40 	vmov.f32	s16, s0
 800d1c2:	eef0 8a60 	vmov.f32	s17, s1
 800d1c6:	3301      	adds	r3, #1
 800d1c8:	d036      	beq.n	800d238 <asin+0x90>
 800d1ca:	4622      	mov	r2, r4
 800d1cc:	462b      	mov	r3, r5
 800d1ce:	4620      	mov	r0, r4
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	f7f3 fcd7 	bl	8000b84 <__aeabi_dcmpun>
 800d1d6:	4607      	mov	r7, r0
 800d1d8:	bb70      	cbnz	r0, 800d238 <asin+0x90>
 800d1da:	ec45 4b10 	vmov	d0, r4, r5
 800d1de:	f7ff fe6f 	bl	800cec0 <fabs>
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	4b19      	ldr	r3, [pc, #100]	; (800d24c <asin+0xa4>)
 800d1e6:	ec51 0b10 	vmov	r0, r1, d0
 800d1ea:	f7f3 fcc1 	bl	8000b70 <__aeabi_dcmpgt>
 800d1ee:	b318      	cbz	r0, 800d238 <asin+0x90>
 800d1f0:	2301      	movs	r3, #1
 800d1f2:	9300      	str	r3, [sp, #0]
 800d1f4:	4816      	ldr	r0, [pc, #88]	; (800d250 <asin+0xa8>)
 800d1f6:	4b17      	ldr	r3, [pc, #92]	; (800d254 <asin+0xac>)
 800d1f8:	9301      	str	r3, [sp, #4]
 800d1fa:	9708      	str	r7, [sp, #32]
 800d1fc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d200:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d204:	f001 fd1c 	bl	800ec40 <nan>
 800d208:	f996 3000 	ldrsb.w	r3, [r6]
 800d20c:	2b02      	cmp	r3, #2
 800d20e:	ed8d 0b06 	vstr	d0, [sp, #24]
 800d212:	d104      	bne.n	800d21e <asin+0x76>
 800d214:	f7fe fb16 	bl	800b844 <__errno>
 800d218:	2321      	movs	r3, #33	; 0x21
 800d21a:	6003      	str	r3, [r0, #0]
 800d21c:	e004      	b.n	800d228 <asin+0x80>
 800d21e:	4668      	mov	r0, sp
 800d220:	f001 fd0c 	bl	800ec3c <matherr>
 800d224:	2800      	cmp	r0, #0
 800d226:	d0f5      	beq.n	800d214 <asin+0x6c>
 800d228:	9b08      	ldr	r3, [sp, #32]
 800d22a:	b11b      	cbz	r3, 800d234 <asin+0x8c>
 800d22c:	f7fe fb0a 	bl	800b844 <__errno>
 800d230:	9b08      	ldr	r3, [sp, #32]
 800d232:	6003      	str	r3, [r0, #0]
 800d234:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d238:	eeb0 0a48 	vmov.f32	s0, s16
 800d23c:	eef0 0a68 	vmov.f32	s1, s17
 800d240:	b00b      	add	sp, #44	; 0x2c
 800d242:	ecbd 8b02 	vpop	{d8}
 800d246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d248:	2000030c 	.word	0x2000030c
 800d24c:	3ff00000 	.word	0x3ff00000
 800d250:	0800f6a9 	.word	0x0800f6a9
 800d254:	0800f8a5 	.word	0x0800f8a5

0800d258 <sqrt>:
 800d258:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d25c:	ed2d 8b02 	vpush	{d8}
 800d260:	b08b      	sub	sp, #44	; 0x2c
 800d262:	ec55 4b10 	vmov	r4, r5, d0
 800d266:	f000 fefd 	bl	800e064 <__ieee754_sqrt>
 800d26a:	4b26      	ldr	r3, [pc, #152]	; (800d304 <sqrt+0xac>)
 800d26c:	eeb0 8a40 	vmov.f32	s16, s0
 800d270:	eef0 8a60 	vmov.f32	s17, s1
 800d274:	f993 6000 	ldrsb.w	r6, [r3]
 800d278:	1c73      	adds	r3, r6, #1
 800d27a:	d02a      	beq.n	800d2d2 <sqrt+0x7a>
 800d27c:	4622      	mov	r2, r4
 800d27e:	462b      	mov	r3, r5
 800d280:	4620      	mov	r0, r4
 800d282:	4629      	mov	r1, r5
 800d284:	f7f3 fc7e 	bl	8000b84 <__aeabi_dcmpun>
 800d288:	4607      	mov	r7, r0
 800d28a:	bb10      	cbnz	r0, 800d2d2 <sqrt+0x7a>
 800d28c:	f04f 0800 	mov.w	r8, #0
 800d290:	f04f 0900 	mov.w	r9, #0
 800d294:	4642      	mov	r2, r8
 800d296:	464b      	mov	r3, r9
 800d298:	4620      	mov	r0, r4
 800d29a:	4629      	mov	r1, r5
 800d29c:	f7f3 fc4a 	bl	8000b34 <__aeabi_dcmplt>
 800d2a0:	b1b8      	cbz	r0, 800d2d2 <sqrt+0x7a>
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	9300      	str	r3, [sp, #0]
 800d2a6:	4b18      	ldr	r3, [pc, #96]	; (800d308 <sqrt+0xb0>)
 800d2a8:	9301      	str	r3, [sp, #4]
 800d2aa:	9708      	str	r7, [sp, #32]
 800d2ac:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800d2b0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800d2b4:	b9b6      	cbnz	r6, 800d2e4 <sqrt+0x8c>
 800d2b6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800d2ba:	4668      	mov	r0, sp
 800d2bc:	f001 fcbe 	bl	800ec3c <matherr>
 800d2c0:	b1d0      	cbz	r0, 800d2f8 <sqrt+0xa0>
 800d2c2:	9b08      	ldr	r3, [sp, #32]
 800d2c4:	b11b      	cbz	r3, 800d2ce <sqrt+0x76>
 800d2c6:	f7fe fabd 	bl	800b844 <__errno>
 800d2ca:	9b08      	ldr	r3, [sp, #32]
 800d2cc:	6003      	str	r3, [r0, #0]
 800d2ce:	ed9d 8b06 	vldr	d8, [sp, #24]
 800d2d2:	eeb0 0a48 	vmov.f32	s0, s16
 800d2d6:	eef0 0a68 	vmov.f32	s1, s17
 800d2da:	b00b      	add	sp, #44	; 0x2c
 800d2dc:	ecbd 8b02 	vpop	{d8}
 800d2e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d2e4:	4642      	mov	r2, r8
 800d2e6:	464b      	mov	r3, r9
 800d2e8:	4640      	mov	r0, r8
 800d2ea:	4649      	mov	r1, r9
 800d2ec:	f7f3 fada 	bl	80008a4 <__aeabi_ddiv>
 800d2f0:	2e02      	cmp	r6, #2
 800d2f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d2f6:	d1e0      	bne.n	800d2ba <sqrt+0x62>
 800d2f8:	f7fe faa4 	bl	800b844 <__errno>
 800d2fc:	2321      	movs	r3, #33	; 0x21
 800d2fe:	6003      	str	r3, [r0, #0]
 800d300:	e7df      	b.n	800d2c2 <sqrt+0x6a>
 800d302:	bf00      	nop
 800d304:	2000030c 	.word	0x2000030c
 800d308:	0800f8aa 	.word	0x0800f8aa

0800d30c <sqrtf>:
 800d30c:	b510      	push	{r4, lr}
 800d30e:	ed2d 8b02 	vpush	{d8}
 800d312:	b08a      	sub	sp, #40	; 0x28
 800d314:	eeb0 8a40 	vmov.f32	s16, s0
 800d318:	f000 ff54 	bl	800e1c4 <__ieee754_sqrtf>
 800d31c:	4b21      	ldr	r3, [pc, #132]	; (800d3a4 <sqrtf+0x98>)
 800d31e:	f993 4000 	ldrsb.w	r4, [r3]
 800d322:	1c63      	adds	r3, r4, #1
 800d324:	d02c      	beq.n	800d380 <sqrtf+0x74>
 800d326:	eeb4 8a48 	vcmp.f32	s16, s16
 800d32a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d32e:	d627      	bvs.n	800d380 <sqrtf+0x74>
 800d330:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800d334:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d338:	d522      	bpl.n	800d380 <sqrtf+0x74>
 800d33a:	2301      	movs	r3, #1
 800d33c:	9300      	str	r3, [sp, #0]
 800d33e:	4b1a      	ldr	r3, [pc, #104]	; (800d3a8 <sqrtf+0x9c>)
 800d340:	9301      	str	r3, [sp, #4]
 800d342:	ee18 0a10 	vmov	r0, s16
 800d346:	2300      	movs	r3, #0
 800d348:	9308      	str	r3, [sp, #32]
 800d34a:	f7f3 f92d 	bl	80005a8 <__aeabi_f2d>
 800d34e:	2200      	movs	r2, #0
 800d350:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d354:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d358:	2300      	movs	r3, #0
 800d35a:	b9ac      	cbnz	r4, 800d388 <sqrtf+0x7c>
 800d35c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d360:	4668      	mov	r0, sp
 800d362:	f001 fc6b 	bl	800ec3c <matherr>
 800d366:	b1b8      	cbz	r0, 800d398 <sqrtf+0x8c>
 800d368:	9b08      	ldr	r3, [sp, #32]
 800d36a:	b11b      	cbz	r3, 800d374 <sqrtf+0x68>
 800d36c:	f7fe fa6a 	bl	800b844 <__errno>
 800d370:	9b08      	ldr	r3, [sp, #32]
 800d372:	6003      	str	r3, [r0, #0]
 800d374:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d378:	f7f3 fc62 	bl	8000c40 <__aeabi_d2f>
 800d37c:	ee00 0a10 	vmov	s0, r0
 800d380:	b00a      	add	sp, #40	; 0x28
 800d382:	ecbd 8b02 	vpop	{d8}
 800d386:	bd10      	pop	{r4, pc}
 800d388:	4610      	mov	r0, r2
 800d38a:	4619      	mov	r1, r3
 800d38c:	f7f3 fa8a 	bl	80008a4 <__aeabi_ddiv>
 800d390:	2c02      	cmp	r4, #2
 800d392:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d396:	d1e3      	bne.n	800d360 <sqrtf+0x54>
 800d398:	f7fe fa54 	bl	800b844 <__errno>
 800d39c:	2321      	movs	r3, #33	; 0x21
 800d39e:	6003      	str	r3, [r0, #0]
 800d3a0:	e7e2      	b.n	800d368 <sqrtf+0x5c>
 800d3a2:	bf00      	nop
 800d3a4:	2000030c 	.word	0x2000030c
 800d3a8:	0800f8af 	.word	0x0800f8af
 800d3ac:	00000000 	.word	0x00000000

0800d3b0 <__ieee754_acos>:
 800d3b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3b4:	ec55 4b10 	vmov	r4, r5, d0
 800d3b8:	49b7      	ldr	r1, [pc, #732]	; (800d698 <__ieee754_acos+0x2e8>)
 800d3ba:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d3be:	428b      	cmp	r3, r1
 800d3c0:	dd1b      	ble.n	800d3fa <__ieee754_acos+0x4a>
 800d3c2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800d3c6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d3ca:	4323      	orrs	r3, r4
 800d3cc:	d109      	bne.n	800d3e2 <__ieee754_acos+0x32>
 800d3ce:	2d00      	cmp	r5, #0
 800d3d0:	f300 8211 	bgt.w	800d7f6 <__ieee754_acos+0x446>
 800d3d4:	a196      	add	r1, pc, #600	; (adr r1, 800d630 <__ieee754_acos+0x280>)
 800d3d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3da:	ec41 0b10 	vmov	d0, r0, r1
 800d3de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e2:	ee10 2a10 	vmov	r2, s0
 800d3e6:	462b      	mov	r3, r5
 800d3e8:	4620      	mov	r0, r4
 800d3ea:	4629      	mov	r1, r5
 800d3ec:	f7f2 ff7c 	bl	80002e8 <__aeabi_dsub>
 800d3f0:	4602      	mov	r2, r0
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	f7f3 fa56 	bl	80008a4 <__aeabi_ddiv>
 800d3f8:	e7ef      	b.n	800d3da <__ieee754_acos+0x2a>
 800d3fa:	49a8      	ldr	r1, [pc, #672]	; (800d69c <__ieee754_acos+0x2ec>)
 800d3fc:	428b      	cmp	r3, r1
 800d3fe:	f300 8087 	bgt.w	800d510 <__ieee754_acos+0x160>
 800d402:	4aa7      	ldr	r2, [pc, #668]	; (800d6a0 <__ieee754_acos+0x2f0>)
 800d404:	4293      	cmp	r3, r2
 800d406:	f340 81f9 	ble.w	800d7fc <__ieee754_acos+0x44c>
 800d40a:	ee10 2a10 	vmov	r2, s0
 800d40e:	ee10 0a10 	vmov	r0, s0
 800d412:	462b      	mov	r3, r5
 800d414:	4629      	mov	r1, r5
 800d416:	f7f3 f91b 	bl	8000650 <__aeabi_dmul>
 800d41a:	a387      	add	r3, pc, #540	; (adr r3, 800d638 <__ieee754_acos+0x288>)
 800d41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d420:	4606      	mov	r6, r0
 800d422:	460f      	mov	r7, r1
 800d424:	f7f3 f914 	bl	8000650 <__aeabi_dmul>
 800d428:	a385      	add	r3, pc, #532	; (adr r3, 800d640 <__ieee754_acos+0x290>)
 800d42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42e:	f7f2 ff5d 	bl	80002ec <__adddf3>
 800d432:	4632      	mov	r2, r6
 800d434:	463b      	mov	r3, r7
 800d436:	f7f3 f90b 	bl	8000650 <__aeabi_dmul>
 800d43a:	a383      	add	r3, pc, #524	; (adr r3, 800d648 <__ieee754_acos+0x298>)
 800d43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d440:	f7f2 ff52 	bl	80002e8 <__aeabi_dsub>
 800d444:	4632      	mov	r2, r6
 800d446:	463b      	mov	r3, r7
 800d448:	f7f3 f902 	bl	8000650 <__aeabi_dmul>
 800d44c:	a380      	add	r3, pc, #512	; (adr r3, 800d650 <__ieee754_acos+0x2a0>)
 800d44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d452:	f7f2 ff4b 	bl	80002ec <__adddf3>
 800d456:	4632      	mov	r2, r6
 800d458:	463b      	mov	r3, r7
 800d45a:	f7f3 f8f9 	bl	8000650 <__aeabi_dmul>
 800d45e:	a37e      	add	r3, pc, #504	; (adr r3, 800d658 <__ieee754_acos+0x2a8>)
 800d460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d464:	f7f2 ff40 	bl	80002e8 <__aeabi_dsub>
 800d468:	4632      	mov	r2, r6
 800d46a:	463b      	mov	r3, r7
 800d46c:	f7f3 f8f0 	bl	8000650 <__aeabi_dmul>
 800d470:	a37b      	add	r3, pc, #492	; (adr r3, 800d660 <__ieee754_acos+0x2b0>)
 800d472:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d476:	f7f2 ff39 	bl	80002ec <__adddf3>
 800d47a:	4632      	mov	r2, r6
 800d47c:	463b      	mov	r3, r7
 800d47e:	f7f3 f8e7 	bl	8000650 <__aeabi_dmul>
 800d482:	a379      	add	r3, pc, #484	; (adr r3, 800d668 <__ieee754_acos+0x2b8>)
 800d484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d488:	4680      	mov	r8, r0
 800d48a:	4689      	mov	r9, r1
 800d48c:	4630      	mov	r0, r6
 800d48e:	4639      	mov	r1, r7
 800d490:	f7f3 f8de 	bl	8000650 <__aeabi_dmul>
 800d494:	a376      	add	r3, pc, #472	; (adr r3, 800d670 <__ieee754_acos+0x2c0>)
 800d496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d49a:	f7f2 ff25 	bl	80002e8 <__aeabi_dsub>
 800d49e:	4632      	mov	r2, r6
 800d4a0:	463b      	mov	r3, r7
 800d4a2:	f7f3 f8d5 	bl	8000650 <__aeabi_dmul>
 800d4a6:	a374      	add	r3, pc, #464	; (adr r3, 800d678 <__ieee754_acos+0x2c8>)
 800d4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ac:	f7f2 ff1e 	bl	80002ec <__adddf3>
 800d4b0:	4632      	mov	r2, r6
 800d4b2:	463b      	mov	r3, r7
 800d4b4:	f7f3 f8cc 	bl	8000650 <__aeabi_dmul>
 800d4b8:	a371      	add	r3, pc, #452	; (adr r3, 800d680 <__ieee754_acos+0x2d0>)
 800d4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4be:	f7f2 ff13 	bl	80002e8 <__aeabi_dsub>
 800d4c2:	4632      	mov	r2, r6
 800d4c4:	463b      	mov	r3, r7
 800d4c6:	f7f3 f8c3 	bl	8000650 <__aeabi_dmul>
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	4b75      	ldr	r3, [pc, #468]	; (800d6a4 <__ieee754_acos+0x2f4>)
 800d4ce:	f7f2 ff0d 	bl	80002ec <__adddf3>
 800d4d2:	4602      	mov	r2, r0
 800d4d4:	460b      	mov	r3, r1
 800d4d6:	4640      	mov	r0, r8
 800d4d8:	4649      	mov	r1, r9
 800d4da:	f7f3 f9e3 	bl	80008a4 <__aeabi_ddiv>
 800d4de:	4622      	mov	r2, r4
 800d4e0:	462b      	mov	r3, r5
 800d4e2:	f7f3 f8b5 	bl	8000650 <__aeabi_dmul>
 800d4e6:	4602      	mov	r2, r0
 800d4e8:	460b      	mov	r3, r1
 800d4ea:	a167      	add	r1, pc, #412	; (adr r1, 800d688 <__ieee754_acos+0x2d8>)
 800d4ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d4f0:	f7f2 fefa 	bl	80002e8 <__aeabi_dsub>
 800d4f4:	4602      	mov	r2, r0
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	4620      	mov	r0, r4
 800d4fa:	4629      	mov	r1, r5
 800d4fc:	f7f2 fef4 	bl	80002e8 <__aeabi_dsub>
 800d500:	4602      	mov	r2, r0
 800d502:	460b      	mov	r3, r1
 800d504:	a162      	add	r1, pc, #392	; (adr r1, 800d690 <__ieee754_acos+0x2e0>)
 800d506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d50a:	f7f2 feed 	bl	80002e8 <__aeabi_dsub>
 800d50e:	e764      	b.n	800d3da <__ieee754_acos+0x2a>
 800d510:	2d00      	cmp	r5, #0
 800d512:	f280 80cb 	bge.w	800d6ac <__ieee754_acos+0x2fc>
 800d516:	ee10 0a10 	vmov	r0, s0
 800d51a:	2200      	movs	r2, #0
 800d51c:	4b61      	ldr	r3, [pc, #388]	; (800d6a4 <__ieee754_acos+0x2f4>)
 800d51e:	4629      	mov	r1, r5
 800d520:	f7f2 fee4 	bl	80002ec <__adddf3>
 800d524:	2200      	movs	r2, #0
 800d526:	4b60      	ldr	r3, [pc, #384]	; (800d6a8 <__ieee754_acos+0x2f8>)
 800d528:	f7f3 f892 	bl	8000650 <__aeabi_dmul>
 800d52c:	a342      	add	r3, pc, #264	; (adr r3, 800d638 <__ieee754_acos+0x288>)
 800d52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d532:	4604      	mov	r4, r0
 800d534:	460d      	mov	r5, r1
 800d536:	f7f3 f88b 	bl	8000650 <__aeabi_dmul>
 800d53a:	a341      	add	r3, pc, #260	; (adr r3, 800d640 <__ieee754_acos+0x290>)
 800d53c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d540:	f7f2 fed4 	bl	80002ec <__adddf3>
 800d544:	4622      	mov	r2, r4
 800d546:	462b      	mov	r3, r5
 800d548:	f7f3 f882 	bl	8000650 <__aeabi_dmul>
 800d54c:	a33e      	add	r3, pc, #248	; (adr r3, 800d648 <__ieee754_acos+0x298>)
 800d54e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d552:	f7f2 fec9 	bl	80002e8 <__aeabi_dsub>
 800d556:	4622      	mov	r2, r4
 800d558:	462b      	mov	r3, r5
 800d55a:	f7f3 f879 	bl	8000650 <__aeabi_dmul>
 800d55e:	a33c      	add	r3, pc, #240	; (adr r3, 800d650 <__ieee754_acos+0x2a0>)
 800d560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d564:	f7f2 fec2 	bl	80002ec <__adddf3>
 800d568:	4622      	mov	r2, r4
 800d56a:	462b      	mov	r3, r5
 800d56c:	f7f3 f870 	bl	8000650 <__aeabi_dmul>
 800d570:	a339      	add	r3, pc, #228	; (adr r3, 800d658 <__ieee754_acos+0x2a8>)
 800d572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d576:	f7f2 feb7 	bl	80002e8 <__aeabi_dsub>
 800d57a:	4622      	mov	r2, r4
 800d57c:	462b      	mov	r3, r5
 800d57e:	f7f3 f867 	bl	8000650 <__aeabi_dmul>
 800d582:	a337      	add	r3, pc, #220	; (adr r3, 800d660 <__ieee754_acos+0x2b0>)
 800d584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d588:	f7f2 feb0 	bl	80002ec <__adddf3>
 800d58c:	4622      	mov	r2, r4
 800d58e:	462b      	mov	r3, r5
 800d590:	f7f3 f85e 	bl	8000650 <__aeabi_dmul>
 800d594:	ec45 4b10 	vmov	d0, r4, r5
 800d598:	4680      	mov	r8, r0
 800d59a:	4689      	mov	r9, r1
 800d59c:	f000 fd62 	bl	800e064 <__ieee754_sqrt>
 800d5a0:	a331      	add	r3, pc, #196	; (adr r3, 800d668 <__ieee754_acos+0x2b8>)
 800d5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	4629      	mov	r1, r5
 800d5aa:	ec57 6b10 	vmov	r6, r7, d0
 800d5ae:	f7f3 f84f 	bl	8000650 <__aeabi_dmul>
 800d5b2:	a32f      	add	r3, pc, #188	; (adr r3, 800d670 <__ieee754_acos+0x2c0>)
 800d5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5b8:	f7f2 fe96 	bl	80002e8 <__aeabi_dsub>
 800d5bc:	4622      	mov	r2, r4
 800d5be:	462b      	mov	r3, r5
 800d5c0:	f7f3 f846 	bl	8000650 <__aeabi_dmul>
 800d5c4:	a32c      	add	r3, pc, #176	; (adr r3, 800d678 <__ieee754_acos+0x2c8>)
 800d5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ca:	f7f2 fe8f 	bl	80002ec <__adddf3>
 800d5ce:	4622      	mov	r2, r4
 800d5d0:	462b      	mov	r3, r5
 800d5d2:	f7f3 f83d 	bl	8000650 <__aeabi_dmul>
 800d5d6:	a32a      	add	r3, pc, #168	; (adr r3, 800d680 <__ieee754_acos+0x2d0>)
 800d5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5dc:	f7f2 fe84 	bl	80002e8 <__aeabi_dsub>
 800d5e0:	4622      	mov	r2, r4
 800d5e2:	462b      	mov	r3, r5
 800d5e4:	f7f3 f834 	bl	8000650 <__aeabi_dmul>
 800d5e8:	2200      	movs	r2, #0
 800d5ea:	4b2e      	ldr	r3, [pc, #184]	; (800d6a4 <__ieee754_acos+0x2f4>)
 800d5ec:	f7f2 fe7e 	bl	80002ec <__adddf3>
 800d5f0:	4602      	mov	r2, r0
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	4640      	mov	r0, r8
 800d5f6:	4649      	mov	r1, r9
 800d5f8:	f7f3 f954 	bl	80008a4 <__aeabi_ddiv>
 800d5fc:	4632      	mov	r2, r6
 800d5fe:	463b      	mov	r3, r7
 800d600:	f7f3 f826 	bl	8000650 <__aeabi_dmul>
 800d604:	a320      	add	r3, pc, #128	; (adr r3, 800d688 <__ieee754_acos+0x2d8>)
 800d606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60a:	f7f2 fe6d 	bl	80002e8 <__aeabi_dsub>
 800d60e:	4632      	mov	r2, r6
 800d610:	463b      	mov	r3, r7
 800d612:	f7f2 fe6b 	bl	80002ec <__adddf3>
 800d616:	4602      	mov	r2, r0
 800d618:	460b      	mov	r3, r1
 800d61a:	f7f2 fe67 	bl	80002ec <__adddf3>
 800d61e:	4602      	mov	r2, r0
 800d620:	460b      	mov	r3, r1
 800d622:	a103      	add	r1, pc, #12	; (adr r1, 800d630 <__ieee754_acos+0x280>)
 800d624:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d628:	e76f      	b.n	800d50a <__ieee754_acos+0x15a>
 800d62a:	bf00      	nop
 800d62c:	f3af 8000 	nop.w
 800d630:	54442d18 	.word	0x54442d18
 800d634:	400921fb 	.word	0x400921fb
 800d638:	0dfdf709 	.word	0x0dfdf709
 800d63c:	3f023de1 	.word	0x3f023de1
 800d640:	7501b288 	.word	0x7501b288
 800d644:	3f49efe0 	.word	0x3f49efe0
 800d648:	b5688f3b 	.word	0xb5688f3b
 800d64c:	3fa48228 	.word	0x3fa48228
 800d650:	0e884455 	.word	0x0e884455
 800d654:	3fc9c155 	.word	0x3fc9c155
 800d658:	03eb6f7d 	.word	0x03eb6f7d
 800d65c:	3fd4d612 	.word	0x3fd4d612
 800d660:	55555555 	.word	0x55555555
 800d664:	3fc55555 	.word	0x3fc55555
 800d668:	b12e9282 	.word	0xb12e9282
 800d66c:	3fb3b8c5 	.word	0x3fb3b8c5
 800d670:	1b8d0159 	.word	0x1b8d0159
 800d674:	3fe6066c 	.word	0x3fe6066c
 800d678:	9c598ac8 	.word	0x9c598ac8
 800d67c:	40002ae5 	.word	0x40002ae5
 800d680:	1c8a2d4b 	.word	0x1c8a2d4b
 800d684:	40033a27 	.word	0x40033a27
 800d688:	33145c07 	.word	0x33145c07
 800d68c:	3c91a626 	.word	0x3c91a626
 800d690:	54442d18 	.word	0x54442d18
 800d694:	3ff921fb 	.word	0x3ff921fb
 800d698:	3fefffff 	.word	0x3fefffff
 800d69c:	3fdfffff 	.word	0x3fdfffff
 800d6a0:	3c600000 	.word	0x3c600000
 800d6a4:	3ff00000 	.word	0x3ff00000
 800d6a8:	3fe00000 	.word	0x3fe00000
 800d6ac:	ee10 2a10 	vmov	r2, s0
 800d6b0:	462b      	mov	r3, r5
 800d6b2:	2000      	movs	r0, #0
 800d6b4:	496a      	ldr	r1, [pc, #424]	; (800d860 <__ieee754_acos+0x4b0>)
 800d6b6:	f7f2 fe17 	bl	80002e8 <__aeabi_dsub>
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	4b69      	ldr	r3, [pc, #420]	; (800d864 <__ieee754_acos+0x4b4>)
 800d6be:	f7f2 ffc7 	bl	8000650 <__aeabi_dmul>
 800d6c2:	4604      	mov	r4, r0
 800d6c4:	460d      	mov	r5, r1
 800d6c6:	ec45 4b10 	vmov	d0, r4, r5
 800d6ca:	f000 fccb 	bl	800e064 <__ieee754_sqrt>
 800d6ce:	a34e      	add	r3, pc, #312	; (adr r3, 800d808 <__ieee754_acos+0x458>)
 800d6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d4:	4620      	mov	r0, r4
 800d6d6:	4629      	mov	r1, r5
 800d6d8:	ec59 8b10 	vmov	r8, r9, d0
 800d6dc:	f7f2 ffb8 	bl	8000650 <__aeabi_dmul>
 800d6e0:	a34b      	add	r3, pc, #300	; (adr r3, 800d810 <__ieee754_acos+0x460>)
 800d6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e6:	f7f2 fe01 	bl	80002ec <__adddf3>
 800d6ea:	4622      	mov	r2, r4
 800d6ec:	462b      	mov	r3, r5
 800d6ee:	f7f2 ffaf 	bl	8000650 <__aeabi_dmul>
 800d6f2:	a349      	add	r3, pc, #292	; (adr r3, 800d818 <__ieee754_acos+0x468>)
 800d6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f8:	f7f2 fdf6 	bl	80002e8 <__aeabi_dsub>
 800d6fc:	4622      	mov	r2, r4
 800d6fe:	462b      	mov	r3, r5
 800d700:	f7f2 ffa6 	bl	8000650 <__aeabi_dmul>
 800d704:	a346      	add	r3, pc, #280	; (adr r3, 800d820 <__ieee754_acos+0x470>)
 800d706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d70a:	f7f2 fdef 	bl	80002ec <__adddf3>
 800d70e:	4622      	mov	r2, r4
 800d710:	462b      	mov	r3, r5
 800d712:	f7f2 ff9d 	bl	8000650 <__aeabi_dmul>
 800d716:	a344      	add	r3, pc, #272	; (adr r3, 800d828 <__ieee754_acos+0x478>)
 800d718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d71c:	f7f2 fde4 	bl	80002e8 <__aeabi_dsub>
 800d720:	4622      	mov	r2, r4
 800d722:	462b      	mov	r3, r5
 800d724:	f7f2 ff94 	bl	8000650 <__aeabi_dmul>
 800d728:	a341      	add	r3, pc, #260	; (adr r3, 800d830 <__ieee754_acos+0x480>)
 800d72a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d72e:	f7f2 fddd 	bl	80002ec <__adddf3>
 800d732:	4622      	mov	r2, r4
 800d734:	462b      	mov	r3, r5
 800d736:	f7f2 ff8b 	bl	8000650 <__aeabi_dmul>
 800d73a:	a33f      	add	r3, pc, #252	; (adr r3, 800d838 <__ieee754_acos+0x488>)
 800d73c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d740:	4682      	mov	sl, r0
 800d742:	468b      	mov	fp, r1
 800d744:	4620      	mov	r0, r4
 800d746:	4629      	mov	r1, r5
 800d748:	f7f2 ff82 	bl	8000650 <__aeabi_dmul>
 800d74c:	a33c      	add	r3, pc, #240	; (adr r3, 800d840 <__ieee754_acos+0x490>)
 800d74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d752:	f7f2 fdc9 	bl	80002e8 <__aeabi_dsub>
 800d756:	4622      	mov	r2, r4
 800d758:	462b      	mov	r3, r5
 800d75a:	f7f2 ff79 	bl	8000650 <__aeabi_dmul>
 800d75e:	a33a      	add	r3, pc, #232	; (adr r3, 800d848 <__ieee754_acos+0x498>)
 800d760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d764:	f7f2 fdc2 	bl	80002ec <__adddf3>
 800d768:	4622      	mov	r2, r4
 800d76a:	462b      	mov	r3, r5
 800d76c:	f7f2 ff70 	bl	8000650 <__aeabi_dmul>
 800d770:	a337      	add	r3, pc, #220	; (adr r3, 800d850 <__ieee754_acos+0x4a0>)
 800d772:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d776:	f7f2 fdb7 	bl	80002e8 <__aeabi_dsub>
 800d77a:	4622      	mov	r2, r4
 800d77c:	462b      	mov	r3, r5
 800d77e:	f7f2 ff67 	bl	8000650 <__aeabi_dmul>
 800d782:	2200      	movs	r2, #0
 800d784:	4b36      	ldr	r3, [pc, #216]	; (800d860 <__ieee754_acos+0x4b0>)
 800d786:	f7f2 fdb1 	bl	80002ec <__adddf3>
 800d78a:	4602      	mov	r2, r0
 800d78c:	460b      	mov	r3, r1
 800d78e:	4650      	mov	r0, sl
 800d790:	4659      	mov	r1, fp
 800d792:	f7f3 f887 	bl	80008a4 <__aeabi_ddiv>
 800d796:	4642      	mov	r2, r8
 800d798:	464b      	mov	r3, r9
 800d79a:	f7f2 ff59 	bl	8000650 <__aeabi_dmul>
 800d79e:	2600      	movs	r6, #0
 800d7a0:	4682      	mov	sl, r0
 800d7a2:	468b      	mov	fp, r1
 800d7a4:	4632      	mov	r2, r6
 800d7a6:	464b      	mov	r3, r9
 800d7a8:	4630      	mov	r0, r6
 800d7aa:	4649      	mov	r1, r9
 800d7ac:	f7f2 ff50 	bl	8000650 <__aeabi_dmul>
 800d7b0:	4602      	mov	r2, r0
 800d7b2:	460b      	mov	r3, r1
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	4629      	mov	r1, r5
 800d7b8:	f7f2 fd96 	bl	80002e8 <__aeabi_dsub>
 800d7bc:	4632      	mov	r2, r6
 800d7be:	4604      	mov	r4, r0
 800d7c0:	460d      	mov	r5, r1
 800d7c2:	464b      	mov	r3, r9
 800d7c4:	4640      	mov	r0, r8
 800d7c6:	4649      	mov	r1, r9
 800d7c8:	f7f2 fd90 	bl	80002ec <__adddf3>
 800d7cc:	4602      	mov	r2, r0
 800d7ce:	460b      	mov	r3, r1
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	4629      	mov	r1, r5
 800d7d4:	f7f3 f866 	bl	80008a4 <__aeabi_ddiv>
 800d7d8:	4602      	mov	r2, r0
 800d7da:	460b      	mov	r3, r1
 800d7dc:	4650      	mov	r0, sl
 800d7de:	4659      	mov	r1, fp
 800d7e0:	f7f2 fd84 	bl	80002ec <__adddf3>
 800d7e4:	4632      	mov	r2, r6
 800d7e6:	464b      	mov	r3, r9
 800d7e8:	f7f2 fd80 	bl	80002ec <__adddf3>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	460b      	mov	r3, r1
 800d7f0:	f7f2 fd7c 	bl	80002ec <__adddf3>
 800d7f4:	e5f1      	b.n	800d3da <__ieee754_acos+0x2a>
 800d7f6:	2000      	movs	r0, #0
 800d7f8:	2100      	movs	r1, #0
 800d7fa:	e5ee      	b.n	800d3da <__ieee754_acos+0x2a>
 800d7fc:	a116      	add	r1, pc, #88	; (adr r1, 800d858 <__ieee754_acos+0x4a8>)
 800d7fe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d802:	e5ea      	b.n	800d3da <__ieee754_acos+0x2a>
 800d804:	f3af 8000 	nop.w
 800d808:	0dfdf709 	.word	0x0dfdf709
 800d80c:	3f023de1 	.word	0x3f023de1
 800d810:	7501b288 	.word	0x7501b288
 800d814:	3f49efe0 	.word	0x3f49efe0
 800d818:	b5688f3b 	.word	0xb5688f3b
 800d81c:	3fa48228 	.word	0x3fa48228
 800d820:	0e884455 	.word	0x0e884455
 800d824:	3fc9c155 	.word	0x3fc9c155
 800d828:	03eb6f7d 	.word	0x03eb6f7d
 800d82c:	3fd4d612 	.word	0x3fd4d612
 800d830:	55555555 	.word	0x55555555
 800d834:	3fc55555 	.word	0x3fc55555
 800d838:	b12e9282 	.word	0xb12e9282
 800d83c:	3fb3b8c5 	.word	0x3fb3b8c5
 800d840:	1b8d0159 	.word	0x1b8d0159
 800d844:	3fe6066c 	.word	0x3fe6066c
 800d848:	9c598ac8 	.word	0x9c598ac8
 800d84c:	40002ae5 	.word	0x40002ae5
 800d850:	1c8a2d4b 	.word	0x1c8a2d4b
 800d854:	40033a27 	.word	0x40033a27
 800d858:	54442d18 	.word	0x54442d18
 800d85c:	3ff921fb 	.word	0x3ff921fb
 800d860:	3ff00000 	.word	0x3ff00000
 800d864:	3fe00000 	.word	0x3fe00000

0800d868 <__ieee754_asin>:
 800d868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d86c:	ec55 4b10 	vmov	r4, r5, d0
 800d870:	4bcb      	ldr	r3, [pc, #812]	; (800dba0 <__ieee754_asin+0x338>)
 800d872:	b085      	sub	sp, #20
 800d874:	f025 4b00 	bic.w	fp, r5, #2147483648	; 0x80000000
 800d878:	459b      	cmp	fp, r3
 800d87a:	9501      	str	r5, [sp, #4]
 800d87c:	dd32      	ble.n	800d8e4 <__ieee754_asin+0x7c>
 800d87e:	ee10 3a10 	vmov	r3, s0
 800d882:	f10b 4b40 	add.w	fp, fp, #3221225472	; 0xc0000000
 800d886:	f50b 1b80 	add.w	fp, fp, #1048576	; 0x100000
 800d88a:	ea5b 0303 	orrs.w	r3, fp, r3
 800d88e:	d117      	bne.n	800d8c0 <__ieee754_asin+0x58>
 800d890:	a3a9      	add	r3, pc, #676	; (adr r3, 800db38 <__ieee754_asin+0x2d0>)
 800d892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d896:	ee10 0a10 	vmov	r0, s0
 800d89a:	4629      	mov	r1, r5
 800d89c:	f7f2 fed8 	bl	8000650 <__aeabi_dmul>
 800d8a0:	a3a7      	add	r3, pc, #668	; (adr r3, 800db40 <__ieee754_asin+0x2d8>)
 800d8a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8a6:	4606      	mov	r6, r0
 800d8a8:	460f      	mov	r7, r1
 800d8aa:	4620      	mov	r0, r4
 800d8ac:	4629      	mov	r1, r5
 800d8ae:	f7f2 fecf 	bl	8000650 <__aeabi_dmul>
 800d8b2:	4602      	mov	r2, r0
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	4639      	mov	r1, r7
 800d8ba:	f7f2 fd17 	bl	80002ec <__adddf3>
 800d8be:	e00a      	b.n	800d8d6 <__ieee754_asin+0x6e>
 800d8c0:	ee10 2a10 	vmov	r2, s0
 800d8c4:	462b      	mov	r3, r5
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	f7f2 fd0d 	bl	80002e8 <__aeabi_dsub>
 800d8ce:	4602      	mov	r2, r0
 800d8d0:	460b      	mov	r3, r1
 800d8d2:	f7f2 ffe7 	bl	80008a4 <__aeabi_ddiv>
 800d8d6:	4604      	mov	r4, r0
 800d8d8:	460d      	mov	r5, r1
 800d8da:	ec45 4b10 	vmov	d0, r4, r5
 800d8de:	b005      	add	sp, #20
 800d8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8e4:	4baf      	ldr	r3, [pc, #700]	; (800dba4 <__ieee754_asin+0x33c>)
 800d8e6:	459b      	cmp	fp, r3
 800d8e8:	dc11      	bgt.n	800d90e <__ieee754_asin+0xa6>
 800d8ea:	f1bb 5f79 	cmp.w	fp, #1044381696	; 0x3e400000
 800d8ee:	f280 80b0 	bge.w	800da52 <__ieee754_asin+0x1ea>
 800d8f2:	a395      	add	r3, pc, #596	; (adr r3, 800db48 <__ieee754_asin+0x2e0>)
 800d8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d8f8:	ee10 0a10 	vmov	r0, s0
 800d8fc:	4629      	mov	r1, r5
 800d8fe:	f7f2 fcf5 	bl	80002ec <__adddf3>
 800d902:	2200      	movs	r2, #0
 800d904:	4ba8      	ldr	r3, [pc, #672]	; (800dba8 <__ieee754_asin+0x340>)
 800d906:	f7f3 f933 	bl	8000b70 <__aeabi_dcmpgt>
 800d90a:	2800      	cmp	r0, #0
 800d90c:	d1e5      	bne.n	800d8da <__ieee754_asin+0x72>
 800d90e:	ec45 4b10 	vmov	d0, r4, r5
 800d912:	f7ff fad5 	bl	800cec0 <fabs>
 800d916:	2000      	movs	r0, #0
 800d918:	ec53 2b10 	vmov	r2, r3, d0
 800d91c:	49a2      	ldr	r1, [pc, #648]	; (800dba8 <__ieee754_asin+0x340>)
 800d91e:	f7f2 fce3 	bl	80002e8 <__aeabi_dsub>
 800d922:	2200      	movs	r2, #0
 800d924:	4ba1      	ldr	r3, [pc, #644]	; (800dbac <__ieee754_asin+0x344>)
 800d926:	f7f2 fe93 	bl	8000650 <__aeabi_dmul>
 800d92a:	a389      	add	r3, pc, #548	; (adr r3, 800db50 <__ieee754_asin+0x2e8>)
 800d92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d930:	4604      	mov	r4, r0
 800d932:	460d      	mov	r5, r1
 800d934:	f7f2 fe8c 	bl	8000650 <__aeabi_dmul>
 800d938:	a387      	add	r3, pc, #540	; (adr r3, 800db58 <__ieee754_asin+0x2f0>)
 800d93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d93e:	f7f2 fcd5 	bl	80002ec <__adddf3>
 800d942:	4622      	mov	r2, r4
 800d944:	462b      	mov	r3, r5
 800d946:	f7f2 fe83 	bl	8000650 <__aeabi_dmul>
 800d94a:	a385      	add	r3, pc, #532	; (adr r3, 800db60 <__ieee754_asin+0x2f8>)
 800d94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d950:	f7f2 fcca 	bl	80002e8 <__aeabi_dsub>
 800d954:	4622      	mov	r2, r4
 800d956:	462b      	mov	r3, r5
 800d958:	f7f2 fe7a 	bl	8000650 <__aeabi_dmul>
 800d95c:	a382      	add	r3, pc, #520	; (adr r3, 800db68 <__ieee754_asin+0x300>)
 800d95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d962:	f7f2 fcc3 	bl	80002ec <__adddf3>
 800d966:	4622      	mov	r2, r4
 800d968:	462b      	mov	r3, r5
 800d96a:	f7f2 fe71 	bl	8000650 <__aeabi_dmul>
 800d96e:	a380      	add	r3, pc, #512	; (adr r3, 800db70 <__ieee754_asin+0x308>)
 800d970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d974:	f7f2 fcb8 	bl	80002e8 <__aeabi_dsub>
 800d978:	4622      	mov	r2, r4
 800d97a:	462b      	mov	r3, r5
 800d97c:	f7f2 fe68 	bl	8000650 <__aeabi_dmul>
 800d980:	a37d      	add	r3, pc, #500	; (adr r3, 800db78 <__ieee754_asin+0x310>)
 800d982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d986:	f7f2 fcb1 	bl	80002ec <__adddf3>
 800d98a:	4622      	mov	r2, r4
 800d98c:	462b      	mov	r3, r5
 800d98e:	f7f2 fe5f 	bl	8000650 <__aeabi_dmul>
 800d992:	a37b      	add	r3, pc, #492	; (adr r3, 800db80 <__ieee754_asin+0x318>)
 800d994:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d998:	4680      	mov	r8, r0
 800d99a:	4689      	mov	r9, r1
 800d99c:	4620      	mov	r0, r4
 800d99e:	4629      	mov	r1, r5
 800d9a0:	f7f2 fe56 	bl	8000650 <__aeabi_dmul>
 800d9a4:	a378      	add	r3, pc, #480	; (adr r3, 800db88 <__ieee754_asin+0x320>)
 800d9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9aa:	f7f2 fc9d 	bl	80002e8 <__aeabi_dsub>
 800d9ae:	4622      	mov	r2, r4
 800d9b0:	462b      	mov	r3, r5
 800d9b2:	f7f2 fe4d 	bl	8000650 <__aeabi_dmul>
 800d9b6:	a376      	add	r3, pc, #472	; (adr r3, 800db90 <__ieee754_asin+0x328>)
 800d9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9bc:	f7f2 fc96 	bl	80002ec <__adddf3>
 800d9c0:	4622      	mov	r2, r4
 800d9c2:	462b      	mov	r3, r5
 800d9c4:	f7f2 fe44 	bl	8000650 <__aeabi_dmul>
 800d9c8:	a373      	add	r3, pc, #460	; (adr r3, 800db98 <__ieee754_asin+0x330>)
 800d9ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ce:	f7f2 fc8b 	bl	80002e8 <__aeabi_dsub>
 800d9d2:	4622      	mov	r2, r4
 800d9d4:	462b      	mov	r3, r5
 800d9d6:	f7f2 fe3b 	bl	8000650 <__aeabi_dmul>
 800d9da:	2200      	movs	r2, #0
 800d9dc:	4b72      	ldr	r3, [pc, #456]	; (800dba8 <__ieee754_asin+0x340>)
 800d9de:	f7f2 fc85 	bl	80002ec <__adddf3>
 800d9e2:	ec45 4b10 	vmov	d0, r4, r5
 800d9e6:	460b      	mov	r3, r1
 800d9e8:	4602      	mov	r2, r0
 800d9ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d9ee:	f000 fb39 	bl	800e064 <__ieee754_sqrt>
 800d9f2:	496f      	ldr	r1, [pc, #444]	; (800dbb0 <__ieee754_asin+0x348>)
 800d9f4:	458b      	cmp	fp, r1
 800d9f6:	ec57 6b10 	vmov	r6, r7, d0
 800d9fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d9fe:	f340 80d9 	ble.w	800dbb4 <__ieee754_asin+0x34c>
 800da02:	4640      	mov	r0, r8
 800da04:	4649      	mov	r1, r9
 800da06:	f7f2 ff4d 	bl	80008a4 <__aeabi_ddiv>
 800da0a:	4632      	mov	r2, r6
 800da0c:	463b      	mov	r3, r7
 800da0e:	f7f2 fe1f 	bl	8000650 <__aeabi_dmul>
 800da12:	4632      	mov	r2, r6
 800da14:	463b      	mov	r3, r7
 800da16:	f7f2 fc69 	bl	80002ec <__adddf3>
 800da1a:	4602      	mov	r2, r0
 800da1c:	460b      	mov	r3, r1
 800da1e:	f7f2 fc65 	bl	80002ec <__adddf3>
 800da22:	a347      	add	r3, pc, #284	; (adr r3, 800db40 <__ieee754_asin+0x2d8>)
 800da24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da28:	f7f2 fc5e 	bl	80002e8 <__aeabi_dsub>
 800da2c:	4602      	mov	r2, r0
 800da2e:	460b      	mov	r3, r1
 800da30:	a141      	add	r1, pc, #260	; (adr r1, 800db38 <__ieee754_asin+0x2d0>)
 800da32:	e9d1 0100 	ldrd	r0, r1, [r1]
 800da36:	f7f2 fc57 	bl	80002e8 <__aeabi_dsub>
 800da3a:	9b01      	ldr	r3, [sp, #4]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	bfdc      	itt	le
 800da40:	4602      	movle	r2, r0
 800da42:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800da46:	4604      	mov	r4, r0
 800da48:	460d      	mov	r5, r1
 800da4a:	bfdc      	itt	le
 800da4c:	4614      	movle	r4, r2
 800da4e:	461d      	movle	r5, r3
 800da50:	e743      	b.n	800d8da <__ieee754_asin+0x72>
 800da52:	ee10 2a10 	vmov	r2, s0
 800da56:	ee10 0a10 	vmov	r0, s0
 800da5a:	462b      	mov	r3, r5
 800da5c:	4629      	mov	r1, r5
 800da5e:	f7f2 fdf7 	bl	8000650 <__aeabi_dmul>
 800da62:	a33b      	add	r3, pc, #236	; (adr r3, 800db50 <__ieee754_asin+0x2e8>)
 800da64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da68:	4606      	mov	r6, r0
 800da6a:	460f      	mov	r7, r1
 800da6c:	f7f2 fdf0 	bl	8000650 <__aeabi_dmul>
 800da70:	a339      	add	r3, pc, #228	; (adr r3, 800db58 <__ieee754_asin+0x2f0>)
 800da72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da76:	f7f2 fc39 	bl	80002ec <__adddf3>
 800da7a:	4632      	mov	r2, r6
 800da7c:	463b      	mov	r3, r7
 800da7e:	f7f2 fde7 	bl	8000650 <__aeabi_dmul>
 800da82:	a337      	add	r3, pc, #220	; (adr r3, 800db60 <__ieee754_asin+0x2f8>)
 800da84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da88:	f7f2 fc2e 	bl	80002e8 <__aeabi_dsub>
 800da8c:	4632      	mov	r2, r6
 800da8e:	463b      	mov	r3, r7
 800da90:	f7f2 fdde 	bl	8000650 <__aeabi_dmul>
 800da94:	a334      	add	r3, pc, #208	; (adr r3, 800db68 <__ieee754_asin+0x300>)
 800da96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da9a:	f7f2 fc27 	bl	80002ec <__adddf3>
 800da9e:	4632      	mov	r2, r6
 800daa0:	463b      	mov	r3, r7
 800daa2:	f7f2 fdd5 	bl	8000650 <__aeabi_dmul>
 800daa6:	a332      	add	r3, pc, #200	; (adr r3, 800db70 <__ieee754_asin+0x308>)
 800daa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daac:	f7f2 fc1c 	bl	80002e8 <__aeabi_dsub>
 800dab0:	4632      	mov	r2, r6
 800dab2:	463b      	mov	r3, r7
 800dab4:	f7f2 fdcc 	bl	8000650 <__aeabi_dmul>
 800dab8:	a32f      	add	r3, pc, #188	; (adr r3, 800db78 <__ieee754_asin+0x310>)
 800daba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dabe:	f7f2 fc15 	bl	80002ec <__adddf3>
 800dac2:	4632      	mov	r2, r6
 800dac4:	463b      	mov	r3, r7
 800dac6:	f7f2 fdc3 	bl	8000650 <__aeabi_dmul>
 800daca:	a32d      	add	r3, pc, #180	; (adr r3, 800db80 <__ieee754_asin+0x318>)
 800dacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dad0:	4680      	mov	r8, r0
 800dad2:	4689      	mov	r9, r1
 800dad4:	4630      	mov	r0, r6
 800dad6:	4639      	mov	r1, r7
 800dad8:	f7f2 fdba 	bl	8000650 <__aeabi_dmul>
 800dadc:	a32a      	add	r3, pc, #168	; (adr r3, 800db88 <__ieee754_asin+0x320>)
 800dade:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dae2:	f7f2 fc01 	bl	80002e8 <__aeabi_dsub>
 800dae6:	4632      	mov	r2, r6
 800dae8:	463b      	mov	r3, r7
 800daea:	f7f2 fdb1 	bl	8000650 <__aeabi_dmul>
 800daee:	a328      	add	r3, pc, #160	; (adr r3, 800db90 <__ieee754_asin+0x328>)
 800daf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daf4:	f7f2 fbfa 	bl	80002ec <__adddf3>
 800daf8:	4632      	mov	r2, r6
 800dafa:	463b      	mov	r3, r7
 800dafc:	f7f2 fda8 	bl	8000650 <__aeabi_dmul>
 800db00:	a325      	add	r3, pc, #148	; (adr r3, 800db98 <__ieee754_asin+0x330>)
 800db02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db06:	f7f2 fbef 	bl	80002e8 <__aeabi_dsub>
 800db0a:	4632      	mov	r2, r6
 800db0c:	463b      	mov	r3, r7
 800db0e:	f7f2 fd9f 	bl	8000650 <__aeabi_dmul>
 800db12:	2200      	movs	r2, #0
 800db14:	4b24      	ldr	r3, [pc, #144]	; (800dba8 <__ieee754_asin+0x340>)
 800db16:	f7f2 fbe9 	bl	80002ec <__adddf3>
 800db1a:	4602      	mov	r2, r0
 800db1c:	460b      	mov	r3, r1
 800db1e:	4640      	mov	r0, r8
 800db20:	4649      	mov	r1, r9
 800db22:	f7f2 febf 	bl	80008a4 <__aeabi_ddiv>
 800db26:	4622      	mov	r2, r4
 800db28:	462b      	mov	r3, r5
 800db2a:	f7f2 fd91 	bl	8000650 <__aeabi_dmul>
 800db2e:	4602      	mov	r2, r0
 800db30:	460b      	mov	r3, r1
 800db32:	4620      	mov	r0, r4
 800db34:	4629      	mov	r1, r5
 800db36:	e6c0      	b.n	800d8ba <__ieee754_asin+0x52>
 800db38:	54442d18 	.word	0x54442d18
 800db3c:	3ff921fb 	.word	0x3ff921fb
 800db40:	33145c07 	.word	0x33145c07
 800db44:	3c91a626 	.word	0x3c91a626
 800db48:	8800759c 	.word	0x8800759c
 800db4c:	7e37e43c 	.word	0x7e37e43c
 800db50:	0dfdf709 	.word	0x0dfdf709
 800db54:	3f023de1 	.word	0x3f023de1
 800db58:	7501b288 	.word	0x7501b288
 800db5c:	3f49efe0 	.word	0x3f49efe0
 800db60:	b5688f3b 	.word	0xb5688f3b
 800db64:	3fa48228 	.word	0x3fa48228
 800db68:	0e884455 	.word	0x0e884455
 800db6c:	3fc9c155 	.word	0x3fc9c155
 800db70:	03eb6f7d 	.word	0x03eb6f7d
 800db74:	3fd4d612 	.word	0x3fd4d612
 800db78:	55555555 	.word	0x55555555
 800db7c:	3fc55555 	.word	0x3fc55555
 800db80:	b12e9282 	.word	0xb12e9282
 800db84:	3fb3b8c5 	.word	0x3fb3b8c5
 800db88:	1b8d0159 	.word	0x1b8d0159
 800db8c:	3fe6066c 	.word	0x3fe6066c
 800db90:	9c598ac8 	.word	0x9c598ac8
 800db94:	40002ae5 	.word	0x40002ae5
 800db98:	1c8a2d4b 	.word	0x1c8a2d4b
 800db9c:	40033a27 	.word	0x40033a27
 800dba0:	3fefffff 	.word	0x3fefffff
 800dba4:	3fdfffff 	.word	0x3fdfffff
 800dba8:	3ff00000 	.word	0x3ff00000
 800dbac:	3fe00000 	.word	0x3fe00000
 800dbb0:	3fef3332 	.word	0x3fef3332
 800dbb4:	4640      	mov	r0, r8
 800dbb6:	4649      	mov	r1, r9
 800dbb8:	f7f2 fe74 	bl	80008a4 <__aeabi_ddiv>
 800dbbc:	4632      	mov	r2, r6
 800dbbe:	4680      	mov	r8, r0
 800dbc0:	4689      	mov	r9, r1
 800dbc2:	463b      	mov	r3, r7
 800dbc4:	4630      	mov	r0, r6
 800dbc6:	4639      	mov	r1, r7
 800dbc8:	f7f2 fb90 	bl	80002ec <__adddf3>
 800dbcc:	4602      	mov	r2, r0
 800dbce:	460b      	mov	r3, r1
 800dbd0:	4640      	mov	r0, r8
 800dbd2:	4649      	mov	r1, r9
 800dbd4:	f7f2 fd3c 	bl	8000650 <__aeabi_dmul>
 800dbd8:	f04f 0a00 	mov.w	sl, #0
 800dbdc:	4680      	mov	r8, r0
 800dbde:	4689      	mov	r9, r1
 800dbe0:	4652      	mov	r2, sl
 800dbe2:	463b      	mov	r3, r7
 800dbe4:	4650      	mov	r0, sl
 800dbe6:	4639      	mov	r1, r7
 800dbe8:	f7f2 fd32 	bl	8000650 <__aeabi_dmul>
 800dbec:	4602      	mov	r2, r0
 800dbee:	460b      	mov	r3, r1
 800dbf0:	4620      	mov	r0, r4
 800dbf2:	4629      	mov	r1, r5
 800dbf4:	f7f2 fb78 	bl	80002e8 <__aeabi_dsub>
 800dbf8:	4652      	mov	r2, sl
 800dbfa:	4604      	mov	r4, r0
 800dbfc:	460d      	mov	r5, r1
 800dbfe:	463b      	mov	r3, r7
 800dc00:	4630      	mov	r0, r6
 800dc02:	4639      	mov	r1, r7
 800dc04:	f7f2 fb72 	bl	80002ec <__adddf3>
 800dc08:	4602      	mov	r2, r0
 800dc0a:	460b      	mov	r3, r1
 800dc0c:	4620      	mov	r0, r4
 800dc0e:	4629      	mov	r1, r5
 800dc10:	f7f2 fe48 	bl	80008a4 <__aeabi_ddiv>
 800dc14:	4602      	mov	r2, r0
 800dc16:	460b      	mov	r3, r1
 800dc18:	f7f2 fb68 	bl	80002ec <__adddf3>
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	460b      	mov	r3, r1
 800dc20:	a113      	add	r1, pc, #76	; (adr r1, 800dc70 <__ieee754_asin+0x408>)
 800dc22:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc26:	f7f2 fb5f 	bl	80002e8 <__aeabi_dsub>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	460b      	mov	r3, r1
 800dc2e:	4640      	mov	r0, r8
 800dc30:	4649      	mov	r1, r9
 800dc32:	f7f2 fb59 	bl	80002e8 <__aeabi_dsub>
 800dc36:	4652      	mov	r2, sl
 800dc38:	4604      	mov	r4, r0
 800dc3a:	460d      	mov	r5, r1
 800dc3c:	463b      	mov	r3, r7
 800dc3e:	4650      	mov	r0, sl
 800dc40:	4639      	mov	r1, r7
 800dc42:	f7f2 fb53 	bl	80002ec <__adddf3>
 800dc46:	4602      	mov	r2, r0
 800dc48:	460b      	mov	r3, r1
 800dc4a:	a10b      	add	r1, pc, #44	; (adr r1, 800dc78 <__ieee754_asin+0x410>)
 800dc4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc50:	f7f2 fb4a 	bl	80002e8 <__aeabi_dsub>
 800dc54:	4602      	mov	r2, r0
 800dc56:	460b      	mov	r3, r1
 800dc58:	4620      	mov	r0, r4
 800dc5a:	4629      	mov	r1, r5
 800dc5c:	f7f2 fb44 	bl	80002e8 <__aeabi_dsub>
 800dc60:	4602      	mov	r2, r0
 800dc62:	460b      	mov	r3, r1
 800dc64:	a104      	add	r1, pc, #16	; (adr r1, 800dc78 <__ieee754_asin+0x410>)
 800dc66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc6a:	e6e4      	b.n	800da36 <__ieee754_asin+0x1ce>
 800dc6c:	f3af 8000 	nop.w
 800dc70:	33145c07 	.word	0x33145c07
 800dc74:	3c91a626 	.word	0x3c91a626
 800dc78:	54442d18 	.word	0x54442d18
 800dc7c:	3fe921fb 	.word	0x3fe921fb

0800dc80 <__ieee754_rem_pio2>:
 800dc80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc84:	ec57 6b10 	vmov	r6, r7, d0
 800dc88:	4bc3      	ldr	r3, [pc, #780]	; (800df98 <__ieee754_rem_pio2+0x318>)
 800dc8a:	b08d      	sub	sp, #52	; 0x34
 800dc8c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800dc90:	4598      	cmp	r8, r3
 800dc92:	4604      	mov	r4, r0
 800dc94:	9704      	str	r7, [sp, #16]
 800dc96:	dc07      	bgt.n	800dca8 <__ieee754_rem_pio2+0x28>
 800dc98:	2200      	movs	r2, #0
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	ed84 0b00 	vstr	d0, [r4]
 800dca0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800dca4:	2500      	movs	r5, #0
 800dca6:	e027      	b.n	800dcf8 <__ieee754_rem_pio2+0x78>
 800dca8:	4bbc      	ldr	r3, [pc, #752]	; (800df9c <__ieee754_rem_pio2+0x31c>)
 800dcaa:	4598      	cmp	r8, r3
 800dcac:	dc75      	bgt.n	800dd9a <__ieee754_rem_pio2+0x11a>
 800dcae:	9b04      	ldr	r3, [sp, #16]
 800dcb0:	4dbb      	ldr	r5, [pc, #748]	; (800dfa0 <__ieee754_rem_pio2+0x320>)
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	ee10 0a10 	vmov	r0, s0
 800dcb8:	a3a9      	add	r3, pc, #676	; (adr r3, 800df60 <__ieee754_rem_pio2+0x2e0>)
 800dcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcbe:	4639      	mov	r1, r7
 800dcc0:	dd36      	ble.n	800dd30 <__ieee754_rem_pio2+0xb0>
 800dcc2:	f7f2 fb11 	bl	80002e8 <__aeabi_dsub>
 800dcc6:	45a8      	cmp	r8, r5
 800dcc8:	4606      	mov	r6, r0
 800dcca:	460f      	mov	r7, r1
 800dccc:	d018      	beq.n	800dd00 <__ieee754_rem_pio2+0x80>
 800dcce:	a3a6      	add	r3, pc, #664	; (adr r3, 800df68 <__ieee754_rem_pio2+0x2e8>)
 800dcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcd4:	f7f2 fb08 	bl	80002e8 <__aeabi_dsub>
 800dcd8:	4602      	mov	r2, r0
 800dcda:	460b      	mov	r3, r1
 800dcdc:	e9c4 2300 	strd	r2, r3, [r4]
 800dce0:	4630      	mov	r0, r6
 800dce2:	4639      	mov	r1, r7
 800dce4:	f7f2 fb00 	bl	80002e8 <__aeabi_dsub>
 800dce8:	a39f      	add	r3, pc, #636	; (adr r3, 800df68 <__ieee754_rem_pio2+0x2e8>)
 800dcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcee:	f7f2 fafb 	bl	80002e8 <__aeabi_dsub>
 800dcf2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dcf6:	2501      	movs	r5, #1
 800dcf8:	4628      	mov	r0, r5
 800dcfa:	b00d      	add	sp, #52	; 0x34
 800dcfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd00:	a39b      	add	r3, pc, #620	; (adr r3, 800df70 <__ieee754_rem_pio2+0x2f0>)
 800dd02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd06:	f7f2 faef 	bl	80002e8 <__aeabi_dsub>
 800dd0a:	a39b      	add	r3, pc, #620	; (adr r3, 800df78 <__ieee754_rem_pio2+0x2f8>)
 800dd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd10:	4606      	mov	r6, r0
 800dd12:	460f      	mov	r7, r1
 800dd14:	f7f2 fae8 	bl	80002e8 <__aeabi_dsub>
 800dd18:	4602      	mov	r2, r0
 800dd1a:	460b      	mov	r3, r1
 800dd1c:	e9c4 2300 	strd	r2, r3, [r4]
 800dd20:	4630      	mov	r0, r6
 800dd22:	4639      	mov	r1, r7
 800dd24:	f7f2 fae0 	bl	80002e8 <__aeabi_dsub>
 800dd28:	a393      	add	r3, pc, #588	; (adr r3, 800df78 <__ieee754_rem_pio2+0x2f8>)
 800dd2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd2e:	e7de      	b.n	800dcee <__ieee754_rem_pio2+0x6e>
 800dd30:	f7f2 fadc 	bl	80002ec <__adddf3>
 800dd34:	45a8      	cmp	r8, r5
 800dd36:	4606      	mov	r6, r0
 800dd38:	460f      	mov	r7, r1
 800dd3a:	d016      	beq.n	800dd6a <__ieee754_rem_pio2+0xea>
 800dd3c:	a38a      	add	r3, pc, #552	; (adr r3, 800df68 <__ieee754_rem_pio2+0x2e8>)
 800dd3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd42:	f7f2 fad3 	bl	80002ec <__adddf3>
 800dd46:	4602      	mov	r2, r0
 800dd48:	460b      	mov	r3, r1
 800dd4a:	e9c4 2300 	strd	r2, r3, [r4]
 800dd4e:	4630      	mov	r0, r6
 800dd50:	4639      	mov	r1, r7
 800dd52:	f7f2 fac9 	bl	80002e8 <__aeabi_dsub>
 800dd56:	a384      	add	r3, pc, #528	; (adr r3, 800df68 <__ieee754_rem_pio2+0x2e8>)
 800dd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5c:	f7f2 fac6 	bl	80002ec <__adddf3>
 800dd60:	f04f 35ff 	mov.w	r5, #4294967295
 800dd64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800dd68:	e7c6      	b.n	800dcf8 <__ieee754_rem_pio2+0x78>
 800dd6a:	a381      	add	r3, pc, #516	; (adr r3, 800df70 <__ieee754_rem_pio2+0x2f0>)
 800dd6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd70:	f7f2 fabc 	bl	80002ec <__adddf3>
 800dd74:	a380      	add	r3, pc, #512	; (adr r3, 800df78 <__ieee754_rem_pio2+0x2f8>)
 800dd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7a:	4606      	mov	r6, r0
 800dd7c:	460f      	mov	r7, r1
 800dd7e:	f7f2 fab5 	bl	80002ec <__adddf3>
 800dd82:	4602      	mov	r2, r0
 800dd84:	460b      	mov	r3, r1
 800dd86:	e9c4 2300 	strd	r2, r3, [r4]
 800dd8a:	4630      	mov	r0, r6
 800dd8c:	4639      	mov	r1, r7
 800dd8e:	f7f2 faab 	bl	80002e8 <__aeabi_dsub>
 800dd92:	a379      	add	r3, pc, #484	; (adr r3, 800df78 <__ieee754_rem_pio2+0x2f8>)
 800dd94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd98:	e7e0      	b.n	800dd5c <__ieee754_rem_pio2+0xdc>
 800dd9a:	4b82      	ldr	r3, [pc, #520]	; (800dfa4 <__ieee754_rem_pio2+0x324>)
 800dd9c:	4598      	cmp	r8, r3
 800dd9e:	f300 80d0 	bgt.w	800df42 <__ieee754_rem_pio2+0x2c2>
 800dda2:	f7ff f88d 	bl	800cec0 <fabs>
 800dda6:	ec57 6b10 	vmov	r6, r7, d0
 800ddaa:	ee10 0a10 	vmov	r0, s0
 800ddae:	a374      	add	r3, pc, #464	; (adr r3, 800df80 <__ieee754_rem_pio2+0x300>)
 800ddb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb4:	4639      	mov	r1, r7
 800ddb6:	f7f2 fc4b 	bl	8000650 <__aeabi_dmul>
 800ddba:	2200      	movs	r2, #0
 800ddbc:	4b7a      	ldr	r3, [pc, #488]	; (800dfa8 <__ieee754_rem_pio2+0x328>)
 800ddbe:	f7f2 fa95 	bl	80002ec <__adddf3>
 800ddc2:	f7f2 fef5 	bl	8000bb0 <__aeabi_d2iz>
 800ddc6:	4605      	mov	r5, r0
 800ddc8:	f7f2 fbdc 	bl	8000584 <__aeabi_i2d>
 800ddcc:	a364      	add	r3, pc, #400	; (adr r3, 800df60 <__ieee754_rem_pio2+0x2e0>)
 800ddce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ddd6:	f7f2 fc3b 	bl	8000650 <__aeabi_dmul>
 800ddda:	4602      	mov	r2, r0
 800dddc:	460b      	mov	r3, r1
 800ddde:	4630      	mov	r0, r6
 800dde0:	4639      	mov	r1, r7
 800dde2:	f7f2 fa81 	bl	80002e8 <__aeabi_dsub>
 800dde6:	a360      	add	r3, pc, #384	; (adr r3, 800df68 <__ieee754_rem_pio2+0x2e8>)
 800dde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddec:	4682      	mov	sl, r0
 800ddee:	468b      	mov	fp, r1
 800ddf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddf4:	f7f2 fc2c 	bl	8000650 <__aeabi_dmul>
 800ddf8:	2d1f      	cmp	r5, #31
 800ddfa:	4606      	mov	r6, r0
 800ddfc:	460f      	mov	r7, r1
 800ddfe:	dc2a      	bgt.n	800de56 <__ieee754_rem_pio2+0x1d6>
 800de00:	1e6a      	subs	r2, r5, #1
 800de02:	4b6a      	ldr	r3, [pc, #424]	; (800dfac <__ieee754_rem_pio2+0x32c>)
 800de04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de08:	4598      	cmp	r8, r3
 800de0a:	d024      	beq.n	800de56 <__ieee754_rem_pio2+0x1d6>
 800de0c:	4632      	mov	r2, r6
 800de0e:	463b      	mov	r3, r7
 800de10:	4650      	mov	r0, sl
 800de12:	4659      	mov	r1, fp
 800de14:	f7f2 fa68 	bl	80002e8 <__aeabi_dsub>
 800de18:	e9c4 0100 	strd	r0, r1, [r4]
 800de1c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800de20:	4650      	mov	r0, sl
 800de22:	4642      	mov	r2, r8
 800de24:	464b      	mov	r3, r9
 800de26:	4659      	mov	r1, fp
 800de28:	f7f2 fa5e 	bl	80002e8 <__aeabi_dsub>
 800de2c:	463b      	mov	r3, r7
 800de2e:	4632      	mov	r2, r6
 800de30:	f7f2 fa5a 	bl	80002e8 <__aeabi_dsub>
 800de34:	9b04      	ldr	r3, [sp, #16]
 800de36:	2b00      	cmp	r3, #0
 800de38:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800de3c:	f6bf af5c 	bge.w	800dcf8 <__ieee754_rem_pio2+0x78>
 800de40:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800de44:	6063      	str	r3, [r4, #4]
 800de46:	f8c4 8000 	str.w	r8, [r4]
 800de4a:	60a0      	str	r0, [r4, #8]
 800de4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de50:	60e3      	str	r3, [r4, #12]
 800de52:	426d      	negs	r5, r5
 800de54:	e750      	b.n	800dcf8 <__ieee754_rem_pio2+0x78>
 800de56:	4632      	mov	r2, r6
 800de58:	463b      	mov	r3, r7
 800de5a:	4650      	mov	r0, sl
 800de5c:	4659      	mov	r1, fp
 800de5e:	f7f2 fa43 	bl	80002e8 <__aeabi_dsub>
 800de62:	ea4f 5228 	mov.w	r2, r8, asr #20
 800de66:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800de6a:	1ad3      	subs	r3, r2, r3
 800de6c:	2b10      	cmp	r3, #16
 800de6e:	e9c4 0100 	strd	r0, r1, [r4]
 800de72:	9205      	str	r2, [sp, #20]
 800de74:	ddd2      	ble.n	800de1c <__ieee754_rem_pio2+0x19c>
 800de76:	a33e      	add	r3, pc, #248	; (adr r3, 800df70 <__ieee754_rem_pio2+0x2f0>)
 800de78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800de80:	f7f2 fbe6 	bl	8000650 <__aeabi_dmul>
 800de84:	4606      	mov	r6, r0
 800de86:	460f      	mov	r7, r1
 800de88:	4602      	mov	r2, r0
 800de8a:	460b      	mov	r3, r1
 800de8c:	4650      	mov	r0, sl
 800de8e:	4659      	mov	r1, fp
 800de90:	f7f2 fa2a 	bl	80002e8 <__aeabi_dsub>
 800de94:	4602      	mov	r2, r0
 800de96:	460b      	mov	r3, r1
 800de98:	4680      	mov	r8, r0
 800de9a:	4689      	mov	r9, r1
 800de9c:	4650      	mov	r0, sl
 800de9e:	4659      	mov	r1, fp
 800dea0:	f7f2 fa22 	bl	80002e8 <__aeabi_dsub>
 800dea4:	4632      	mov	r2, r6
 800dea6:	463b      	mov	r3, r7
 800dea8:	f7f2 fa1e 	bl	80002e8 <__aeabi_dsub>
 800deac:	a332      	add	r3, pc, #200	; (adr r3, 800df78 <__ieee754_rem_pio2+0x2f8>)
 800deae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deb2:	4606      	mov	r6, r0
 800deb4:	460f      	mov	r7, r1
 800deb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800deba:	f7f2 fbc9 	bl	8000650 <__aeabi_dmul>
 800debe:	4632      	mov	r2, r6
 800dec0:	463b      	mov	r3, r7
 800dec2:	f7f2 fa11 	bl	80002e8 <__aeabi_dsub>
 800dec6:	4602      	mov	r2, r0
 800dec8:	460b      	mov	r3, r1
 800deca:	4606      	mov	r6, r0
 800decc:	460f      	mov	r7, r1
 800dece:	4640      	mov	r0, r8
 800ded0:	4649      	mov	r1, r9
 800ded2:	f7f2 fa09 	bl	80002e8 <__aeabi_dsub>
 800ded6:	9a05      	ldr	r2, [sp, #20]
 800ded8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800dedc:	1ad3      	subs	r3, r2, r3
 800dede:	2b31      	cmp	r3, #49	; 0x31
 800dee0:	e9c4 0100 	strd	r0, r1, [r4]
 800dee4:	dd2a      	ble.n	800df3c <__ieee754_rem_pio2+0x2bc>
 800dee6:	a328      	add	r3, pc, #160	; (adr r3, 800df88 <__ieee754_rem_pio2+0x308>)
 800dee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800def0:	f7f2 fbae 	bl	8000650 <__aeabi_dmul>
 800def4:	4606      	mov	r6, r0
 800def6:	460f      	mov	r7, r1
 800def8:	4602      	mov	r2, r0
 800defa:	460b      	mov	r3, r1
 800defc:	4640      	mov	r0, r8
 800defe:	4649      	mov	r1, r9
 800df00:	f7f2 f9f2 	bl	80002e8 <__aeabi_dsub>
 800df04:	4602      	mov	r2, r0
 800df06:	460b      	mov	r3, r1
 800df08:	4682      	mov	sl, r0
 800df0a:	468b      	mov	fp, r1
 800df0c:	4640      	mov	r0, r8
 800df0e:	4649      	mov	r1, r9
 800df10:	f7f2 f9ea 	bl	80002e8 <__aeabi_dsub>
 800df14:	4632      	mov	r2, r6
 800df16:	463b      	mov	r3, r7
 800df18:	f7f2 f9e6 	bl	80002e8 <__aeabi_dsub>
 800df1c:	a31c      	add	r3, pc, #112	; (adr r3, 800df90 <__ieee754_rem_pio2+0x310>)
 800df1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df22:	4606      	mov	r6, r0
 800df24:	460f      	mov	r7, r1
 800df26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df2a:	f7f2 fb91 	bl	8000650 <__aeabi_dmul>
 800df2e:	4632      	mov	r2, r6
 800df30:	463b      	mov	r3, r7
 800df32:	f7f2 f9d9 	bl	80002e8 <__aeabi_dsub>
 800df36:	4606      	mov	r6, r0
 800df38:	460f      	mov	r7, r1
 800df3a:	e767      	b.n	800de0c <__ieee754_rem_pio2+0x18c>
 800df3c:	46c2      	mov	sl, r8
 800df3e:	46cb      	mov	fp, r9
 800df40:	e76c      	b.n	800de1c <__ieee754_rem_pio2+0x19c>
 800df42:	4b1b      	ldr	r3, [pc, #108]	; (800dfb0 <__ieee754_rem_pio2+0x330>)
 800df44:	4598      	cmp	r8, r3
 800df46:	dd35      	ble.n	800dfb4 <__ieee754_rem_pio2+0x334>
 800df48:	ee10 2a10 	vmov	r2, s0
 800df4c:	463b      	mov	r3, r7
 800df4e:	4630      	mov	r0, r6
 800df50:	4639      	mov	r1, r7
 800df52:	f7f2 f9c9 	bl	80002e8 <__aeabi_dsub>
 800df56:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800df5a:	e9c4 0100 	strd	r0, r1, [r4]
 800df5e:	e6a1      	b.n	800dca4 <__ieee754_rem_pio2+0x24>
 800df60:	54400000 	.word	0x54400000
 800df64:	3ff921fb 	.word	0x3ff921fb
 800df68:	1a626331 	.word	0x1a626331
 800df6c:	3dd0b461 	.word	0x3dd0b461
 800df70:	1a600000 	.word	0x1a600000
 800df74:	3dd0b461 	.word	0x3dd0b461
 800df78:	2e037073 	.word	0x2e037073
 800df7c:	3ba3198a 	.word	0x3ba3198a
 800df80:	6dc9c883 	.word	0x6dc9c883
 800df84:	3fe45f30 	.word	0x3fe45f30
 800df88:	2e000000 	.word	0x2e000000
 800df8c:	3ba3198a 	.word	0x3ba3198a
 800df90:	252049c1 	.word	0x252049c1
 800df94:	397b839a 	.word	0x397b839a
 800df98:	3fe921fb 	.word	0x3fe921fb
 800df9c:	4002d97b 	.word	0x4002d97b
 800dfa0:	3ff921fb 	.word	0x3ff921fb
 800dfa4:	413921fb 	.word	0x413921fb
 800dfa8:	3fe00000 	.word	0x3fe00000
 800dfac:	0800f8b8 	.word	0x0800f8b8
 800dfb0:	7fefffff 	.word	0x7fefffff
 800dfb4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800dfb8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800dfbc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800dfc0:	4630      	mov	r0, r6
 800dfc2:	460f      	mov	r7, r1
 800dfc4:	f7f2 fdf4 	bl	8000bb0 <__aeabi_d2iz>
 800dfc8:	f7f2 fadc 	bl	8000584 <__aeabi_i2d>
 800dfcc:	4602      	mov	r2, r0
 800dfce:	460b      	mov	r3, r1
 800dfd0:	4630      	mov	r0, r6
 800dfd2:	4639      	mov	r1, r7
 800dfd4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800dfd8:	f7f2 f986 	bl	80002e8 <__aeabi_dsub>
 800dfdc:	2200      	movs	r2, #0
 800dfde:	4b1f      	ldr	r3, [pc, #124]	; (800e05c <__ieee754_rem_pio2+0x3dc>)
 800dfe0:	f7f2 fb36 	bl	8000650 <__aeabi_dmul>
 800dfe4:	460f      	mov	r7, r1
 800dfe6:	4606      	mov	r6, r0
 800dfe8:	f7f2 fde2 	bl	8000bb0 <__aeabi_d2iz>
 800dfec:	f7f2 faca 	bl	8000584 <__aeabi_i2d>
 800dff0:	4602      	mov	r2, r0
 800dff2:	460b      	mov	r3, r1
 800dff4:	4630      	mov	r0, r6
 800dff6:	4639      	mov	r1, r7
 800dff8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800dffc:	f7f2 f974 	bl	80002e8 <__aeabi_dsub>
 800e000:	2200      	movs	r2, #0
 800e002:	4b16      	ldr	r3, [pc, #88]	; (800e05c <__ieee754_rem_pio2+0x3dc>)
 800e004:	f7f2 fb24 	bl	8000650 <__aeabi_dmul>
 800e008:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e00c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800e010:	f04f 0803 	mov.w	r8, #3
 800e014:	2600      	movs	r6, #0
 800e016:	2700      	movs	r7, #0
 800e018:	4632      	mov	r2, r6
 800e01a:	463b      	mov	r3, r7
 800e01c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800e020:	f108 3aff 	add.w	sl, r8, #4294967295
 800e024:	f7f2 fd7c 	bl	8000b20 <__aeabi_dcmpeq>
 800e028:	b9b0      	cbnz	r0, 800e058 <__ieee754_rem_pio2+0x3d8>
 800e02a:	4b0d      	ldr	r3, [pc, #52]	; (800e060 <__ieee754_rem_pio2+0x3e0>)
 800e02c:	9301      	str	r3, [sp, #4]
 800e02e:	2302      	movs	r3, #2
 800e030:	9300      	str	r3, [sp, #0]
 800e032:	462a      	mov	r2, r5
 800e034:	4643      	mov	r3, r8
 800e036:	4621      	mov	r1, r4
 800e038:	a806      	add	r0, sp, #24
 800e03a:	f000 f9f5 	bl	800e428 <__kernel_rem_pio2>
 800e03e:	9b04      	ldr	r3, [sp, #16]
 800e040:	2b00      	cmp	r3, #0
 800e042:	4605      	mov	r5, r0
 800e044:	f6bf ae58 	bge.w	800dcf8 <__ieee754_rem_pio2+0x78>
 800e048:	6863      	ldr	r3, [r4, #4]
 800e04a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e04e:	6063      	str	r3, [r4, #4]
 800e050:	68e3      	ldr	r3, [r4, #12]
 800e052:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800e056:	e6fb      	b.n	800de50 <__ieee754_rem_pio2+0x1d0>
 800e058:	46d0      	mov	r8, sl
 800e05a:	e7dd      	b.n	800e018 <__ieee754_rem_pio2+0x398>
 800e05c:	41700000 	.word	0x41700000
 800e060:	0800f938 	.word	0x0800f938

0800e064 <__ieee754_sqrt>:
 800e064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e068:	ec55 4b10 	vmov	r4, r5, d0
 800e06c:	4e54      	ldr	r6, [pc, #336]	; (800e1c0 <__ieee754_sqrt+0x15c>)
 800e06e:	43ae      	bics	r6, r5
 800e070:	ee10 0a10 	vmov	r0, s0
 800e074:	462b      	mov	r3, r5
 800e076:	462a      	mov	r2, r5
 800e078:	4621      	mov	r1, r4
 800e07a:	d113      	bne.n	800e0a4 <__ieee754_sqrt+0x40>
 800e07c:	ee10 2a10 	vmov	r2, s0
 800e080:	462b      	mov	r3, r5
 800e082:	ee10 0a10 	vmov	r0, s0
 800e086:	4629      	mov	r1, r5
 800e088:	f7f2 fae2 	bl	8000650 <__aeabi_dmul>
 800e08c:	4602      	mov	r2, r0
 800e08e:	460b      	mov	r3, r1
 800e090:	4620      	mov	r0, r4
 800e092:	4629      	mov	r1, r5
 800e094:	f7f2 f92a 	bl	80002ec <__adddf3>
 800e098:	4604      	mov	r4, r0
 800e09a:	460d      	mov	r5, r1
 800e09c:	ec45 4b10 	vmov	d0, r4, r5
 800e0a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a4:	2d00      	cmp	r5, #0
 800e0a6:	dc10      	bgt.n	800e0ca <__ieee754_sqrt+0x66>
 800e0a8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e0ac:	4330      	orrs	r0, r6
 800e0ae:	d0f5      	beq.n	800e09c <__ieee754_sqrt+0x38>
 800e0b0:	b15d      	cbz	r5, 800e0ca <__ieee754_sqrt+0x66>
 800e0b2:	ee10 2a10 	vmov	r2, s0
 800e0b6:	462b      	mov	r3, r5
 800e0b8:	4620      	mov	r0, r4
 800e0ba:	4629      	mov	r1, r5
 800e0bc:	f7f2 f914 	bl	80002e8 <__aeabi_dsub>
 800e0c0:	4602      	mov	r2, r0
 800e0c2:	460b      	mov	r3, r1
 800e0c4:	f7f2 fbee 	bl	80008a4 <__aeabi_ddiv>
 800e0c8:	e7e6      	b.n	800e098 <__ieee754_sqrt+0x34>
 800e0ca:	151b      	asrs	r3, r3, #20
 800e0cc:	d10c      	bne.n	800e0e8 <__ieee754_sqrt+0x84>
 800e0ce:	2a00      	cmp	r2, #0
 800e0d0:	d06d      	beq.n	800e1ae <__ieee754_sqrt+0x14a>
 800e0d2:	2000      	movs	r0, #0
 800e0d4:	02d6      	lsls	r6, r2, #11
 800e0d6:	d56e      	bpl.n	800e1b6 <__ieee754_sqrt+0x152>
 800e0d8:	1e44      	subs	r4, r0, #1
 800e0da:	1b1b      	subs	r3, r3, r4
 800e0dc:	f1c0 0420 	rsb	r4, r0, #32
 800e0e0:	fa21 f404 	lsr.w	r4, r1, r4
 800e0e4:	4322      	orrs	r2, r4
 800e0e6:	4081      	lsls	r1, r0
 800e0e8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e0ec:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800e0f0:	07dd      	lsls	r5, r3, #31
 800e0f2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800e0f6:	bf42      	ittt	mi
 800e0f8:	0052      	lslmi	r2, r2, #1
 800e0fa:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800e0fe:	0049      	lslmi	r1, r1, #1
 800e100:	1058      	asrs	r0, r3, #1
 800e102:	2500      	movs	r5, #0
 800e104:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800e108:	441a      	add	r2, r3
 800e10a:	0049      	lsls	r1, r1, #1
 800e10c:	2316      	movs	r3, #22
 800e10e:	462c      	mov	r4, r5
 800e110:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800e114:	19a7      	adds	r7, r4, r6
 800e116:	4297      	cmp	r7, r2
 800e118:	bfde      	ittt	le
 800e11a:	1bd2      	suble	r2, r2, r7
 800e11c:	19bc      	addle	r4, r7, r6
 800e11e:	19ad      	addle	r5, r5, r6
 800e120:	0052      	lsls	r2, r2, #1
 800e122:	3b01      	subs	r3, #1
 800e124:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800e128:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e12c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e130:	d1f0      	bne.n	800e114 <__ieee754_sqrt+0xb0>
 800e132:	f04f 0e20 	mov.w	lr, #32
 800e136:	469c      	mov	ip, r3
 800e138:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e13c:	42a2      	cmp	r2, r4
 800e13e:	eb06 070c 	add.w	r7, r6, ip
 800e142:	dc02      	bgt.n	800e14a <__ieee754_sqrt+0xe6>
 800e144:	d112      	bne.n	800e16c <__ieee754_sqrt+0x108>
 800e146:	428f      	cmp	r7, r1
 800e148:	d810      	bhi.n	800e16c <__ieee754_sqrt+0x108>
 800e14a:	2f00      	cmp	r7, #0
 800e14c:	eb07 0c06 	add.w	ip, r7, r6
 800e150:	da34      	bge.n	800e1bc <__ieee754_sqrt+0x158>
 800e152:	f1bc 0f00 	cmp.w	ip, #0
 800e156:	db31      	blt.n	800e1bc <__ieee754_sqrt+0x158>
 800e158:	f104 0801 	add.w	r8, r4, #1
 800e15c:	1b12      	subs	r2, r2, r4
 800e15e:	428f      	cmp	r7, r1
 800e160:	bf88      	it	hi
 800e162:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800e166:	1bc9      	subs	r1, r1, r7
 800e168:	4433      	add	r3, r6
 800e16a:	4644      	mov	r4, r8
 800e16c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800e170:	f1be 0e01 	subs.w	lr, lr, #1
 800e174:	443a      	add	r2, r7
 800e176:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e17a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e17e:	d1dd      	bne.n	800e13c <__ieee754_sqrt+0xd8>
 800e180:	430a      	orrs	r2, r1
 800e182:	d006      	beq.n	800e192 <__ieee754_sqrt+0x12e>
 800e184:	1c5c      	adds	r4, r3, #1
 800e186:	bf13      	iteet	ne
 800e188:	3301      	addne	r3, #1
 800e18a:	3501      	addeq	r5, #1
 800e18c:	4673      	moveq	r3, lr
 800e18e:	f023 0301 	bicne.w	r3, r3, #1
 800e192:	106a      	asrs	r2, r5, #1
 800e194:	085b      	lsrs	r3, r3, #1
 800e196:	07e9      	lsls	r1, r5, #31
 800e198:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800e19c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800e1a0:	bf48      	it	mi
 800e1a2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800e1a6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800e1aa:	461c      	mov	r4, r3
 800e1ac:	e776      	b.n	800e09c <__ieee754_sqrt+0x38>
 800e1ae:	0aca      	lsrs	r2, r1, #11
 800e1b0:	3b15      	subs	r3, #21
 800e1b2:	0549      	lsls	r1, r1, #21
 800e1b4:	e78b      	b.n	800e0ce <__ieee754_sqrt+0x6a>
 800e1b6:	0052      	lsls	r2, r2, #1
 800e1b8:	3001      	adds	r0, #1
 800e1ba:	e78b      	b.n	800e0d4 <__ieee754_sqrt+0x70>
 800e1bc:	46a0      	mov	r8, r4
 800e1be:	e7cd      	b.n	800e15c <__ieee754_sqrt+0xf8>
 800e1c0:	7ff00000 	.word	0x7ff00000

0800e1c4 <__ieee754_sqrtf>:
 800e1c4:	ee10 2a10 	vmov	r2, s0
 800e1c8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800e1cc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800e1d0:	b570      	push	{r4, r5, r6, lr}
 800e1d2:	d302      	bcc.n	800e1da <__ieee754_sqrtf+0x16>
 800e1d4:	eea0 0a00 	vfma.f32	s0, s0, s0
 800e1d8:	bd70      	pop	{r4, r5, r6, pc}
 800e1da:	b3b1      	cbz	r1, 800e24a <__ieee754_sqrtf+0x86>
 800e1dc:	2a00      	cmp	r2, #0
 800e1de:	da04      	bge.n	800e1ea <__ieee754_sqrtf+0x26>
 800e1e0:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e1e4:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e1e8:	bd70      	pop	{r4, r5, r6, pc}
 800e1ea:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800e1ee:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800e1f2:	d204      	bcs.n	800e1fe <__ieee754_sqrtf+0x3a>
 800e1f4:	2100      	movs	r1, #0
 800e1f6:	0210      	lsls	r0, r2, #8
 800e1f8:	d528      	bpl.n	800e24c <__ieee754_sqrtf+0x88>
 800e1fa:	3901      	subs	r1, #1
 800e1fc:	1a5b      	subs	r3, r3, r1
 800e1fe:	3b7f      	subs	r3, #127	; 0x7f
 800e200:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800e204:	07d9      	lsls	r1, r3, #31
 800e206:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800e20a:	bf48      	it	mi
 800e20c:	0052      	lslmi	r2, r2, #1
 800e20e:	1059      	asrs	r1, r3, #1
 800e210:	2300      	movs	r3, #0
 800e212:	0052      	lsls	r2, r2, #1
 800e214:	2419      	movs	r4, #25
 800e216:	461e      	mov	r6, r3
 800e218:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800e21c:	1835      	adds	r5, r6, r0
 800e21e:	4295      	cmp	r5, r2
 800e220:	bfde      	ittt	le
 800e222:	182e      	addle	r6, r5, r0
 800e224:	1b52      	suble	r2, r2, r5
 800e226:	181b      	addle	r3, r3, r0
 800e228:	3c01      	subs	r4, #1
 800e22a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800e22e:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800e232:	d1f3      	bne.n	800e21c <__ieee754_sqrtf+0x58>
 800e234:	b112      	cbz	r2, 800e23c <__ieee754_sqrtf+0x78>
 800e236:	3301      	adds	r3, #1
 800e238:	f023 0301 	bic.w	r3, r3, #1
 800e23c:	105b      	asrs	r3, r3, #1
 800e23e:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 800e242:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800e246:	ee00 3a10 	vmov	s0, r3
 800e24a:	bd70      	pop	{r4, r5, r6, pc}
 800e24c:	0052      	lsls	r2, r2, #1
 800e24e:	3101      	adds	r1, #1
 800e250:	e7d1      	b.n	800e1f6 <__ieee754_sqrtf+0x32>
 800e252:	0000      	movs	r0, r0
 800e254:	0000      	movs	r0, r0
	...

0800e258 <__kernel_cos>:
 800e258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e25c:	ec59 8b10 	vmov	r8, r9, d0
 800e260:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800e264:	b085      	sub	sp, #20
 800e266:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800e26a:	ed8d 1b00 	vstr	d1, [sp]
 800e26e:	da07      	bge.n	800e280 <__kernel_cos+0x28>
 800e270:	ee10 0a10 	vmov	r0, s0
 800e274:	4649      	mov	r1, r9
 800e276:	f7f2 fc9b 	bl	8000bb0 <__aeabi_d2iz>
 800e27a:	2800      	cmp	r0, #0
 800e27c:	f000 80aa 	beq.w	800e3d4 <__kernel_cos+0x17c>
 800e280:	4642      	mov	r2, r8
 800e282:	464b      	mov	r3, r9
 800e284:	4640      	mov	r0, r8
 800e286:	4649      	mov	r1, r9
 800e288:	f7f2 f9e2 	bl	8000650 <__aeabi_dmul>
 800e28c:	a359      	add	r3, pc, #356	; (adr r3, 800e3f4 <__kernel_cos+0x19c>)
 800e28e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e292:	4604      	mov	r4, r0
 800e294:	460d      	mov	r5, r1
 800e296:	f7f2 f9db 	bl	8000650 <__aeabi_dmul>
 800e29a:	a358      	add	r3, pc, #352	; (adr r3, 800e3fc <__kernel_cos+0x1a4>)
 800e29c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a0:	f7f2 f824 	bl	80002ec <__adddf3>
 800e2a4:	4622      	mov	r2, r4
 800e2a6:	462b      	mov	r3, r5
 800e2a8:	f7f2 f9d2 	bl	8000650 <__aeabi_dmul>
 800e2ac:	a355      	add	r3, pc, #340	; (adr r3, 800e404 <__kernel_cos+0x1ac>)
 800e2ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2b2:	f7f2 f819 	bl	80002e8 <__aeabi_dsub>
 800e2b6:	4622      	mov	r2, r4
 800e2b8:	462b      	mov	r3, r5
 800e2ba:	f7f2 f9c9 	bl	8000650 <__aeabi_dmul>
 800e2be:	a353      	add	r3, pc, #332	; (adr r3, 800e40c <__kernel_cos+0x1b4>)
 800e2c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c4:	f7f2 f812 	bl	80002ec <__adddf3>
 800e2c8:	4622      	mov	r2, r4
 800e2ca:	462b      	mov	r3, r5
 800e2cc:	f7f2 f9c0 	bl	8000650 <__aeabi_dmul>
 800e2d0:	a350      	add	r3, pc, #320	; (adr r3, 800e414 <__kernel_cos+0x1bc>)
 800e2d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d6:	f7f2 f807 	bl	80002e8 <__aeabi_dsub>
 800e2da:	4622      	mov	r2, r4
 800e2dc:	462b      	mov	r3, r5
 800e2de:	f7f2 f9b7 	bl	8000650 <__aeabi_dmul>
 800e2e2:	a34e      	add	r3, pc, #312	; (adr r3, 800e41c <__kernel_cos+0x1c4>)
 800e2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e8:	f7f2 f800 	bl	80002ec <__adddf3>
 800e2ec:	462b      	mov	r3, r5
 800e2ee:	4622      	mov	r2, r4
 800e2f0:	f7f2 f9ae 	bl	8000650 <__aeabi_dmul>
 800e2f4:	4b3a      	ldr	r3, [pc, #232]	; (800e3e0 <__kernel_cos+0x188>)
 800e2f6:	429f      	cmp	r7, r3
 800e2f8:	4682      	mov	sl, r0
 800e2fa:	468b      	mov	fp, r1
 800e2fc:	dc2c      	bgt.n	800e358 <__kernel_cos+0x100>
 800e2fe:	2200      	movs	r2, #0
 800e300:	4b38      	ldr	r3, [pc, #224]	; (800e3e4 <__kernel_cos+0x18c>)
 800e302:	4620      	mov	r0, r4
 800e304:	4629      	mov	r1, r5
 800e306:	f7f2 f9a3 	bl	8000650 <__aeabi_dmul>
 800e30a:	4652      	mov	r2, sl
 800e30c:	4606      	mov	r6, r0
 800e30e:	460f      	mov	r7, r1
 800e310:	465b      	mov	r3, fp
 800e312:	4620      	mov	r0, r4
 800e314:	4629      	mov	r1, r5
 800e316:	f7f2 f99b 	bl	8000650 <__aeabi_dmul>
 800e31a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e31e:	4604      	mov	r4, r0
 800e320:	460d      	mov	r5, r1
 800e322:	4640      	mov	r0, r8
 800e324:	4649      	mov	r1, r9
 800e326:	f7f2 f993 	bl	8000650 <__aeabi_dmul>
 800e32a:	4602      	mov	r2, r0
 800e32c:	460b      	mov	r3, r1
 800e32e:	4620      	mov	r0, r4
 800e330:	4629      	mov	r1, r5
 800e332:	f7f1 ffd9 	bl	80002e8 <__aeabi_dsub>
 800e336:	4602      	mov	r2, r0
 800e338:	460b      	mov	r3, r1
 800e33a:	4630      	mov	r0, r6
 800e33c:	4639      	mov	r1, r7
 800e33e:	f7f1 ffd3 	bl	80002e8 <__aeabi_dsub>
 800e342:	460b      	mov	r3, r1
 800e344:	4928      	ldr	r1, [pc, #160]	; (800e3e8 <__kernel_cos+0x190>)
 800e346:	4602      	mov	r2, r0
 800e348:	2000      	movs	r0, #0
 800e34a:	f7f1 ffcd 	bl	80002e8 <__aeabi_dsub>
 800e34e:	ec41 0b10 	vmov	d0, r0, r1
 800e352:	b005      	add	sp, #20
 800e354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e358:	4b24      	ldr	r3, [pc, #144]	; (800e3ec <__kernel_cos+0x194>)
 800e35a:	4923      	ldr	r1, [pc, #140]	; (800e3e8 <__kernel_cos+0x190>)
 800e35c:	429f      	cmp	r7, r3
 800e35e:	bfd7      	itett	le
 800e360:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800e364:	4f22      	ldrgt	r7, [pc, #136]	; (800e3f0 <__kernel_cos+0x198>)
 800e366:	2200      	movle	r2, #0
 800e368:	4616      	movle	r6, r2
 800e36a:	bfd4      	ite	le
 800e36c:	461f      	movle	r7, r3
 800e36e:	2600      	movgt	r6, #0
 800e370:	4632      	mov	r2, r6
 800e372:	463b      	mov	r3, r7
 800e374:	2000      	movs	r0, #0
 800e376:	f7f1 ffb7 	bl	80002e8 <__aeabi_dsub>
 800e37a:	2200      	movs	r2, #0
 800e37c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e380:	4b18      	ldr	r3, [pc, #96]	; (800e3e4 <__kernel_cos+0x18c>)
 800e382:	4620      	mov	r0, r4
 800e384:	4629      	mov	r1, r5
 800e386:	f7f2 f963 	bl	8000650 <__aeabi_dmul>
 800e38a:	4632      	mov	r2, r6
 800e38c:	463b      	mov	r3, r7
 800e38e:	f7f1 ffab 	bl	80002e8 <__aeabi_dsub>
 800e392:	4652      	mov	r2, sl
 800e394:	4606      	mov	r6, r0
 800e396:	460f      	mov	r7, r1
 800e398:	465b      	mov	r3, fp
 800e39a:	4620      	mov	r0, r4
 800e39c:	4629      	mov	r1, r5
 800e39e:	f7f2 f957 	bl	8000650 <__aeabi_dmul>
 800e3a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3a6:	4604      	mov	r4, r0
 800e3a8:	460d      	mov	r5, r1
 800e3aa:	4640      	mov	r0, r8
 800e3ac:	4649      	mov	r1, r9
 800e3ae:	f7f2 f94f 	bl	8000650 <__aeabi_dmul>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	4620      	mov	r0, r4
 800e3b8:	4629      	mov	r1, r5
 800e3ba:	f7f1 ff95 	bl	80002e8 <__aeabi_dsub>
 800e3be:	4602      	mov	r2, r0
 800e3c0:	460b      	mov	r3, r1
 800e3c2:	4630      	mov	r0, r6
 800e3c4:	4639      	mov	r1, r7
 800e3c6:	f7f1 ff8f 	bl	80002e8 <__aeabi_dsub>
 800e3ca:	4602      	mov	r2, r0
 800e3cc:	460b      	mov	r3, r1
 800e3ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e3d2:	e7ba      	b.n	800e34a <__kernel_cos+0xf2>
 800e3d4:	2000      	movs	r0, #0
 800e3d6:	4904      	ldr	r1, [pc, #16]	; (800e3e8 <__kernel_cos+0x190>)
 800e3d8:	e7b9      	b.n	800e34e <__kernel_cos+0xf6>
 800e3da:	bf00      	nop
 800e3dc:	f3af 8000 	nop.w
 800e3e0:	3fd33332 	.word	0x3fd33332
 800e3e4:	3fe00000 	.word	0x3fe00000
 800e3e8:	3ff00000 	.word	0x3ff00000
 800e3ec:	3fe90000 	.word	0x3fe90000
 800e3f0:	3fd20000 	.word	0x3fd20000
 800e3f4:	be8838d4 	.word	0xbe8838d4
 800e3f8:	bda8fae9 	.word	0xbda8fae9
 800e3fc:	bdb4b1c4 	.word	0xbdb4b1c4
 800e400:	3e21ee9e 	.word	0x3e21ee9e
 800e404:	809c52ad 	.word	0x809c52ad
 800e408:	3e927e4f 	.word	0x3e927e4f
 800e40c:	19cb1590 	.word	0x19cb1590
 800e410:	3efa01a0 	.word	0x3efa01a0
 800e414:	16c15177 	.word	0x16c15177
 800e418:	3f56c16c 	.word	0x3f56c16c
 800e41c:	5555554c 	.word	0x5555554c
 800e420:	3fa55555 	.word	0x3fa55555
 800e424:	00000000 	.word	0x00000000

0800e428 <__kernel_rem_pio2>:
 800e428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e42c:	ed2d 8b02 	vpush	{d8}
 800e430:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800e434:	1ed4      	subs	r4, r2, #3
 800e436:	9306      	str	r3, [sp, #24]
 800e438:	9102      	str	r1, [sp, #8]
 800e43a:	4bc3      	ldr	r3, [pc, #780]	; (800e748 <__kernel_rem_pio2+0x320>)
 800e43c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800e43e:	9009      	str	r0, [sp, #36]	; 0x24
 800e440:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e444:	9300      	str	r3, [sp, #0]
 800e446:	9b06      	ldr	r3, [sp, #24]
 800e448:	3b01      	subs	r3, #1
 800e44a:	9304      	str	r3, [sp, #16]
 800e44c:	2318      	movs	r3, #24
 800e44e:	fb94 f4f3 	sdiv	r4, r4, r3
 800e452:	f06f 0317 	mvn.w	r3, #23
 800e456:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800e45a:	fb04 3303 	mla	r3, r4, r3, r3
 800e45e:	eb03 0a02 	add.w	sl, r3, r2
 800e462:	9b00      	ldr	r3, [sp, #0]
 800e464:	9a04      	ldr	r2, [sp, #16]
 800e466:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800e738 <__kernel_rem_pio2+0x310>
 800e46a:	eb03 0802 	add.w	r8, r3, r2
 800e46e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e470:	1aa7      	subs	r7, r4, r2
 800e472:	ae20      	add	r6, sp, #128	; 0x80
 800e474:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800e478:	2500      	movs	r5, #0
 800e47a:	4545      	cmp	r5, r8
 800e47c:	dd13      	ble.n	800e4a6 <__kernel_rem_pio2+0x7e>
 800e47e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800e738 <__kernel_rem_pio2+0x310>
 800e482:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800e486:	2600      	movs	r6, #0
 800e488:	9b00      	ldr	r3, [sp, #0]
 800e48a:	429e      	cmp	r6, r3
 800e48c:	dc32      	bgt.n	800e4f4 <__kernel_rem_pio2+0xcc>
 800e48e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e490:	9303      	str	r3, [sp, #12]
 800e492:	9b06      	ldr	r3, [sp, #24]
 800e494:	199d      	adds	r5, r3, r6
 800e496:	ab20      	add	r3, sp, #128	; 0x80
 800e498:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800e49c:	9308      	str	r3, [sp, #32]
 800e49e:	ec59 8b18 	vmov	r8, r9, d8
 800e4a2:	2700      	movs	r7, #0
 800e4a4:	e01f      	b.n	800e4e6 <__kernel_rem_pio2+0xbe>
 800e4a6:	42ef      	cmn	r7, r5
 800e4a8:	d407      	bmi.n	800e4ba <__kernel_rem_pio2+0x92>
 800e4aa:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800e4ae:	f7f2 f869 	bl	8000584 <__aeabi_i2d>
 800e4b2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800e4b6:	3501      	adds	r5, #1
 800e4b8:	e7df      	b.n	800e47a <__kernel_rem_pio2+0x52>
 800e4ba:	ec51 0b18 	vmov	r0, r1, d8
 800e4be:	e7f8      	b.n	800e4b2 <__kernel_rem_pio2+0x8a>
 800e4c0:	9908      	ldr	r1, [sp, #32]
 800e4c2:	9d03      	ldr	r5, [sp, #12]
 800e4c4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800e4c8:	9108      	str	r1, [sp, #32]
 800e4ca:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800e4ce:	9503      	str	r5, [sp, #12]
 800e4d0:	f7f2 f8be 	bl	8000650 <__aeabi_dmul>
 800e4d4:	4602      	mov	r2, r0
 800e4d6:	460b      	mov	r3, r1
 800e4d8:	4640      	mov	r0, r8
 800e4da:	4649      	mov	r1, r9
 800e4dc:	f7f1 ff06 	bl	80002ec <__adddf3>
 800e4e0:	3701      	adds	r7, #1
 800e4e2:	4680      	mov	r8, r0
 800e4e4:	4689      	mov	r9, r1
 800e4e6:	9b04      	ldr	r3, [sp, #16]
 800e4e8:	429f      	cmp	r7, r3
 800e4ea:	dde9      	ble.n	800e4c0 <__kernel_rem_pio2+0x98>
 800e4ec:	e8eb 8902 	strd	r8, r9, [fp], #8
 800e4f0:	3601      	adds	r6, #1
 800e4f2:	e7c9      	b.n	800e488 <__kernel_rem_pio2+0x60>
 800e4f4:	9b00      	ldr	r3, [sp, #0]
 800e4f6:	9f00      	ldr	r7, [sp, #0]
 800e4f8:	aa0c      	add	r2, sp, #48	; 0x30
 800e4fa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e4fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800e500:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800e502:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e506:	930a      	str	r3, [sp, #40]	; 0x28
 800e508:	ab98      	add	r3, sp, #608	; 0x260
 800e50a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800e50e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e512:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e516:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800e51a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800e51e:	9308      	str	r3, [sp, #32]
 800e520:	9a08      	ldr	r2, [sp, #32]
 800e522:	ab98      	add	r3, sp, #608	; 0x260
 800e524:	4413      	add	r3, r2
 800e526:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800e52a:	2600      	movs	r6, #0
 800e52c:	1bbb      	subs	r3, r7, r6
 800e52e:	2b00      	cmp	r3, #0
 800e530:	dc77      	bgt.n	800e622 <__kernel_rem_pio2+0x1fa>
 800e532:	ec49 8b10 	vmov	d0, r8, r9
 800e536:	4650      	mov	r0, sl
 800e538:	f000 fb8a 	bl	800ec50 <scalbn>
 800e53c:	ec55 4b10 	vmov	r4, r5, d0
 800e540:	2200      	movs	r2, #0
 800e542:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800e546:	ee10 0a10 	vmov	r0, s0
 800e54a:	4629      	mov	r1, r5
 800e54c:	f7f2 f880 	bl	8000650 <__aeabi_dmul>
 800e550:	ec41 0b10 	vmov	d0, r0, r1
 800e554:	f7fe fcbc 	bl	800ced0 <floor>
 800e558:	2200      	movs	r2, #0
 800e55a:	ec51 0b10 	vmov	r0, r1, d0
 800e55e:	4b7b      	ldr	r3, [pc, #492]	; (800e74c <__kernel_rem_pio2+0x324>)
 800e560:	f7f2 f876 	bl	8000650 <__aeabi_dmul>
 800e564:	4602      	mov	r2, r0
 800e566:	460b      	mov	r3, r1
 800e568:	4620      	mov	r0, r4
 800e56a:	4629      	mov	r1, r5
 800e56c:	f7f1 febc 	bl	80002e8 <__aeabi_dsub>
 800e570:	460d      	mov	r5, r1
 800e572:	4604      	mov	r4, r0
 800e574:	f7f2 fb1c 	bl	8000bb0 <__aeabi_d2iz>
 800e578:	9003      	str	r0, [sp, #12]
 800e57a:	f7f2 f803 	bl	8000584 <__aeabi_i2d>
 800e57e:	4602      	mov	r2, r0
 800e580:	460b      	mov	r3, r1
 800e582:	4620      	mov	r0, r4
 800e584:	4629      	mov	r1, r5
 800e586:	f7f1 feaf 	bl	80002e8 <__aeabi_dsub>
 800e58a:	f1ba 0f00 	cmp.w	sl, #0
 800e58e:	4680      	mov	r8, r0
 800e590:	4689      	mov	r9, r1
 800e592:	dd6b      	ble.n	800e66c <__kernel_rem_pio2+0x244>
 800e594:	1e7a      	subs	r2, r7, #1
 800e596:	ab0c      	add	r3, sp, #48	; 0x30
 800e598:	f1ca 0118 	rsb	r1, sl, #24
 800e59c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e5a0:	9c03      	ldr	r4, [sp, #12]
 800e5a2:	fa40 f301 	asr.w	r3, r0, r1
 800e5a6:	441c      	add	r4, r3
 800e5a8:	408b      	lsls	r3, r1
 800e5aa:	1ac0      	subs	r0, r0, r3
 800e5ac:	ab0c      	add	r3, sp, #48	; 0x30
 800e5ae:	9403      	str	r4, [sp, #12]
 800e5b0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800e5b4:	f1ca 0317 	rsb	r3, sl, #23
 800e5b8:	fa40 fb03 	asr.w	fp, r0, r3
 800e5bc:	f1bb 0f00 	cmp.w	fp, #0
 800e5c0:	dd62      	ble.n	800e688 <__kernel_rem_pio2+0x260>
 800e5c2:	9b03      	ldr	r3, [sp, #12]
 800e5c4:	2200      	movs	r2, #0
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	9303      	str	r3, [sp, #12]
 800e5ca:	4614      	mov	r4, r2
 800e5cc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800e5d0:	4297      	cmp	r7, r2
 800e5d2:	f300 8089 	bgt.w	800e6e8 <__kernel_rem_pio2+0x2c0>
 800e5d6:	f1ba 0f00 	cmp.w	sl, #0
 800e5da:	dd07      	ble.n	800e5ec <__kernel_rem_pio2+0x1c4>
 800e5dc:	f1ba 0f01 	cmp.w	sl, #1
 800e5e0:	f000 8096 	beq.w	800e710 <__kernel_rem_pio2+0x2e8>
 800e5e4:	f1ba 0f02 	cmp.w	sl, #2
 800e5e8:	f000 809c 	beq.w	800e724 <__kernel_rem_pio2+0x2fc>
 800e5ec:	f1bb 0f02 	cmp.w	fp, #2
 800e5f0:	d14a      	bne.n	800e688 <__kernel_rem_pio2+0x260>
 800e5f2:	4642      	mov	r2, r8
 800e5f4:	464b      	mov	r3, r9
 800e5f6:	2000      	movs	r0, #0
 800e5f8:	4955      	ldr	r1, [pc, #340]	; (800e750 <__kernel_rem_pio2+0x328>)
 800e5fa:	f7f1 fe75 	bl	80002e8 <__aeabi_dsub>
 800e5fe:	4680      	mov	r8, r0
 800e600:	4689      	mov	r9, r1
 800e602:	2c00      	cmp	r4, #0
 800e604:	d040      	beq.n	800e688 <__kernel_rem_pio2+0x260>
 800e606:	4650      	mov	r0, sl
 800e608:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800e740 <__kernel_rem_pio2+0x318>
 800e60c:	f000 fb20 	bl	800ec50 <scalbn>
 800e610:	4640      	mov	r0, r8
 800e612:	4649      	mov	r1, r9
 800e614:	ec53 2b10 	vmov	r2, r3, d0
 800e618:	f7f1 fe66 	bl	80002e8 <__aeabi_dsub>
 800e61c:	4680      	mov	r8, r0
 800e61e:	4689      	mov	r9, r1
 800e620:	e032      	b.n	800e688 <__kernel_rem_pio2+0x260>
 800e622:	2200      	movs	r2, #0
 800e624:	4b4b      	ldr	r3, [pc, #300]	; (800e754 <__kernel_rem_pio2+0x32c>)
 800e626:	4640      	mov	r0, r8
 800e628:	4649      	mov	r1, r9
 800e62a:	f7f2 f811 	bl	8000650 <__aeabi_dmul>
 800e62e:	f7f2 fabf 	bl	8000bb0 <__aeabi_d2iz>
 800e632:	f7f1 ffa7 	bl	8000584 <__aeabi_i2d>
 800e636:	2200      	movs	r2, #0
 800e638:	4b47      	ldr	r3, [pc, #284]	; (800e758 <__kernel_rem_pio2+0x330>)
 800e63a:	4604      	mov	r4, r0
 800e63c:	460d      	mov	r5, r1
 800e63e:	f7f2 f807 	bl	8000650 <__aeabi_dmul>
 800e642:	4602      	mov	r2, r0
 800e644:	460b      	mov	r3, r1
 800e646:	4640      	mov	r0, r8
 800e648:	4649      	mov	r1, r9
 800e64a:	f7f1 fe4d 	bl	80002e8 <__aeabi_dsub>
 800e64e:	f7f2 faaf 	bl	8000bb0 <__aeabi_d2iz>
 800e652:	ab0c      	add	r3, sp, #48	; 0x30
 800e654:	4629      	mov	r1, r5
 800e656:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800e65a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800e65e:	4620      	mov	r0, r4
 800e660:	f7f1 fe44 	bl	80002ec <__adddf3>
 800e664:	3601      	adds	r6, #1
 800e666:	4680      	mov	r8, r0
 800e668:	4689      	mov	r9, r1
 800e66a:	e75f      	b.n	800e52c <__kernel_rem_pio2+0x104>
 800e66c:	d106      	bne.n	800e67c <__kernel_rem_pio2+0x254>
 800e66e:	1e7b      	subs	r3, r7, #1
 800e670:	aa0c      	add	r2, sp, #48	; 0x30
 800e672:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800e676:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800e67a:	e79f      	b.n	800e5bc <__kernel_rem_pio2+0x194>
 800e67c:	2200      	movs	r2, #0
 800e67e:	4b37      	ldr	r3, [pc, #220]	; (800e75c <__kernel_rem_pio2+0x334>)
 800e680:	f7f2 fa6c 	bl	8000b5c <__aeabi_dcmpge>
 800e684:	bb68      	cbnz	r0, 800e6e2 <__kernel_rem_pio2+0x2ba>
 800e686:	4683      	mov	fp, r0
 800e688:	2200      	movs	r2, #0
 800e68a:	2300      	movs	r3, #0
 800e68c:	4640      	mov	r0, r8
 800e68e:	4649      	mov	r1, r9
 800e690:	f7f2 fa46 	bl	8000b20 <__aeabi_dcmpeq>
 800e694:	2800      	cmp	r0, #0
 800e696:	f000 80c1 	beq.w	800e81c <__kernel_rem_pio2+0x3f4>
 800e69a:	1e7c      	subs	r4, r7, #1
 800e69c:	4623      	mov	r3, r4
 800e69e:	2200      	movs	r2, #0
 800e6a0:	9900      	ldr	r1, [sp, #0]
 800e6a2:	428b      	cmp	r3, r1
 800e6a4:	da5c      	bge.n	800e760 <__kernel_rem_pio2+0x338>
 800e6a6:	2a00      	cmp	r2, #0
 800e6a8:	f040 808b 	bne.w	800e7c2 <__kernel_rem_pio2+0x39a>
 800e6ac:	2401      	movs	r4, #1
 800e6ae:	f06f 0203 	mvn.w	r2, #3
 800e6b2:	fb02 f304 	mul.w	r3, r2, r4
 800e6b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e6b8:	58cb      	ldr	r3, [r1, r3]
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d056      	beq.n	800e76c <__kernel_rem_pio2+0x344>
 800e6be:	9b08      	ldr	r3, [sp, #32]
 800e6c0:	aa98      	add	r2, sp, #608	; 0x260
 800e6c2:	4413      	add	r3, r2
 800e6c4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 800e6c8:	9b06      	ldr	r3, [sp, #24]
 800e6ca:	19dd      	adds	r5, r3, r7
 800e6cc:	ab20      	add	r3, sp, #128	; 0x80
 800e6ce:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800e6d2:	19e3      	adds	r3, r4, r7
 800e6d4:	1c7e      	adds	r6, r7, #1
 800e6d6:	9303      	str	r3, [sp, #12]
 800e6d8:	9b03      	ldr	r3, [sp, #12]
 800e6da:	429e      	cmp	r6, r3
 800e6dc:	dd48      	ble.n	800e770 <__kernel_rem_pio2+0x348>
 800e6de:	461f      	mov	r7, r3
 800e6e0:	e712      	b.n	800e508 <__kernel_rem_pio2+0xe0>
 800e6e2:	f04f 0b02 	mov.w	fp, #2
 800e6e6:	e76c      	b.n	800e5c2 <__kernel_rem_pio2+0x19a>
 800e6e8:	ab0c      	add	r3, sp, #48	; 0x30
 800e6ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6ee:	b94c      	cbnz	r4, 800e704 <__kernel_rem_pio2+0x2dc>
 800e6f0:	b12b      	cbz	r3, 800e6fe <__kernel_rem_pio2+0x2d6>
 800e6f2:	a80c      	add	r0, sp, #48	; 0x30
 800e6f4:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800e6f8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e6fc:	2301      	movs	r3, #1
 800e6fe:	3201      	adds	r2, #1
 800e700:	461c      	mov	r4, r3
 800e702:	e765      	b.n	800e5d0 <__kernel_rem_pio2+0x1a8>
 800e704:	a80c      	add	r0, sp, #48	; 0x30
 800e706:	1acb      	subs	r3, r1, r3
 800e708:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800e70c:	4623      	mov	r3, r4
 800e70e:	e7f6      	b.n	800e6fe <__kernel_rem_pio2+0x2d6>
 800e710:	1e7a      	subs	r2, r7, #1
 800e712:	ab0c      	add	r3, sp, #48	; 0x30
 800e714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e718:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800e71c:	a90c      	add	r1, sp, #48	; 0x30
 800e71e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800e722:	e763      	b.n	800e5ec <__kernel_rem_pio2+0x1c4>
 800e724:	1e7a      	subs	r2, r7, #1
 800e726:	ab0c      	add	r3, sp, #48	; 0x30
 800e728:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e72c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e730:	e7f4      	b.n	800e71c <__kernel_rem_pio2+0x2f4>
 800e732:	bf00      	nop
 800e734:	f3af 8000 	nop.w
	...
 800e744:	3ff00000 	.word	0x3ff00000
 800e748:	0800fa80 	.word	0x0800fa80
 800e74c:	40200000 	.word	0x40200000
 800e750:	3ff00000 	.word	0x3ff00000
 800e754:	3e700000 	.word	0x3e700000
 800e758:	41700000 	.word	0x41700000
 800e75c:	3fe00000 	.word	0x3fe00000
 800e760:	a90c      	add	r1, sp, #48	; 0x30
 800e762:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800e766:	3b01      	subs	r3, #1
 800e768:	430a      	orrs	r2, r1
 800e76a:	e799      	b.n	800e6a0 <__kernel_rem_pio2+0x278>
 800e76c:	3401      	adds	r4, #1
 800e76e:	e7a0      	b.n	800e6b2 <__kernel_rem_pio2+0x28a>
 800e770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e772:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e776:	f7f1 ff05 	bl	8000584 <__aeabi_i2d>
 800e77a:	e8e5 0102 	strd	r0, r1, [r5], #8
 800e77e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e780:	9508      	str	r5, [sp, #32]
 800e782:	461c      	mov	r4, r3
 800e784:	2700      	movs	r7, #0
 800e786:	f04f 0800 	mov.w	r8, #0
 800e78a:	f04f 0900 	mov.w	r9, #0
 800e78e:	9b04      	ldr	r3, [sp, #16]
 800e790:	429f      	cmp	r7, r3
 800e792:	dd03      	ble.n	800e79c <__kernel_rem_pio2+0x374>
 800e794:	e8eb 8902 	strd	r8, r9, [fp], #8
 800e798:	3601      	adds	r6, #1
 800e79a:	e79d      	b.n	800e6d8 <__kernel_rem_pio2+0x2b0>
 800e79c:	9908      	ldr	r1, [sp, #32]
 800e79e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800e7a2:	9108      	str	r1, [sp, #32]
 800e7a4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800e7a8:	f7f1 ff52 	bl	8000650 <__aeabi_dmul>
 800e7ac:	4602      	mov	r2, r0
 800e7ae:	460b      	mov	r3, r1
 800e7b0:	4640      	mov	r0, r8
 800e7b2:	4649      	mov	r1, r9
 800e7b4:	f7f1 fd9a 	bl	80002ec <__adddf3>
 800e7b8:	3701      	adds	r7, #1
 800e7ba:	4680      	mov	r8, r0
 800e7bc:	4689      	mov	r9, r1
 800e7be:	e7e6      	b.n	800e78e <__kernel_rem_pio2+0x366>
 800e7c0:	3c01      	subs	r4, #1
 800e7c2:	ab0c      	add	r3, sp, #48	; 0x30
 800e7c4:	f1aa 0a18 	sub.w	sl, sl, #24
 800e7c8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d0f7      	beq.n	800e7c0 <__kernel_rem_pio2+0x398>
 800e7d0:	4650      	mov	r0, sl
 800e7d2:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 800eaa8 <__kernel_rem_pio2+0x680>
 800e7d6:	f000 fa3b 	bl	800ec50 <scalbn>
 800e7da:	00e5      	lsls	r5, r4, #3
 800e7dc:	ab98      	add	r3, sp, #608	; 0x260
 800e7de:	eb03 0905 	add.w	r9, r3, r5
 800e7e2:	ec57 6b10 	vmov	r6, r7, d0
 800e7e6:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800e7ea:	46a0      	mov	r8, r4
 800e7ec:	f1b8 0f00 	cmp.w	r8, #0
 800e7f0:	da4d      	bge.n	800e88e <__kernel_rem_pio2+0x466>
 800e7f2:	ed9f 8baf 	vldr	d8, [pc, #700]	; 800eab0 <__kernel_rem_pio2+0x688>
 800e7f6:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800e7fa:	2300      	movs	r3, #0
 800e7fc:	9304      	str	r3, [sp, #16]
 800e7fe:	4657      	mov	r7, sl
 800e800:	9b04      	ldr	r3, [sp, #16]
 800e802:	ebb4 0903 	subs.w	r9, r4, r3
 800e806:	d476      	bmi.n	800e8f6 <__kernel_rem_pio2+0x4ce>
 800e808:	4bab      	ldr	r3, [pc, #684]	; (800eab8 <__kernel_rem_pio2+0x690>)
 800e80a:	461e      	mov	r6, r3
 800e80c:	ab70      	add	r3, sp, #448	; 0x1c0
 800e80e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e812:	ed8d 8b06 	vstr	d8, [sp, #24]
 800e816:	f04f 0800 	mov.w	r8, #0
 800e81a:	e05e      	b.n	800e8da <__kernel_rem_pio2+0x4b2>
 800e81c:	f1ca 0000 	rsb	r0, sl, #0
 800e820:	ec49 8b10 	vmov	d0, r8, r9
 800e824:	f000 fa14 	bl	800ec50 <scalbn>
 800e828:	ec55 4b10 	vmov	r4, r5, d0
 800e82c:	2200      	movs	r2, #0
 800e82e:	4ba3      	ldr	r3, [pc, #652]	; (800eabc <__kernel_rem_pio2+0x694>)
 800e830:	ee10 0a10 	vmov	r0, s0
 800e834:	4629      	mov	r1, r5
 800e836:	f7f2 f991 	bl	8000b5c <__aeabi_dcmpge>
 800e83a:	b1f8      	cbz	r0, 800e87c <__kernel_rem_pio2+0x454>
 800e83c:	2200      	movs	r2, #0
 800e83e:	4ba0      	ldr	r3, [pc, #640]	; (800eac0 <__kernel_rem_pio2+0x698>)
 800e840:	4620      	mov	r0, r4
 800e842:	4629      	mov	r1, r5
 800e844:	f7f1 ff04 	bl	8000650 <__aeabi_dmul>
 800e848:	f7f2 f9b2 	bl	8000bb0 <__aeabi_d2iz>
 800e84c:	4606      	mov	r6, r0
 800e84e:	f7f1 fe99 	bl	8000584 <__aeabi_i2d>
 800e852:	2200      	movs	r2, #0
 800e854:	4b99      	ldr	r3, [pc, #612]	; (800eabc <__kernel_rem_pio2+0x694>)
 800e856:	f7f1 fefb 	bl	8000650 <__aeabi_dmul>
 800e85a:	460b      	mov	r3, r1
 800e85c:	4602      	mov	r2, r0
 800e85e:	4629      	mov	r1, r5
 800e860:	4620      	mov	r0, r4
 800e862:	f7f1 fd41 	bl	80002e8 <__aeabi_dsub>
 800e866:	f7f2 f9a3 	bl	8000bb0 <__aeabi_d2iz>
 800e86a:	1c7c      	adds	r4, r7, #1
 800e86c:	ab0c      	add	r3, sp, #48	; 0x30
 800e86e:	f10a 0a18 	add.w	sl, sl, #24
 800e872:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800e876:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800e87a:	e7a9      	b.n	800e7d0 <__kernel_rem_pio2+0x3a8>
 800e87c:	4620      	mov	r0, r4
 800e87e:	4629      	mov	r1, r5
 800e880:	f7f2 f996 	bl	8000bb0 <__aeabi_d2iz>
 800e884:	ab0c      	add	r3, sp, #48	; 0x30
 800e886:	463c      	mov	r4, r7
 800e888:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800e88c:	e7a0      	b.n	800e7d0 <__kernel_rem_pio2+0x3a8>
 800e88e:	ab0c      	add	r3, sp, #48	; 0x30
 800e890:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e894:	f7f1 fe76 	bl	8000584 <__aeabi_i2d>
 800e898:	4632      	mov	r2, r6
 800e89a:	463b      	mov	r3, r7
 800e89c:	f7f1 fed8 	bl	8000650 <__aeabi_dmul>
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800e8a6:	4b86      	ldr	r3, [pc, #536]	; (800eac0 <__kernel_rem_pio2+0x698>)
 800e8a8:	4630      	mov	r0, r6
 800e8aa:	4639      	mov	r1, r7
 800e8ac:	f7f1 fed0 	bl	8000650 <__aeabi_dmul>
 800e8b0:	f108 38ff 	add.w	r8, r8, #4294967295
 800e8b4:	4606      	mov	r6, r0
 800e8b6:	460f      	mov	r7, r1
 800e8b8:	e798      	b.n	800e7ec <__kernel_rem_pio2+0x3c4>
 800e8ba:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800e8be:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800e8c2:	f7f1 fec5 	bl	8000650 <__aeabi_dmul>
 800e8c6:	4602      	mov	r2, r0
 800e8c8:	460b      	mov	r3, r1
 800e8ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e8ce:	f7f1 fd0d 	bl	80002ec <__adddf3>
 800e8d2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800e8d6:	f108 0801 	add.w	r8, r8, #1
 800e8da:	9b00      	ldr	r3, [sp, #0]
 800e8dc:	4598      	cmp	r8, r3
 800e8de:	dc02      	bgt.n	800e8e6 <__kernel_rem_pio2+0x4be>
 800e8e0:	9b04      	ldr	r3, [sp, #16]
 800e8e2:	4598      	cmp	r8, r3
 800e8e4:	dde9      	ble.n	800e8ba <__kernel_rem_pio2+0x492>
 800e8e6:	9b04      	ldr	r3, [sp, #16]
 800e8e8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800e8ec:	3301      	adds	r3, #1
 800e8ee:	ecaa 7b02 	vstmia	sl!, {d7}
 800e8f2:	9304      	str	r3, [sp, #16]
 800e8f4:	e784      	b.n	800e800 <__kernel_rem_pio2+0x3d8>
 800e8f6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e8f8:	2b03      	cmp	r3, #3
 800e8fa:	d85d      	bhi.n	800e9b8 <__kernel_rem_pio2+0x590>
 800e8fc:	e8df f003 	tbb	[pc, r3]
 800e900:	0226264b 	.word	0x0226264b
 800e904:	ab98      	add	r3, sp, #608	; 0x260
 800e906:	441d      	add	r5, r3
 800e908:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800e90c:	462e      	mov	r6, r5
 800e90e:	46a2      	mov	sl, r4
 800e910:	f1ba 0f00 	cmp.w	sl, #0
 800e914:	dc6e      	bgt.n	800e9f4 <__kernel_rem_pio2+0x5cc>
 800e916:	462e      	mov	r6, r5
 800e918:	46a2      	mov	sl, r4
 800e91a:	f1ba 0f01 	cmp.w	sl, #1
 800e91e:	f300 808a 	bgt.w	800ea36 <__kernel_rem_pio2+0x60e>
 800e922:	2000      	movs	r0, #0
 800e924:	2100      	movs	r1, #0
 800e926:	2c01      	cmp	r4, #1
 800e928:	f300 80a6 	bgt.w	800ea78 <__kernel_rem_pio2+0x650>
 800e92c:	f1bb 0f00 	cmp.w	fp, #0
 800e930:	f040 80a8 	bne.w	800ea84 <__kernel_rem_pio2+0x65c>
 800e934:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800e938:	9c02      	ldr	r4, [sp, #8]
 800e93a:	e9c4 2300 	strd	r2, r3, [r4]
 800e93e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800e942:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800e946:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800e94a:	e035      	b.n	800e9b8 <__kernel_rem_pio2+0x590>
 800e94c:	3508      	adds	r5, #8
 800e94e:	ab48      	add	r3, sp, #288	; 0x120
 800e950:	441d      	add	r5, r3
 800e952:	4626      	mov	r6, r4
 800e954:	2000      	movs	r0, #0
 800e956:	2100      	movs	r1, #0
 800e958:	2e00      	cmp	r6, #0
 800e95a:	da3c      	bge.n	800e9d6 <__kernel_rem_pio2+0x5ae>
 800e95c:	f1bb 0f00 	cmp.w	fp, #0
 800e960:	d03f      	beq.n	800e9e2 <__kernel_rem_pio2+0x5ba>
 800e962:	4602      	mov	r2, r0
 800e964:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e968:	9d02      	ldr	r5, [sp, #8]
 800e96a:	e9c5 2300 	strd	r2, r3, [r5]
 800e96e:	4602      	mov	r2, r0
 800e970:	460b      	mov	r3, r1
 800e972:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800e976:	f7f1 fcb7 	bl	80002e8 <__aeabi_dsub>
 800e97a:	ae4a      	add	r6, sp, #296	; 0x128
 800e97c:	2501      	movs	r5, #1
 800e97e:	42ac      	cmp	r4, r5
 800e980:	da32      	bge.n	800e9e8 <__kernel_rem_pio2+0x5c0>
 800e982:	f1bb 0f00 	cmp.w	fp, #0
 800e986:	d002      	beq.n	800e98e <__kernel_rem_pio2+0x566>
 800e988:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e98c:	4619      	mov	r1, r3
 800e98e:	9b02      	ldr	r3, [sp, #8]
 800e990:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e994:	e010      	b.n	800e9b8 <__kernel_rem_pio2+0x590>
 800e996:	ab98      	add	r3, sp, #608	; 0x260
 800e998:	441d      	add	r5, r3
 800e99a:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800e99e:	2000      	movs	r0, #0
 800e9a0:	2100      	movs	r1, #0
 800e9a2:	2c00      	cmp	r4, #0
 800e9a4:	da11      	bge.n	800e9ca <__kernel_rem_pio2+0x5a2>
 800e9a6:	f1bb 0f00 	cmp.w	fp, #0
 800e9aa:	d002      	beq.n	800e9b2 <__kernel_rem_pio2+0x58a>
 800e9ac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e9b0:	4619      	mov	r1, r3
 800e9b2:	9b02      	ldr	r3, [sp, #8]
 800e9b4:	e9c3 0100 	strd	r0, r1, [r3]
 800e9b8:	9b03      	ldr	r3, [sp, #12]
 800e9ba:	f003 0007 	and.w	r0, r3, #7
 800e9be:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800e9c2:	ecbd 8b02 	vpop	{d8}
 800e9c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9ca:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e9ce:	f7f1 fc8d 	bl	80002ec <__adddf3>
 800e9d2:	3c01      	subs	r4, #1
 800e9d4:	e7e5      	b.n	800e9a2 <__kernel_rem_pio2+0x57a>
 800e9d6:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800e9da:	f7f1 fc87 	bl	80002ec <__adddf3>
 800e9de:	3e01      	subs	r6, #1
 800e9e0:	e7ba      	b.n	800e958 <__kernel_rem_pio2+0x530>
 800e9e2:	4602      	mov	r2, r0
 800e9e4:	460b      	mov	r3, r1
 800e9e6:	e7bf      	b.n	800e968 <__kernel_rem_pio2+0x540>
 800e9e8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800e9ec:	f7f1 fc7e 	bl	80002ec <__adddf3>
 800e9f0:	3501      	adds	r5, #1
 800e9f2:	e7c4      	b.n	800e97e <__kernel_rem_pio2+0x556>
 800e9f4:	ed16 7b02 	vldr	d7, [r6, #-8]
 800e9f8:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800e9fc:	ec53 2b17 	vmov	r2, r3, d7
 800ea00:	4640      	mov	r0, r8
 800ea02:	4649      	mov	r1, r9
 800ea04:	ed8d 7b00 	vstr	d7, [sp]
 800ea08:	f7f1 fc70 	bl	80002ec <__adddf3>
 800ea0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ea10:	4602      	mov	r2, r0
 800ea12:	460b      	mov	r3, r1
 800ea14:	4640      	mov	r0, r8
 800ea16:	4649      	mov	r1, r9
 800ea18:	f7f1 fc66 	bl	80002e8 <__aeabi_dsub>
 800ea1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea20:	f7f1 fc64 	bl	80002ec <__adddf3>
 800ea24:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ea28:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800ea2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea30:	ed06 7b02 	vstr	d7, [r6, #-8]
 800ea34:	e76c      	b.n	800e910 <__kernel_rem_pio2+0x4e8>
 800ea36:	ed16 7b02 	vldr	d7, [r6, #-8]
 800ea3a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800ea3e:	ec53 2b17 	vmov	r2, r3, d7
 800ea42:	4640      	mov	r0, r8
 800ea44:	4649      	mov	r1, r9
 800ea46:	ed8d 7b00 	vstr	d7, [sp]
 800ea4a:	f7f1 fc4f 	bl	80002ec <__adddf3>
 800ea4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ea52:	4602      	mov	r2, r0
 800ea54:	460b      	mov	r3, r1
 800ea56:	4640      	mov	r0, r8
 800ea58:	4649      	mov	r1, r9
 800ea5a:	f7f1 fc45 	bl	80002e8 <__aeabi_dsub>
 800ea5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ea62:	f7f1 fc43 	bl	80002ec <__adddf3>
 800ea66:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ea6a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800ea6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ea72:	ed06 7b02 	vstr	d7, [r6, #-8]
 800ea76:	e750      	b.n	800e91a <__kernel_rem_pio2+0x4f2>
 800ea78:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800ea7c:	f7f1 fc36 	bl	80002ec <__adddf3>
 800ea80:	3c01      	subs	r4, #1
 800ea82:	e750      	b.n	800e926 <__kernel_rem_pio2+0x4fe>
 800ea84:	9a02      	ldr	r2, [sp, #8]
 800ea86:	683b      	ldr	r3, [r7, #0]
 800ea88:	6013      	str	r3, [r2, #0]
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	6110      	str	r0, [r2, #16]
 800ea8e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ea92:	6053      	str	r3, [r2, #4]
 800ea94:	68bb      	ldr	r3, [r7, #8]
 800ea96:	6093      	str	r3, [r2, #8]
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ea9e:	60d3      	str	r3, [r2, #12]
 800eaa0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eaa4:	6153      	str	r3, [r2, #20]
 800eaa6:	e787      	b.n	800e9b8 <__kernel_rem_pio2+0x590>
 800eaa8:	00000000 	.word	0x00000000
 800eaac:	3ff00000 	.word	0x3ff00000
	...
 800eab8:	0800fa40 	.word	0x0800fa40
 800eabc:	41700000 	.word	0x41700000
 800eac0:	3e700000 	.word	0x3e700000
 800eac4:	00000000 	.word	0x00000000

0800eac8 <__kernel_sin>:
 800eac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eacc:	ec55 4b10 	vmov	r4, r5, d0
 800ead0:	b085      	sub	sp, #20
 800ead2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ead6:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800eada:	ed8d 1b00 	vstr	d1, [sp]
 800eade:	9002      	str	r0, [sp, #8]
 800eae0:	da06      	bge.n	800eaf0 <__kernel_sin+0x28>
 800eae2:	ee10 0a10 	vmov	r0, s0
 800eae6:	4629      	mov	r1, r5
 800eae8:	f7f2 f862 	bl	8000bb0 <__aeabi_d2iz>
 800eaec:	2800      	cmp	r0, #0
 800eaee:	d051      	beq.n	800eb94 <__kernel_sin+0xcc>
 800eaf0:	4622      	mov	r2, r4
 800eaf2:	462b      	mov	r3, r5
 800eaf4:	4620      	mov	r0, r4
 800eaf6:	4629      	mov	r1, r5
 800eaf8:	f7f1 fdaa 	bl	8000650 <__aeabi_dmul>
 800eafc:	4682      	mov	sl, r0
 800eafe:	468b      	mov	fp, r1
 800eb00:	4602      	mov	r2, r0
 800eb02:	460b      	mov	r3, r1
 800eb04:	4620      	mov	r0, r4
 800eb06:	4629      	mov	r1, r5
 800eb08:	f7f1 fda2 	bl	8000650 <__aeabi_dmul>
 800eb0c:	a341      	add	r3, pc, #260	; (adr r3, 800ec14 <__kernel_sin+0x14c>)
 800eb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb12:	4680      	mov	r8, r0
 800eb14:	4689      	mov	r9, r1
 800eb16:	4650      	mov	r0, sl
 800eb18:	4659      	mov	r1, fp
 800eb1a:	f7f1 fd99 	bl	8000650 <__aeabi_dmul>
 800eb1e:	a33f      	add	r3, pc, #252	; (adr r3, 800ec1c <__kernel_sin+0x154>)
 800eb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb24:	f7f1 fbe0 	bl	80002e8 <__aeabi_dsub>
 800eb28:	4652      	mov	r2, sl
 800eb2a:	465b      	mov	r3, fp
 800eb2c:	f7f1 fd90 	bl	8000650 <__aeabi_dmul>
 800eb30:	a33c      	add	r3, pc, #240	; (adr r3, 800ec24 <__kernel_sin+0x15c>)
 800eb32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb36:	f7f1 fbd9 	bl	80002ec <__adddf3>
 800eb3a:	4652      	mov	r2, sl
 800eb3c:	465b      	mov	r3, fp
 800eb3e:	f7f1 fd87 	bl	8000650 <__aeabi_dmul>
 800eb42:	a33a      	add	r3, pc, #232	; (adr r3, 800ec2c <__kernel_sin+0x164>)
 800eb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb48:	f7f1 fbce 	bl	80002e8 <__aeabi_dsub>
 800eb4c:	4652      	mov	r2, sl
 800eb4e:	465b      	mov	r3, fp
 800eb50:	f7f1 fd7e 	bl	8000650 <__aeabi_dmul>
 800eb54:	a337      	add	r3, pc, #220	; (adr r3, 800ec34 <__kernel_sin+0x16c>)
 800eb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb5a:	f7f1 fbc7 	bl	80002ec <__adddf3>
 800eb5e:	9b02      	ldr	r3, [sp, #8]
 800eb60:	4606      	mov	r6, r0
 800eb62:	460f      	mov	r7, r1
 800eb64:	b9db      	cbnz	r3, 800eb9e <__kernel_sin+0xd6>
 800eb66:	4602      	mov	r2, r0
 800eb68:	460b      	mov	r3, r1
 800eb6a:	4650      	mov	r0, sl
 800eb6c:	4659      	mov	r1, fp
 800eb6e:	f7f1 fd6f 	bl	8000650 <__aeabi_dmul>
 800eb72:	a325      	add	r3, pc, #148	; (adr r3, 800ec08 <__kernel_sin+0x140>)
 800eb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb78:	f7f1 fbb6 	bl	80002e8 <__aeabi_dsub>
 800eb7c:	4642      	mov	r2, r8
 800eb7e:	464b      	mov	r3, r9
 800eb80:	f7f1 fd66 	bl	8000650 <__aeabi_dmul>
 800eb84:	4602      	mov	r2, r0
 800eb86:	460b      	mov	r3, r1
 800eb88:	4620      	mov	r0, r4
 800eb8a:	4629      	mov	r1, r5
 800eb8c:	f7f1 fbae 	bl	80002ec <__adddf3>
 800eb90:	4604      	mov	r4, r0
 800eb92:	460d      	mov	r5, r1
 800eb94:	ec45 4b10 	vmov	d0, r4, r5
 800eb98:	b005      	add	sp, #20
 800eb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb9e:	2200      	movs	r2, #0
 800eba0:	4b1b      	ldr	r3, [pc, #108]	; (800ec10 <__kernel_sin+0x148>)
 800eba2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eba6:	f7f1 fd53 	bl	8000650 <__aeabi_dmul>
 800ebaa:	4632      	mov	r2, r6
 800ebac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ebb0:	463b      	mov	r3, r7
 800ebb2:	4640      	mov	r0, r8
 800ebb4:	4649      	mov	r1, r9
 800ebb6:	f7f1 fd4b 	bl	8000650 <__aeabi_dmul>
 800ebba:	4602      	mov	r2, r0
 800ebbc:	460b      	mov	r3, r1
 800ebbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebc2:	f7f1 fb91 	bl	80002e8 <__aeabi_dsub>
 800ebc6:	4652      	mov	r2, sl
 800ebc8:	465b      	mov	r3, fp
 800ebca:	f7f1 fd41 	bl	8000650 <__aeabi_dmul>
 800ebce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ebd2:	f7f1 fb89 	bl	80002e8 <__aeabi_dsub>
 800ebd6:	a30c      	add	r3, pc, #48	; (adr r3, 800ec08 <__kernel_sin+0x140>)
 800ebd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebdc:	4606      	mov	r6, r0
 800ebde:	460f      	mov	r7, r1
 800ebe0:	4640      	mov	r0, r8
 800ebe2:	4649      	mov	r1, r9
 800ebe4:	f7f1 fd34 	bl	8000650 <__aeabi_dmul>
 800ebe8:	4602      	mov	r2, r0
 800ebea:	460b      	mov	r3, r1
 800ebec:	4630      	mov	r0, r6
 800ebee:	4639      	mov	r1, r7
 800ebf0:	f7f1 fb7c 	bl	80002ec <__adddf3>
 800ebf4:	4602      	mov	r2, r0
 800ebf6:	460b      	mov	r3, r1
 800ebf8:	4620      	mov	r0, r4
 800ebfa:	4629      	mov	r1, r5
 800ebfc:	f7f1 fb74 	bl	80002e8 <__aeabi_dsub>
 800ec00:	e7c6      	b.n	800eb90 <__kernel_sin+0xc8>
 800ec02:	bf00      	nop
 800ec04:	f3af 8000 	nop.w
 800ec08:	55555549 	.word	0x55555549
 800ec0c:	3fc55555 	.word	0x3fc55555
 800ec10:	3fe00000 	.word	0x3fe00000
 800ec14:	5acfd57c 	.word	0x5acfd57c
 800ec18:	3de5d93a 	.word	0x3de5d93a
 800ec1c:	8a2b9ceb 	.word	0x8a2b9ceb
 800ec20:	3e5ae5e6 	.word	0x3e5ae5e6
 800ec24:	57b1fe7d 	.word	0x57b1fe7d
 800ec28:	3ec71de3 	.word	0x3ec71de3
 800ec2c:	19c161d5 	.word	0x19c161d5
 800ec30:	3f2a01a0 	.word	0x3f2a01a0
 800ec34:	1110f8a6 	.word	0x1110f8a6
 800ec38:	3f811111 	.word	0x3f811111

0800ec3c <matherr>:
 800ec3c:	2000      	movs	r0, #0
 800ec3e:	4770      	bx	lr

0800ec40 <nan>:
 800ec40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ec48 <nan+0x8>
 800ec44:	4770      	bx	lr
 800ec46:	bf00      	nop
 800ec48:	00000000 	.word	0x00000000
 800ec4c:	7ff80000 	.word	0x7ff80000

0800ec50 <scalbn>:
 800ec50:	b570      	push	{r4, r5, r6, lr}
 800ec52:	ec55 4b10 	vmov	r4, r5, d0
 800ec56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ec5a:	4606      	mov	r6, r0
 800ec5c:	462b      	mov	r3, r5
 800ec5e:	b9b2      	cbnz	r2, 800ec8e <scalbn+0x3e>
 800ec60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ec64:	4323      	orrs	r3, r4
 800ec66:	d03c      	beq.n	800ece2 <scalbn+0x92>
 800ec68:	2200      	movs	r2, #0
 800ec6a:	4b33      	ldr	r3, [pc, #204]	; (800ed38 <scalbn+0xe8>)
 800ec6c:	4629      	mov	r1, r5
 800ec6e:	ee10 0a10 	vmov	r0, s0
 800ec72:	f7f1 fced 	bl	8000650 <__aeabi_dmul>
 800ec76:	4a31      	ldr	r2, [pc, #196]	; (800ed3c <scalbn+0xec>)
 800ec78:	4296      	cmp	r6, r2
 800ec7a:	4604      	mov	r4, r0
 800ec7c:	460d      	mov	r5, r1
 800ec7e:	460b      	mov	r3, r1
 800ec80:	da13      	bge.n	800ecaa <scalbn+0x5a>
 800ec82:	a329      	add	r3, pc, #164	; (adr r3, 800ed28 <scalbn+0xd8>)
 800ec84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec88:	f7f1 fce2 	bl	8000650 <__aeabi_dmul>
 800ec8c:	e00a      	b.n	800eca4 <scalbn+0x54>
 800ec8e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ec92:	428a      	cmp	r2, r1
 800ec94:	d10c      	bne.n	800ecb0 <scalbn+0x60>
 800ec96:	ee10 2a10 	vmov	r2, s0
 800ec9a:	462b      	mov	r3, r5
 800ec9c:	4620      	mov	r0, r4
 800ec9e:	4629      	mov	r1, r5
 800eca0:	f7f1 fb24 	bl	80002ec <__adddf3>
 800eca4:	4604      	mov	r4, r0
 800eca6:	460d      	mov	r5, r1
 800eca8:	e01b      	b.n	800ece2 <scalbn+0x92>
 800ecaa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ecae:	3a36      	subs	r2, #54	; 0x36
 800ecb0:	4432      	add	r2, r6
 800ecb2:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ecb6:	428a      	cmp	r2, r1
 800ecb8:	dd0b      	ble.n	800ecd2 <scalbn+0x82>
 800ecba:	ec45 4b11 	vmov	d1, r4, r5
 800ecbe:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800ed30 <scalbn+0xe0>
 800ecc2:	f000 f83f 	bl	800ed44 <copysign>
 800ecc6:	a31a      	add	r3, pc, #104	; (adr r3, 800ed30 <scalbn+0xe0>)
 800ecc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eccc:	ec51 0b10 	vmov	r0, r1, d0
 800ecd0:	e7da      	b.n	800ec88 <scalbn+0x38>
 800ecd2:	2a00      	cmp	r2, #0
 800ecd4:	dd08      	ble.n	800ece8 <scalbn+0x98>
 800ecd6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ecda:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ecde:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ece2:	ec45 4b10 	vmov	d0, r4, r5
 800ece6:	bd70      	pop	{r4, r5, r6, pc}
 800ece8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ecec:	da0d      	bge.n	800ed0a <scalbn+0xba>
 800ecee:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ecf2:	429e      	cmp	r6, r3
 800ecf4:	ec45 4b11 	vmov	d1, r4, r5
 800ecf8:	dce1      	bgt.n	800ecbe <scalbn+0x6e>
 800ecfa:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800ed28 <scalbn+0xd8>
 800ecfe:	f000 f821 	bl	800ed44 <copysign>
 800ed02:	a309      	add	r3, pc, #36	; (adr r3, 800ed28 <scalbn+0xd8>)
 800ed04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed08:	e7e0      	b.n	800eccc <scalbn+0x7c>
 800ed0a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ed0e:	3236      	adds	r2, #54	; 0x36
 800ed10:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ed14:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ed18:	4620      	mov	r0, r4
 800ed1a:	4629      	mov	r1, r5
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	4b08      	ldr	r3, [pc, #32]	; (800ed40 <scalbn+0xf0>)
 800ed20:	e7b2      	b.n	800ec88 <scalbn+0x38>
 800ed22:	bf00      	nop
 800ed24:	f3af 8000 	nop.w
 800ed28:	c2f8f359 	.word	0xc2f8f359
 800ed2c:	01a56e1f 	.word	0x01a56e1f
 800ed30:	8800759c 	.word	0x8800759c
 800ed34:	7e37e43c 	.word	0x7e37e43c
 800ed38:	43500000 	.word	0x43500000
 800ed3c:	ffff3cb0 	.word	0xffff3cb0
 800ed40:	3c900000 	.word	0x3c900000

0800ed44 <copysign>:
 800ed44:	ec53 2b10 	vmov	r2, r3, d0
 800ed48:	ee11 0a90 	vmov	r0, s3
 800ed4c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ed50:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ed54:	ea41 0300 	orr.w	r3, r1, r0
 800ed58:	ec43 2b10 	vmov	d0, r2, r3
 800ed5c:	4770      	bx	lr
	...

0800ed60 <_init>:
 800ed60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed62:	bf00      	nop
 800ed64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed66:	bc08      	pop	{r3}
 800ed68:	469e      	mov	lr, r3
 800ed6a:	4770      	bx	lr

0800ed6c <_fini>:
 800ed6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed6e:	bf00      	nop
 800ed70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ed72:	bc08      	pop	{r3}
 800ed74:	469e      	mov	lr, r3
 800ed76:	4770      	bx	lr
