// Seed: 563982772
module module_0;
  logic id_1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output tri  id_3,
    output wor  id_4,
    input  tri1 id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_0 (
    output tri1 module_2,
    input supply1 id_1,
    output wire id_2,
    input tri id_3,
    input tri0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    input tri1 id_14,
    input tri id_15,
    input tri0 id_16,
    input supply1 id_17
);
  assign id_5 = id_11;
  module_0 modCall_1 ();
endmodule
