# Reading D:/apps/quartus-19.1/modelsim_ase/tcl/vsim/pref.tcl
# do 1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/apps/quartus-19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {1.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:47:51 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." 1.vo 
# -- Compiling module \1 
# -- Compiling module hard_block
# 
# Top level modules:
# 	\1 
# End time: 00:47:51 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript {work.\1 } -L altera_ver -L fiftyfivenm_ver
# vsim -gui -l msim_transcript work.\1  -L altera_ver -L fiftyfivenm_ver 
# Start time: 00:48:24 on Apr 28,2023
# Loading work.\1 
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_clkctrl
# Loading fiftyfivenm_ver.fiftyfivenm_mux41
# Loading fiftyfivenm_ver.fiftyfivenm_ena_reg
# Loading altera_ver.dffeas
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) 1.vo(861): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /\1 /\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) 1.vo(861): [TFMPC] - Missing connection for port 'clk_dft'.
# ** Warning: (vsim-3017) 1.vo(884): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /\1 /\~QUARTUS_CREATED_ADC2~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) 1.vo(884): [TFMPC] - Missing connection for port 'clk_dft'.
add wave -position end  sim:/\1 /GPIO
add wave -position end  sim:/\1 /SW
add wave -position end  sim:/\1 /MAX10_CLK1_50
add wave -position end  sim:/\1 /HEX0
force -freeze {sim:/\1 /MAX10_CLK1_50} 1 0, 0 {10000 ps} -r {20 ns}
force -drive {sim:/\1 /SW} 0 0
run 220 ns
run 440 ns
# End time: 00:59:49 on Apr 28,2023, Elapsed time: 0:11:25
# Errors: 0, Warnings: 4
