Warning (10268): Verilog HDL information at FSM.sv(16): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/FSM/FSM.sv Line: 16
Warning (10268): Verilog HDL information at cnt_div.sv(17): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Verilog_SV/lab_1s/cnt_div/cnt_div.sv Line: 17
Warning (10268): Verilog HDL information at d_rg.sv(13): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/Verilog_SV/lab_2s/d_rg.sv Line: 13
