// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_1::ap_ST_fsm_state16 = "1000000";
const bool depthwise_conv2d_fix_1::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1 = "1";
const bool depthwise_conv2d_fix_1::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_4 = "100";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_5 = "101";
const sc_lv<1> depthwise_conv2d_fix_1::ap_const_lv1_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_0 = "00000000000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_0 = "0000";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_0 = "00000000";
const sc_lv<3> depthwise_conv2d_fix_1::ap_const_lv3_0 = "000";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_1 = "1";
const sc_lv<11> depthwise_conv2d_fix_1::ap_const_lv11_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_2 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_3 = "11";
const sc_lv<8> depthwise_conv2d_fix_1::ap_const_lv8_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_1 = "1";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_4 = "100";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_5 = "101";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_6 = "110";
const sc_lv<4> depthwise_conv2d_fix_1::ap_const_lv4_2 = "10";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_7 = "111";
const sc_lv<7> depthwise_conv2d_fix_1::ap_const_lv7_8 = "1000";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_1::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_1::depthwise_conv2d_fix_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68 = new network_mac_muladd_5ns_7ns_4ns_11_1_1<1,1,5,7,4,11>("network_mac_muladd_5ns_7ns_4ns_11_1_1_U68");
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->din0(grp_fu_1058_p0);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->din1(grp_fu_1058_p1);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->din2(grp_fu_1058_p2);
    network_mac_muladd_5ns_7ns_4ns_11_1_1_U68->dout(grp_fu_1058_p3);
    network_mul_mul_16s_16s_30_1_1_U69 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U69");
    network_mul_mul_16s_16s_30_1_1_U69->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U69->din1(kernel_load_reg_1285);
    network_mul_mul_16s_16s_30_1_1_U69->dout(mul_ln40_9_fu_1064_p2);
    network_mul_mul_16s_16s_30_1_1_U70 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U70");
    network_mul_mul_16s_16s_30_1_1_U70->din0(reg_361);
    network_mul_mul_16s_16s_30_1_1_U70->din1(kernel_load_10_reg_1331);
    network_mul_mul_16s_16s_30_1_1_U70->dout(mul_ln40_11_fu_1070_p2);
    network_mul_mul_16s_16s_30_1_1_U71 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U71");
    network_mul_mul_16s_16s_30_1_1_U71->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U71->din1(kernel_load_9_reg_1380);
    network_mul_mul_16s_16s_30_1_1_U71->dout(mul_ln40_10_fu_1076_p2);
    network_mul_mul_16s_16s_30_1_1_U72 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U72");
    network_mul_mul_16s_16s_30_1_1_U72->din0(reg_361);
    network_mul_mul_16s_16s_30_1_1_U72->din1(kernel_load_11_reg_1336);
    network_mul_mul_16s_16s_30_1_1_U72->dout(mul_ln40_12_fu_1082_p2);
    network_mul_mul_16s_16s_30_1_1_U73 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U73");
    network_mul_mul_16s_16s_30_1_1_U73->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U73->din1(kernel_load_12_reg_1385);
    network_mul_mul_16s_16s_30_1_1_U73->dout(mul_ln40_13_fu_1088_p2);
    network_mul_mul_16s_16s_30_1_1_U74 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U74");
    network_mul_mul_16s_16s_30_1_1_U74->din0(reg_361);
    network_mul_mul_16s_16s_30_1_1_U74->din1(kernel_load_13_reg_1457);
    network_mul_mul_16s_16s_30_1_1_U74->dout(mul_ln40_14_fu_1094_p2);
    network_mul_mul_16s_16s_30_1_1_U75 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U75");
    network_mul_mul_16s_16s_30_1_1_U75->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U75->din1(kernel_load_14_reg_1462);
    network_mul_mul_16s_16s_30_1_1_U75->dout(mul_ln40_15_fu_1100_p2);
    network_mul_mul_16s_16s_30_1_1_U76 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U76");
    network_mul_mul_16s_16s_30_1_1_U76->din0(reg_361);
    network_mul_mul_16s_16s_30_1_1_U76->din1(kernel_load_15_reg_1503);
    network_mul_mul_16s_16s_30_1_1_U76->dout(mul_ln40_16_fu_1106_p2);
    network_mul_mul_16s_16s_30_1_1_U77 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U77");
    network_mul_mul_16s_16s_30_1_1_U77->din0(reg_356);
    network_mul_mul_16s_16s_30_1_1_U77->din1(kernel_load_16_reg_1508);
    network_mul_mul_16s_16s_30_1_1_U77->dout(mul_ln40_17_fu_1112_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln23_fu_514_p2);
    sensitive << ( indvar_flatten48_reg_298 );

    SC_METHOD(thread_add_ln24_10_fu_608_p2);
    sensitive << ( zext_ln24_19_reg_1228 );

    SC_METHOD(thread_add_ln24_11_fu_676_p2);
    sensitive << ( zext_ln24_19_reg_1228 );

    SC_METHOD(thread_add_ln24_12_fu_681_p2);
    sensitive << ( zext_ln24_19_reg_1228 );

    SC_METHOD(thread_add_ln24_13_fu_720_p2);
    sensitive << ( zext_ln24_19_reg_1228 );

    SC_METHOD(thread_add_ln24_14_fu_725_p2);
    sensitive << ( zext_ln24_19_reg_1228 );

    SC_METHOD(thread_add_ln24_8_fu_537_p2);
    sensitive << ( zext_ln24_19_fu_534_p1 );

    SC_METHOD(thread_add_ln24_9_fu_543_p2);
    sensitive << ( zext_ln24_19_fu_534_p1 );

    SC_METHOD(thread_add_ln24_fu_595_p2);
    sensitive << ( zext_ln24_19_reg_1228 );

    SC_METHOD(thread_add_ln27_2_fu_486_p2);
    sensitive << ( zext_ln27_4_fu_470_p1 );
    sensitive << ( shl_ln27_mid1_fu_478_p3 );

    SC_METHOD(thread_add_ln27_fu_438_p2);
    sensitive << ( zext_ln27_fu_422_p1 );
    sensitive << ( shl_ln_fu_430_p3 );

    SC_METHOD(thread_add_ln32_2_fu_589_p2);
    sensitive << ( indvar_flatten_reg_322 );

    SC_METHOD(thread_add_ln40_12_fu_800_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1356 );
    sensitive << ( zext_ln40_15_fu_797_p1 );

    SC_METHOD(thread_add_ln40_13_fu_707_p2);
    sensitive << ( out_w_0_mid2_reg_1273 );

    SC_METHOD(thread_add_ln40_14_fu_765_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1356 );
    sensitive << ( zext_ln40_17_fu_762_p1 );

    SC_METHOD(thread_add_ln40_15_fu_810_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1363 );
    sensitive << ( zext_ln40_13_reg_1423 );

    SC_METHOD(thread_add_ln40_16_fu_837_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1363 );
    sensitive << ( zext_ln40_15_reg_1482 );

    SC_METHOD(thread_add_ln40_17_fu_846_p2);
    sensitive << ( tmp10_1_0_mid2_reg_1363 );
    sensitive << ( zext_ln40_17_reg_1441 );

    SC_METHOD(thread_add_ln40_18_fu_855_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1416 );
    sensitive << ( zext_ln40_13_reg_1423 );

    SC_METHOD(thread_add_ln40_19_fu_859_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1416 );
    sensitive << ( zext_ln40_15_reg_1482 );

    SC_METHOD(thread_add_ln40_20_fu_863_p2);
    sensitive << ( tmp10_2_0_mid2_reg_1416 );
    sensitive << ( zext_ln40_17_reg_1441 );

    SC_METHOD(thread_add_ln40_fu_747_p2);
    sensitive << ( tmp10_0_0_mid2_reg_1356 );
    sensitive << ( zext_ln40_13_fu_744_p1 );

    SC_METHOD(thread_add_ln48_10_fu_949_p2);
    sensitive << ( trunc_ln48_s_reg_1558 );
    sensitive << ( trunc_ln48_8_fu_928_p4 );

    SC_METHOD(thread_add_ln48_11_fu_986_p2);
    sensitive << ( trunc_ln48_9_reg_1583 );
    sensitive << ( add_ln48_10_reg_1603 );

    SC_METHOD(thread_add_ln48_12_fu_990_p2);
    sensitive << ( add_ln48_9_reg_1578 );
    sensitive << ( add_ln48_11_fu_986_p2 );

    SC_METHOD(thread_add_ln48_13_fu_995_p2);
    sensitive << ( trunc_ln48_2_fu_969_p4 );
    sensitive << ( trunc_ln48_1_fu_960_p4 );

    SC_METHOD(thread_add_ln48_14_fu_1035_p2);
    sensitive << ( trunc_ln48_4_reg_1633 );
    sensitive << ( trunc_ln48_5_fu_1026_p4 );

    SC_METHOD(thread_add_ln48_15_fu_1040_p2);
    sensitive << ( trunc_ln48_3_reg_1628 );
    sensitive << ( add_ln48_14_fu_1035_p2 );

    SC_METHOD(thread_add_ln48_16_fu_1045_p2);
    sensitive << ( add_ln48_13_reg_1623 );
    sensitive << ( add_ln48_15_reg_1643 );

    SC_METHOD(thread_add_ln48_17_fu_1049_p2);
    sensitive << ( add_ln48_12_reg_1618 );
    sensitive << ( add_ln48_16_fu_1045_p2 );

    SC_METHOD(thread_add_ln48_9_fu_907_p2);
    sensitive << ( bias_q0 );
    sensitive << ( trunc_ln_fu_873_p4 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state16);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state14_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state15_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln23_reg_1174 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4);
    sensitive << ( indvar_flatten48_reg_298 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( add_ln23_reg_1213 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4);
    sensitive << ( indvar_flatten_reg_322 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( select_ln32_14_reg_1452 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_314_p4);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( select_ln24_9_reg_1410 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_338_p4);
    sensitive << ( out_h_0_reg_334 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( icmp_ln23_reg_1174_pp0_iter1_reg );
    sensitive << ( select_ln32_reg_1477 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_349_p4);
    sensitive << ( out_w_0_reg_345 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( icmp_ln23_reg_1174_pp0_iter1_reg );
    sensitive << ( out_w_reg_1435 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state16 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_18_fu_825_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );

    SC_METHOD(thread_empty_59_fu_386_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_61_fu_576_p2);
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( select_ln24_14_fu_564_p3 );

    SC_METHOD(thread_empty_fu_382_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_1058_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( zext_ln48_1_cast_reg_1137 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_1058_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_1058_p10 );

    SC_METHOD(thread_grp_fu_1058_p10);
    sensitive << ( tmp12_mid2_v_v_reg_1321 );

    SC_METHOD(thread_grp_fu_1058_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( zext_ln40_13_reg_1423 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_icmp_ln23_fu_454_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_2_reg_1152 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten48_phi_fu_302_p4 );

    SC_METHOD(thread_icmp_ln32_fu_465_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln4_reg_1147 );
    sensitive << ( icmp_ln23_fu_454_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_326_p4 );

    SC_METHOD(thread_icmp_ln33_2_fu_559_p2);
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( empty_reg_1142 );
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_349_p4 );

    SC_METHOD(thread_icmp_ln33_fu_412_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_382_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_18_fu_770_p1 );
    sensitive << ( zext_ln40_16_fu_805_p1 );
    sensitive << ( zext_ln40_20_fu_841_p1 );
    sensitive << ( zext_ln40_22_fu_899_p1 );
    sensitive << ( zext_ln40_24_fu_945_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln40_14_fu_752_p1 );
    sensitive << ( zext_ln40_19_fu_814_p1 );
    sensitive << ( zext_ln40_21_fu_850_p1 );
    sensitive << ( zext_ln40_23_fu_903_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln24_fu_530_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_12_fu_604_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_13_fu_672_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_15_fu_716_p1 );
    sensitive << ( zext_ln24_16_fu_781_p1 );

    SC_METHOD(thread_kernel_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln24_11_fu_600_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln24_10_fu_668_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln24_14_fu_712_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln24_17_fu_785_p1 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_kernel_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_mul_ln40_18_fu_549_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln48_4_fu_527_p1 );

    SC_METHOD(thread_mul_ln40_18_fu_549_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln40_reg_1118 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln40_18_fu_549_p2);
    sensitive << ( mul_ln40_18_fu_549_p0 );
    sensitive << ( mul_ln40_18_fu_549_p1 );

    SC_METHOD(thread_mul_ln40_fu_444_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln48_2_fu_418_p1 );

    SC_METHOD(thread_mul_ln40_fu_444_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln40_reg_1118 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln40_fu_444_p2);
    sensitive << ( mul_ln40_fu_444_p0 );
    sensitive << ( mul_ln40_fu_444_p1 );

    SC_METHOD(thread_mul_ln48_2_fu_554_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( zext_ln48_4_fu_527_p1 );

    SC_METHOD(thread_mul_ln48_2_fu_554_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln48_reg_1131 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln48_2_fu_554_p2);
    sensitive << ( mul_ln48_2_fu_554_p0 );
    sensitive << ( mul_ln48_2_fu_554_p1 );

    SC_METHOD(thread_mul_ln48_fu_449_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln48_2_fu_418_p1 );

    SC_METHOD(thread_mul_ln48_fu_449_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln48_reg_1131 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln48_fu_449_p2);
    sensitive << ( mul_ln48_fu_449_p0 );
    sensitive << ( mul_ln48_fu_449_p1 );

    SC_METHOD(thread_mul_ln4_fu_398_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_398_p00 );

    SC_METHOD(thread_mul_ln4_fu_398_p00);
    sensitive << ( empty_59_fu_386_p1 );

    SC_METHOD(thread_mul_ln4_fu_398_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln4_fu_398_p10 );

    SC_METHOD(thread_mul_ln4_fu_398_p10);
    sensitive << ( empty_fu_382_p1 );

    SC_METHOD(thread_mul_ln4_fu_398_p2);
    sensitive << ( mul_ln4_fu_398_p0 );
    sensitive << ( mul_ln4_fu_398_p1 );

    SC_METHOD(thread_out_d_fu_459_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_out_h_fu_570_p2);
    sensitive << ( select_ln24_fu_520_p3 );

    SC_METHOD(thread_out_w_0_mid2_fu_581_p3);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_349_p4 );
    sensitive << ( empty_61_fu_576_p2 );

    SC_METHOD(thread_out_w_fu_757_p2);
    sensitive << ( out_w_0_mid2_reg_1273 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln48_3_fu_1054_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( add_ln48_17_reg_1648 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );
    sensitive << ( icmp_ln23_reg_1174_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_select_ln24_10_fu_613_p3);
    sensitive << ( mul_ln40_reg_1162 );
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( mul_ln40_18_reg_1248 );

    SC_METHOD(thread_select_ln24_11_fu_618_p3);
    sensitive << ( mul_ln48_reg_1168 );
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( mul_ln48_2_reg_1254 );

    SC_METHOD(thread_select_ln24_12_fu_623_p3);
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( tmp_0_0_reg_1203 );
    sensitive << ( mul_ln40_18_reg_1248 );

    SC_METHOD(thread_select_ln24_13_fu_628_p3);
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( tmp11_reg_1208 );
    sensitive << ( mul_ln48_2_reg_1254 );

    SC_METHOD(thread_select_ln24_14_fu_564_p3);
    sensitive << ( icmp_ln33_reg_1157 );
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( icmp_ln33_2_fu_559_p2 );

    SC_METHOD(thread_select_ln24_8_fu_492_p3);
    sensitive << ( icmp_ln32_fu_465_p2 );
    sensitive << ( add_ln27_2_fu_486_p2 );
    sensitive << ( add_ln27_fu_438_p2 );

    SC_METHOD(thread_select_ln24_9_fu_730_p3);
    sensitive << ( out_d_0_reg_310 );
    sensitive << ( out_d_reg_1178 );
    sensitive << ( icmp_ln32_reg_1184 );

    SC_METHOD(thread_select_ln24_fu_520_p3);
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_338_p4 );

    SC_METHOD(thread_select_ln32_14_fu_775_p3);
    sensitive << ( icmp_ln32_reg_1184 );
    sensitive << ( add_ln32_2_reg_1280 );

    SC_METHOD(thread_select_ln32_fu_792_p3);
    sensitive << ( select_ln24_reg_1218 );
    sensitive << ( select_ln24_14_reg_1260 );
    sensitive << ( out_h_reg_1267 );

    SC_METHOD(thread_shl_ln27_mid1_fu_478_p3);
    sensitive << ( trunc_ln27_2_fu_474_p1 );

    SC_METHOD(thread_shl_ln_fu_430_p3);
    sensitive << ( trunc_ln27_fu_426_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_689_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln40_1_cast14_reg_1124 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_689_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( tmp10_0_0_mid2_fu_689_p10 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_689_p10);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1310 );

    SC_METHOD(thread_tmp10_0_0_mid2_fu_689_p2);
    sensitive << ( tmp10_0_0_mid2_fu_689_p0 );
    sensitive << ( tmp10_0_0_mid2_fu_689_p1 );

    SC_METHOD(thread_tmp10_0_0_mid2_v_v_fu_642_p3);
    sensitive << ( select_ln24_14_reg_1260 );
    sensitive << ( tmp_0_0_mid1_fu_636_p2 );
    sensitive << ( select_ln24_12_fu_623_p3 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_697_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln40_1_cast14_reg_1124 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_697_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( tmp10_1_0_mid2_fu_697_p10 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_697_p10);
    sensitive << ( tmp10_1_0_mid2_v_v_reg_1316 );

    SC_METHOD(thread_tmp10_1_0_mid2_fu_697_p2);
    sensitive << ( tmp10_1_0_mid2_fu_697_p0 );
    sensitive << ( tmp10_1_0_mid2_fu_697_p1 );

    SC_METHOD(thread_tmp10_1_0_mid2_v_v_fu_649_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_fu_642_p3 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_739_p0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( zext_ln40_1_cast14_reg_1124 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_739_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( tmp10_2_0_mid2_fu_739_p10 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_739_p10);
    sensitive << ( tmp10_2_0_mid2_v_v_reg_1370 );

    SC_METHOD(thread_tmp10_2_0_mid2_fu_739_p2);
    sensitive << ( tmp10_2_0_mid2_fu_739_p0 );
    sensitive << ( tmp10_2_0_mid2_fu_739_p1 );

    SC_METHOD(thread_tmp10_2_0_mid2_v_v_fu_702_p2);
    sensitive << ( tmp10_0_0_mid2_v_v_reg_1310 );

    SC_METHOD(thread_tmp11_fu_509_p2);
    sensitive << ( mul_ln48_reg_1168 );
    sensitive << ( zext_ln40_2_cast_fu_500_p1 );

    SC_METHOD(thread_tmp11_mid1_fu_655_p2);
    sensitive << ( zext_ln40_2_cast_mid_fu_633_p1 );
    sensitive << ( select_ln24_11_fu_618_p3 );

    SC_METHOD(thread_tmp12_mid2_v_v_fu_661_p3);
    sensitive << ( select_ln24_14_reg_1260 );
    sensitive << ( tmp11_mid1_fu_655_p2 );
    sensitive << ( select_ln24_13_fu_628_p3 );

    SC_METHOD(thread_tmp_0_0_fu_504_p2);
    sensitive << ( mul_ln40_reg_1162 );
    sensitive << ( zext_ln40_2_cast_fu_500_p1 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_636_p2);
    sensitive << ( zext_ln40_2_cast_mid_fu_633_p1 );
    sensitive << ( select_ln24_10_fu_613_p3 );

    SC_METHOD(thread_tmp_2_fu_404_p3);
    sensitive << ( mul_ln4_fu_398_p2 );

    SC_METHOD(thread_trunc_ln27_2_fu_474_p1);
    sensitive << ( out_d_fu_459_p2 );

    SC_METHOD(thread_trunc_ln27_fu_426_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_trunc_ln48_1_fu_960_p4);
    sensitive << ( mul_ln40_13_reg_1588 );

    SC_METHOD(thread_trunc_ln48_2_fu_969_p4);
    sensitive << ( mul_ln40_14_reg_1593 );

    SC_METHOD(thread_trunc_ln48_5_fu_1026_p4);
    sensitive << ( mul_ln40_17_reg_1638 );

    SC_METHOD(thread_trunc_ln48_8_fu_928_p4);
    sensitive << ( mul_ln40_12_reg_1563 );

    SC_METHOD(thread_trunc_ln_fu_873_p4);
    sensitive << ( mul_ln40_9_reg_1518 );

    SC_METHOD(thread_zext_ln24_10_fu_668_p1);
    sensitive << ( add_ln24_reg_1290 );

    SC_METHOD(thread_zext_ln24_11_fu_600_p1);
    sensitive << ( add_ln24_8_reg_1238 );

    SC_METHOD(thread_zext_ln24_12_fu_604_p1);
    sensitive << ( add_ln24_9_reg_1243 );

    SC_METHOD(thread_zext_ln24_13_fu_672_p1);
    sensitive << ( add_ln24_10_reg_1305 );

    SC_METHOD(thread_zext_ln24_14_fu_712_p1);
    sensitive << ( add_ln24_11_reg_1346 );

    SC_METHOD(thread_zext_ln24_15_fu_716_p1);
    sensitive << ( add_ln24_12_reg_1351 );

    SC_METHOD(thread_zext_ln24_16_fu_781_p1);
    sensitive << ( add_ln24_13_reg_1400 );

    SC_METHOD(thread_zext_ln24_17_fu_785_p1);
    sensitive << ( add_ln24_14_reg_1405 );

    SC_METHOD(thread_zext_ln24_18_fu_825_p1);
    sensitive << ( select_ln24_9_reg_1410 );

    SC_METHOD(thread_zext_ln24_19_fu_534_p1);
    sensitive << ( select_ln24_8_reg_1197 );

    SC_METHOD(thread_zext_ln24_fu_530_p1);
    sensitive << ( select_ln24_8_reg_1197 );

    SC_METHOD(thread_zext_ln27_4_fu_470_p1);
    sensitive << ( out_d_fu_459_p2 );

    SC_METHOD(thread_zext_ln27_fu_422_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln40_13_fu_744_p1);
    sensitive << ( out_w_0_mid2_reg_1273 );

    SC_METHOD(thread_zext_ln40_14_fu_752_p1);
    sensitive << ( add_ln40_fu_747_p2 );

    SC_METHOD(thread_zext_ln40_15_fu_797_p1);
    sensitive << ( out_w_reg_1435 );

    SC_METHOD(thread_zext_ln40_16_fu_805_p1);
    sensitive << ( add_ln40_12_fu_800_p2 );

    SC_METHOD(thread_zext_ln40_17_fu_762_p1);
    sensitive << ( add_ln40_13_reg_1375 );

    SC_METHOD(thread_zext_ln40_18_fu_770_p1);
    sensitive << ( add_ln40_14_fu_765_p2 );

    SC_METHOD(thread_zext_ln40_19_fu_814_p1);
    sensitive << ( add_ln40_15_fu_810_p2 );

    SC_METHOD(thread_zext_ln40_1_cast14_fu_370_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_zext_ln40_20_fu_841_p1);
    sensitive << ( add_ln40_16_fu_837_p2 );

    SC_METHOD(thread_zext_ln40_21_fu_850_p1);
    sensitive << ( add_ln40_17_fu_846_p2 );

    SC_METHOD(thread_zext_ln40_22_fu_899_p1);
    sensitive << ( add_ln40_18_reg_1538 );

    SC_METHOD(thread_zext_ln40_23_fu_903_p1);
    sensitive << ( add_ln40_19_reg_1543 );

    SC_METHOD(thread_zext_ln40_24_fu_945_p1);
    sensitive << ( add_ln40_20_reg_1548 );

    SC_METHOD(thread_zext_ln40_2_cast_fu_500_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_338_p4 );

    SC_METHOD(thread_zext_ln40_2_cast_mid_fu_633_p1);
    sensitive << ( out_h_reg_1267 );

    SC_METHOD(thread_zext_ln40_fu_366_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln48_1_cast_fu_378_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln48_2_fu_418_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_314_p4 );

    SC_METHOD(thread_zext_ln48_3_fu_1054_p1);
    sensitive << ( add_ln48_reg_1498_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln48_4_fu_527_p1);
    sensitive << ( out_d_reg_1178 );

    SC_METHOD(thread_zext_ln48_fu_374_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln23_reg_1174 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel_address1, "(port)kernel_address1");
    sc_trace(mVcdFile, kernel_ce1, "(port)kernel_ce1");
    sc_trace(mVcdFile, kernel_q1, "(port)kernel_q1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten48_reg_298, "indvar_flatten48_reg_298");
    sc_trace(mVcdFile, out_d_0_reg_310, "out_d_0_reg_310");
    sc_trace(mVcdFile, indvar_flatten_reg_322, "indvar_flatten_reg_322");
    sc_trace(mVcdFile, out_h_0_reg_334, "out_h_0_reg_334");
    sc_trace(mVcdFile, out_w_0_reg_345, "out_w_0_reg_345");
    sc_trace(mVcdFile, reg_356, "reg_356");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln23_reg_1174, "icmp_ln23_reg_1174");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage1_iter2, "ap_block_state13_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln23_reg_1174_pp0_iter1_reg, "icmp_ln23_reg_1174_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage2_iter2, "ap_block_state14_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage3_iter2, "ap_block_state15_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, reg_361, "reg_361");
    sc_trace(mVcdFile, zext_ln40_fu_366_p1, "zext_ln40_fu_366_p1");
    sc_trace(mVcdFile, zext_ln40_reg_1118, "zext_ln40_reg_1118");
    sc_trace(mVcdFile, zext_ln40_1_cast14_fu_370_p1, "zext_ln40_1_cast14_fu_370_p1");
    sc_trace(mVcdFile, zext_ln40_1_cast14_reg_1124, "zext_ln40_1_cast14_reg_1124");
    sc_trace(mVcdFile, zext_ln48_fu_374_p1, "zext_ln48_fu_374_p1");
    sc_trace(mVcdFile, zext_ln48_reg_1131, "zext_ln48_reg_1131");
    sc_trace(mVcdFile, zext_ln48_1_cast_fu_378_p1, "zext_ln48_1_cast_fu_378_p1");
    sc_trace(mVcdFile, zext_ln48_1_cast_reg_1137, "zext_ln48_1_cast_reg_1137");
    sc_trace(mVcdFile, empty_fu_382_p1, "empty_fu_382_p1");
    sc_trace(mVcdFile, empty_reg_1142, "empty_reg_1142");
    sc_trace(mVcdFile, mul_ln4_fu_398_p2, "mul_ln4_fu_398_p2");
    sc_trace(mVcdFile, mul_ln4_reg_1147, "mul_ln4_reg_1147");
    sc_trace(mVcdFile, tmp_2_fu_404_p3, "tmp_2_fu_404_p3");
    sc_trace(mVcdFile, tmp_2_reg_1152, "tmp_2_reg_1152");
    sc_trace(mVcdFile, icmp_ln33_fu_412_p2, "icmp_ln33_fu_412_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1157, "icmp_ln33_reg_1157");
    sc_trace(mVcdFile, mul_ln40_fu_444_p2, "mul_ln40_fu_444_p2");
    sc_trace(mVcdFile, mul_ln40_reg_1162, "mul_ln40_reg_1162");
    sc_trace(mVcdFile, mul_ln48_fu_449_p2, "mul_ln48_fu_449_p2");
    sc_trace(mVcdFile, mul_ln48_reg_1168, "mul_ln48_reg_1168");
    sc_trace(mVcdFile, icmp_ln23_fu_454_p2, "icmp_ln23_fu_454_p2");
    sc_trace(mVcdFile, icmp_ln23_reg_1174_pp0_iter2_reg, "icmp_ln23_reg_1174_pp0_iter2_reg");
    sc_trace(mVcdFile, out_d_fu_459_p2, "out_d_fu_459_p2");
    sc_trace(mVcdFile, out_d_reg_1178, "out_d_reg_1178");
    sc_trace(mVcdFile, icmp_ln32_fu_465_p2, "icmp_ln32_fu_465_p2");
    sc_trace(mVcdFile, icmp_ln32_reg_1184, "icmp_ln32_reg_1184");
    sc_trace(mVcdFile, select_ln24_8_fu_492_p3, "select_ln24_8_fu_492_p3");
    sc_trace(mVcdFile, select_ln24_8_reg_1197, "select_ln24_8_reg_1197");
    sc_trace(mVcdFile, tmp_0_0_fu_504_p2, "tmp_0_0_fu_504_p2");
    sc_trace(mVcdFile, tmp_0_0_reg_1203, "tmp_0_0_reg_1203");
    sc_trace(mVcdFile, tmp11_fu_509_p2, "tmp11_fu_509_p2");
    sc_trace(mVcdFile, tmp11_reg_1208, "tmp11_reg_1208");
    sc_trace(mVcdFile, add_ln23_fu_514_p2, "add_ln23_fu_514_p2");
    sc_trace(mVcdFile, add_ln23_reg_1213, "add_ln23_reg_1213");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln24_fu_520_p3, "select_ln24_fu_520_p3");
    sc_trace(mVcdFile, select_ln24_reg_1218, "select_ln24_reg_1218");
    sc_trace(mVcdFile, zext_ln24_19_fu_534_p1, "zext_ln24_19_fu_534_p1");
    sc_trace(mVcdFile, zext_ln24_19_reg_1228, "zext_ln24_19_reg_1228");
    sc_trace(mVcdFile, add_ln24_8_fu_537_p2, "add_ln24_8_fu_537_p2");
    sc_trace(mVcdFile, add_ln24_8_reg_1238, "add_ln24_8_reg_1238");
    sc_trace(mVcdFile, add_ln24_9_fu_543_p2, "add_ln24_9_fu_543_p2");
    sc_trace(mVcdFile, add_ln24_9_reg_1243, "add_ln24_9_reg_1243");
    sc_trace(mVcdFile, mul_ln40_18_fu_549_p2, "mul_ln40_18_fu_549_p2");
    sc_trace(mVcdFile, mul_ln40_18_reg_1248, "mul_ln40_18_reg_1248");
    sc_trace(mVcdFile, mul_ln48_2_fu_554_p2, "mul_ln48_2_fu_554_p2");
    sc_trace(mVcdFile, mul_ln48_2_reg_1254, "mul_ln48_2_reg_1254");
    sc_trace(mVcdFile, select_ln24_14_fu_564_p3, "select_ln24_14_fu_564_p3");
    sc_trace(mVcdFile, select_ln24_14_reg_1260, "select_ln24_14_reg_1260");
    sc_trace(mVcdFile, out_h_fu_570_p2, "out_h_fu_570_p2");
    sc_trace(mVcdFile, out_h_reg_1267, "out_h_reg_1267");
    sc_trace(mVcdFile, out_w_0_mid2_fu_581_p3, "out_w_0_mid2_fu_581_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1273, "out_w_0_mid2_reg_1273");
    sc_trace(mVcdFile, add_ln32_2_fu_589_p2, "add_ln32_2_fu_589_p2");
    sc_trace(mVcdFile, add_ln32_2_reg_1280, "add_ln32_2_reg_1280");
    sc_trace(mVcdFile, kernel_load_reg_1285, "kernel_load_reg_1285");
    sc_trace(mVcdFile, add_ln24_fu_595_p2, "add_ln24_fu_595_p2");
    sc_trace(mVcdFile, add_ln24_reg_1290, "add_ln24_reg_1290");
    sc_trace(mVcdFile, add_ln24_10_fu_608_p2, "add_ln24_10_fu_608_p2");
    sc_trace(mVcdFile, add_ln24_10_reg_1305, "add_ln24_10_reg_1305");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_fu_642_p3, "tmp10_0_0_mid2_v_v_fu_642_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_v_v_reg_1310, "tmp10_0_0_mid2_v_v_reg_1310");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_fu_649_p2, "tmp10_1_0_mid2_v_v_fu_649_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_v_v_reg_1316, "tmp10_1_0_mid2_v_v_reg_1316");
    sc_trace(mVcdFile, tmp12_mid2_v_v_fu_661_p3, "tmp12_mid2_v_v_fu_661_p3");
    sc_trace(mVcdFile, tmp12_mid2_v_v_reg_1321, "tmp12_mid2_v_v_reg_1321");
    sc_trace(mVcdFile, kernel_load_10_reg_1331, "kernel_load_10_reg_1331");
    sc_trace(mVcdFile, kernel_load_11_reg_1336, "kernel_load_11_reg_1336");
    sc_trace(mVcdFile, add_ln24_11_fu_676_p2, "add_ln24_11_fu_676_p2");
    sc_trace(mVcdFile, add_ln24_11_reg_1346, "add_ln24_11_reg_1346");
    sc_trace(mVcdFile, add_ln24_12_fu_681_p2, "add_ln24_12_fu_681_p2");
    sc_trace(mVcdFile, add_ln24_12_reg_1351, "add_ln24_12_reg_1351");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_689_p2, "tmp10_0_0_mid2_fu_689_p2");
    sc_trace(mVcdFile, tmp10_0_0_mid2_reg_1356, "tmp10_0_0_mid2_reg_1356");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_697_p2, "tmp10_1_0_mid2_fu_697_p2");
    sc_trace(mVcdFile, tmp10_1_0_mid2_reg_1363, "tmp10_1_0_mid2_reg_1363");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_fu_702_p2, "tmp10_2_0_mid2_v_v_fu_702_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_v_v_reg_1370, "tmp10_2_0_mid2_v_v_reg_1370");
    sc_trace(mVcdFile, add_ln40_13_fu_707_p2, "add_ln40_13_fu_707_p2");
    sc_trace(mVcdFile, add_ln40_13_reg_1375, "add_ln40_13_reg_1375");
    sc_trace(mVcdFile, kernel_load_9_reg_1380, "kernel_load_9_reg_1380");
    sc_trace(mVcdFile, kernel_load_12_reg_1385, "kernel_load_12_reg_1385");
    sc_trace(mVcdFile, add_ln24_13_fu_720_p2, "add_ln24_13_fu_720_p2");
    sc_trace(mVcdFile, add_ln24_13_reg_1400, "add_ln24_13_reg_1400");
    sc_trace(mVcdFile, add_ln24_14_fu_725_p2, "add_ln24_14_fu_725_p2");
    sc_trace(mVcdFile, add_ln24_14_reg_1405, "add_ln24_14_reg_1405");
    sc_trace(mVcdFile, select_ln24_9_fu_730_p3, "select_ln24_9_fu_730_p3");
    sc_trace(mVcdFile, select_ln24_9_reg_1410, "select_ln24_9_reg_1410");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_739_p2, "tmp10_2_0_mid2_fu_739_p2");
    sc_trace(mVcdFile, tmp10_2_0_mid2_reg_1416, "tmp10_2_0_mid2_reg_1416");
    sc_trace(mVcdFile, zext_ln40_13_fu_744_p1, "zext_ln40_13_fu_744_p1");
    sc_trace(mVcdFile, zext_ln40_13_reg_1423, "zext_ln40_13_reg_1423");
    sc_trace(mVcdFile, out_w_fu_757_p2, "out_w_fu_757_p2");
    sc_trace(mVcdFile, out_w_reg_1435, "out_w_reg_1435");
    sc_trace(mVcdFile, zext_ln40_17_fu_762_p1, "zext_ln40_17_fu_762_p1");
    sc_trace(mVcdFile, zext_ln40_17_reg_1441, "zext_ln40_17_reg_1441");
    sc_trace(mVcdFile, select_ln32_14_fu_775_p3, "select_ln32_14_fu_775_p3");
    sc_trace(mVcdFile, select_ln32_14_reg_1452, "select_ln32_14_reg_1452");
    sc_trace(mVcdFile, kernel_load_13_reg_1457, "kernel_load_13_reg_1457");
    sc_trace(mVcdFile, kernel_load_14_reg_1462, "kernel_load_14_reg_1462");
    sc_trace(mVcdFile, select_ln32_fu_792_p3, "select_ln32_fu_792_p3");
    sc_trace(mVcdFile, select_ln32_reg_1477, "select_ln32_reg_1477");
    sc_trace(mVcdFile, zext_ln40_15_fu_797_p1, "zext_ln40_15_fu_797_p1");
    sc_trace(mVcdFile, zext_ln40_15_reg_1482, "zext_ln40_15_reg_1482");
    sc_trace(mVcdFile, grp_fu_1058_p3, "grp_fu_1058_p3");
    sc_trace(mVcdFile, add_ln48_reg_1498, "add_ln48_reg_1498");
    sc_trace(mVcdFile, add_ln48_reg_1498_pp0_iter2_reg, "add_ln48_reg_1498_pp0_iter2_reg");
    sc_trace(mVcdFile, kernel_load_15_reg_1503, "kernel_load_15_reg_1503");
    sc_trace(mVcdFile, kernel_load_16_reg_1508, "kernel_load_16_reg_1508");
    sc_trace(mVcdFile, mul_ln40_9_fu_1064_p2, "mul_ln40_9_fu_1064_p2");
    sc_trace(mVcdFile, mul_ln40_9_reg_1518, "mul_ln40_9_reg_1518");
    sc_trace(mVcdFile, mul_ln40_11_fu_1070_p2, "mul_ln40_11_fu_1070_p2");
    sc_trace(mVcdFile, mul_ln40_11_reg_1523, "mul_ln40_11_reg_1523");
    sc_trace(mVcdFile, add_ln40_18_fu_855_p2, "add_ln40_18_fu_855_p2");
    sc_trace(mVcdFile, add_ln40_18_reg_1538, "add_ln40_18_reg_1538");
    sc_trace(mVcdFile, add_ln40_19_fu_859_p2, "add_ln40_19_fu_859_p2");
    sc_trace(mVcdFile, add_ln40_19_reg_1543, "add_ln40_19_reg_1543");
    sc_trace(mVcdFile, add_ln40_20_fu_863_p2, "add_ln40_20_fu_863_p2");
    sc_trace(mVcdFile, add_ln40_20_reg_1548, "add_ln40_20_reg_1548");
    sc_trace(mVcdFile, mul_ln40_10_fu_1076_p2, "mul_ln40_10_fu_1076_p2");
    sc_trace(mVcdFile, mul_ln40_10_reg_1553, "mul_ln40_10_reg_1553");
    sc_trace(mVcdFile, trunc_ln48_s_reg_1558, "trunc_ln48_s_reg_1558");
    sc_trace(mVcdFile, mul_ln40_12_fu_1082_p2, "mul_ln40_12_fu_1082_p2");
    sc_trace(mVcdFile, mul_ln40_12_reg_1563, "mul_ln40_12_reg_1563");
    sc_trace(mVcdFile, add_ln48_9_fu_907_p2, "add_ln48_9_fu_907_p2");
    sc_trace(mVcdFile, add_ln48_9_reg_1578, "add_ln48_9_reg_1578");
    sc_trace(mVcdFile, trunc_ln48_9_reg_1583, "trunc_ln48_9_reg_1583");
    sc_trace(mVcdFile, mul_ln40_13_fu_1088_p2, "mul_ln40_13_fu_1088_p2");
    sc_trace(mVcdFile, mul_ln40_13_reg_1588, "mul_ln40_13_reg_1588");
    sc_trace(mVcdFile, mul_ln40_14_fu_1094_p2, "mul_ln40_14_fu_1094_p2");
    sc_trace(mVcdFile, mul_ln40_14_reg_1593, "mul_ln40_14_reg_1593");
    sc_trace(mVcdFile, add_ln48_10_fu_949_p2, "add_ln48_10_fu_949_p2");
    sc_trace(mVcdFile, add_ln48_10_reg_1603, "add_ln48_10_reg_1603");
    sc_trace(mVcdFile, mul_ln40_15_fu_1100_p2, "mul_ln40_15_fu_1100_p2");
    sc_trace(mVcdFile, mul_ln40_15_reg_1608, "mul_ln40_15_reg_1608");
    sc_trace(mVcdFile, mul_ln40_16_fu_1106_p2, "mul_ln40_16_fu_1106_p2");
    sc_trace(mVcdFile, mul_ln40_16_reg_1613, "mul_ln40_16_reg_1613");
    sc_trace(mVcdFile, add_ln48_12_fu_990_p2, "add_ln48_12_fu_990_p2");
    sc_trace(mVcdFile, add_ln48_12_reg_1618, "add_ln48_12_reg_1618");
    sc_trace(mVcdFile, add_ln48_13_fu_995_p2, "add_ln48_13_fu_995_p2");
    sc_trace(mVcdFile, add_ln48_13_reg_1623, "add_ln48_13_reg_1623");
    sc_trace(mVcdFile, trunc_ln48_3_reg_1628, "trunc_ln48_3_reg_1628");
    sc_trace(mVcdFile, trunc_ln48_4_reg_1633, "trunc_ln48_4_reg_1633");
    sc_trace(mVcdFile, mul_ln40_17_fu_1112_p2, "mul_ln40_17_fu_1112_p2");
    sc_trace(mVcdFile, mul_ln40_17_reg_1638, "mul_ln40_17_reg_1638");
    sc_trace(mVcdFile, add_ln48_15_fu_1040_p2, "add_ln48_15_fu_1040_p2");
    sc_trace(mVcdFile, add_ln48_15_reg_1643, "add_ln48_15_reg_1643");
    sc_trace(mVcdFile, add_ln48_17_fu_1049_p2, "add_ln48_17_fu_1049_p2");
    sc_trace(mVcdFile, add_ln48_17_reg_1648, "add_ln48_17_reg_1648");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten48_phi_fu_302_p4, "ap_phi_mux_indvar_flatten48_phi_fu_302_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_314_p4, "ap_phi_mux_out_d_0_phi_fu_314_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_326_p4, "ap_phi_mux_indvar_flatten_phi_fu_326_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_338_p4, "ap_phi_mux_out_h_0_phi_fu_338_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_349_p4, "ap_phi_mux_out_w_0_phi_fu_349_p4");
    sc_trace(mVcdFile, zext_ln24_fu_530_p1, "zext_ln24_fu_530_p1");
    sc_trace(mVcdFile, zext_ln24_11_fu_600_p1, "zext_ln24_11_fu_600_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln24_12_fu_604_p1, "zext_ln24_12_fu_604_p1");
    sc_trace(mVcdFile, zext_ln24_10_fu_668_p1, "zext_ln24_10_fu_668_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln24_13_fu_672_p1, "zext_ln24_13_fu_672_p1");
    sc_trace(mVcdFile, zext_ln24_14_fu_712_p1, "zext_ln24_14_fu_712_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln24_15_fu_716_p1, "zext_ln24_15_fu_716_p1");
    sc_trace(mVcdFile, zext_ln40_14_fu_752_p1, "zext_ln40_14_fu_752_p1");
    sc_trace(mVcdFile, zext_ln40_18_fu_770_p1, "zext_ln40_18_fu_770_p1");
    sc_trace(mVcdFile, zext_ln24_16_fu_781_p1, "zext_ln24_16_fu_781_p1");
    sc_trace(mVcdFile, zext_ln24_17_fu_785_p1, "zext_ln24_17_fu_785_p1");
    sc_trace(mVcdFile, zext_ln40_16_fu_805_p1, "zext_ln40_16_fu_805_p1");
    sc_trace(mVcdFile, zext_ln40_19_fu_814_p1, "zext_ln40_19_fu_814_p1");
    sc_trace(mVcdFile, zext_ln24_18_fu_825_p1, "zext_ln24_18_fu_825_p1");
    sc_trace(mVcdFile, zext_ln40_20_fu_841_p1, "zext_ln40_20_fu_841_p1");
    sc_trace(mVcdFile, zext_ln40_21_fu_850_p1, "zext_ln40_21_fu_850_p1");
    sc_trace(mVcdFile, zext_ln40_22_fu_899_p1, "zext_ln40_22_fu_899_p1");
    sc_trace(mVcdFile, zext_ln40_23_fu_903_p1, "zext_ln40_23_fu_903_p1");
    sc_trace(mVcdFile, zext_ln40_24_fu_945_p1, "zext_ln40_24_fu_945_p1");
    sc_trace(mVcdFile, zext_ln48_3_fu_1054_p1, "zext_ln48_3_fu_1054_p1");
    sc_trace(mVcdFile, empty_59_fu_386_p1, "empty_59_fu_386_p1");
    sc_trace(mVcdFile, mul_ln4_fu_398_p0, "mul_ln4_fu_398_p0");
    sc_trace(mVcdFile, mul_ln4_fu_398_p1, "mul_ln4_fu_398_p1");
    sc_trace(mVcdFile, trunc_ln27_fu_426_p1, "trunc_ln27_fu_426_p1");
    sc_trace(mVcdFile, zext_ln27_fu_422_p1, "zext_ln27_fu_422_p1");
    sc_trace(mVcdFile, shl_ln_fu_430_p3, "shl_ln_fu_430_p3");
    sc_trace(mVcdFile, mul_ln40_fu_444_p0, "mul_ln40_fu_444_p0");
    sc_trace(mVcdFile, zext_ln48_2_fu_418_p1, "zext_ln48_2_fu_418_p1");
    sc_trace(mVcdFile, mul_ln40_fu_444_p1, "mul_ln40_fu_444_p1");
    sc_trace(mVcdFile, mul_ln48_fu_449_p0, "mul_ln48_fu_449_p0");
    sc_trace(mVcdFile, mul_ln48_fu_449_p1, "mul_ln48_fu_449_p1");
    sc_trace(mVcdFile, trunc_ln27_2_fu_474_p1, "trunc_ln27_2_fu_474_p1");
    sc_trace(mVcdFile, zext_ln27_4_fu_470_p1, "zext_ln27_4_fu_470_p1");
    sc_trace(mVcdFile, shl_ln27_mid1_fu_478_p3, "shl_ln27_mid1_fu_478_p3");
    sc_trace(mVcdFile, add_ln27_2_fu_486_p2, "add_ln27_2_fu_486_p2");
    sc_trace(mVcdFile, add_ln27_fu_438_p2, "add_ln27_fu_438_p2");
    sc_trace(mVcdFile, zext_ln40_2_cast_fu_500_p1, "zext_ln40_2_cast_fu_500_p1");
    sc_trace(mVcdFile, mul_ln40_18_fu_549_p0, "mul_ln40_18_fu_549_p0");
    sc_trace(mVcdFile, zext_ln48_4_fu_527_p1, "zext_ln48_4_fu_527_p1");
    sc_trace(mVcdFile, mul_ln40_18_fu_549_p1, "mul_ln40_18_fu_549_p1");
    sc_trace(mVcdFile, mul_ln48_2_fu_554_p0, "mul_ln48_2_fu_554_p0");
    sc_trace(mVcdFile, mul_ln48_2_fu_554_p1, "mul_ln48_2_fu_554_p1");
    sc_trace(mVcdFile, icmp_ln33_2_fu_559_p2, "icmp_ln33_2_fu_559_p2");
    sc_trace(mVcdFile, empty_61_fu_576_p2, "empty_61_fu_576_p2");
    sc_trace(mVcdFile, zext_ln40_2_cast_mid_fu_633_p1, "zext_ln40_2_cast_mid_fu_633_p1");
    sc_trace(mVcdFile, select_ln24_10_fu_613_p3, "select_ln24_10_fu_613_p3");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_636_p2, "tmp_0_0_mid1_fu_636_p2");
    sc_trace(mVcdFile, select_ln24_12_fu_623_p3, "select_ln24_12_fu_623_p3");
    sc_trace(mVcdFile, select_ln24_11_fu_618_p3, "select_ln24_11_fu_618_p3");
    sc_trace(mVcdFile, tmp11_mid1_fu_655_p2, "tmp11_mid1_fu_655_p2");
    sc_trace(mVcdFile, select_ln24_13_fu_628_p3, "select_ln24_13_fu_628_p3");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_689_p0, "tmp10_0_0_mid2_fu_689_p0");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_689_p1, "tmp10_0_0_mid2_fu_689_p1");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_697_p0, "tmp10_1_0_mid2_fu_697_p0");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_697_p1, "tmp10_1_0_mid2_fu_697_p1");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_739_p0, "tmp10_2_0_mid2_fu_739_p0");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_739_p1, "tmp10_2_0_mid2_fu_739_p1");
    sc_trace(mVcdFile, add_ln40_fu_747_p2, "add_ln40_fu_747_p2");
    sc_trace(mVcdFile, add_ln40_14_fu_765_p2, "add_ln40_14_fu_765_p2");
    sc_trace(mVcdFile, add_ln40_12_fu_800_p2, "add_ln40_12_fu_800_p2");
    sc_trace(mVcdFile, add_ln40_15_fu_810_p2, "add_ln40_15_fu_810_p2");
    sc_trace(mVcdFile, add_ln40_16_fu_837_p2, "add_ln40_16_fu_837_p2");
    sc_trace(mVcdFile, add_ln40_17_fu_846_p2, "add_ln40_17_fu_846_p2");
    sc_trace(mVcdFile, trunc_ln_fu_873_p4, "trunc_ln_fu_873_p4");
    sc_trace(mVcdFile, trunc_ln48_8_fu_928_p4, "trunc_ln48_8_fu_928_p4");
    sc_trace(mVcdFile, add_ln48_11_fu_986_p2, "add_ln48_11_fu_986_p2");
    sc_trace(mVcdFile, trunc_ln48_2_fu_969_p4, "trunc_ln48_2_fu_969_p4");
    sc_trace(mVcdFile, trunc_ln48_1_fu_960_p4, "trunc_ln48_1_fu_960_p4");
    sc_trace(mVcdFile, trunc_ln48_5_fu_1026_p4, "trunc_ln48_5_fu_1026_p4");
    sc_trace(mVcdFile, add_ln48_14_fu_1035_p2, "add_ln48_14_fu_1035_p2");
    sc_trace(mVcdFile, add_ln48_16_fu_1045_p2, "add_ln48_16_fu_1045_p2");
    sc_trace(mVcdFile, grp_fu_1058_p0, "grp_fu_1058_p0");
    sc_trace(mVcdFile, grp_fu_1058_p1, "grp_fu_1058_p1");
    sc_trace(mVcdFile, grp_fu_1058_p2, "grp_fu_1058_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state16, "ap_CS_fsm_state16");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_1058_p10, "grp_fu_1058_p10");
    sc_trace(mVcdFile, mul_ln4_fu_398_p00, "mul_ln4_fu_398_p00");
    sc_trace(mVcdFile, mul_ln4_fu_398_p10, "mul_ln4_fu_398_p10");
    sc_trace(mVcdFile, tmp10_0_0_mid2_fu_689_p10, "tmp10_0_0_mid2_fu_689_p10");
    sc_trace(mVcdFile, tmp10_1_0_mid2_fu_697_p10, "tmp10_1_0_mid2_fu_697_p10");
    sc_trace(mVcdFile, tmp10_2_0_mid2_fu_739_p10, "tmp10_2_0_mid2_fu_739_p10");
#endif

    }
}

depthwise_conv2d_fix_1::~depthwise_conv2d_fix_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mac_muladd_5ns_7ns_4ns_11_1_1_U68;
    delete network_mul_mul_16s_16s_30_1_1_U69;
    delete network_mul_mul_16s_16s_30_1_1_U70;
    delete network_mul_mul_16s_16s_30_1_1_U71;
    delete network_mul_mul_16s_16s_30_1_1_U72;
    delete network_mul_mul_16s_16s_30_1_1_U73;
    delete network_mul_mul_16s_16s_30_1_1_U74;
    delete network_mul_mul_16s_16s_30_1_1_U75;
    delete network_mul_mul_16s_16s_30_1_1_U76;
    delete network_mul_mul_16s_16s_30_1_1_U77;
}

void depthwise_conv2d_fix_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter2 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        indvar_flatten48_reg_298 = add_ln23_reg_1213.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten48_reg_298 = ap_const_lv11_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_322 = select_ln32_14_reg_1452.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_322 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        out_d_0_reg_310 = select_ln24_9_reg_1410.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_310 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()))) {
        out_h_0_reg_334 = select_ln32_reg_1477.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_334 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()))) {
        out_w_0_reg_345 = out_w_reg_1435.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_345 = ap_const_lv4_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)))) {
        reg_356 = input_r_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        reg_356 = input_r_q1.read();
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_361 = input_r_q1.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        reg_361 = input_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln23_reg_1213 = add_ln23_fu_514_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln24_10_reg_1305 = add_ln24_10_fu_608_p2.read();
        add_ln24_reg_1290 = add_ln24_fu_595_p2.read();
        tmp10_0_0_mid2_v_v_reg_1310 = tmp10_0_0_mid2_v_v_fu_642_p3.read();
        tmp10_1_0_mid2_v_v_reg_1316 = tmp10_1_0_mid2_v_v_fu_649_p2.read();
        tmp12_mid2_v_v_reg_1321 = tmp12_mid2_v_v_fu_661_p3.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln24_11_reg_1346 = add_ln24_11_fu_676_p2.read();
        add_ln24_12_reg_1351 = add_ln24_12_fu_681_p2.read();
        add_ln40_13_reg_1375 = add_ln40_13_fu_707_p2.read();
        tmp10_0_0_mid2_reg_1356 = tmp10_0_0_mid2_fu_689_p2.read();
        tmp10_1_0_mid2_reg_1363 = tmp10_1_0_mid2_fu_697_p2.read();
        tmp10_2_0_mid2_v_v_reg_1370 = tmp10_2_0_mid2_v_v_fu_702_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln24_13_reg_1400 = add_ln24_13_fu_720_p2.read();
        add_ln24_14_reg_1405 = add_ln24_14_fu_725_p2.read();
        tmp10_2_0_mid2_reg_1416 = tmp10_2_0_mid2_fu_739_p2.read();
        zext_ln40_13_reg_1423 = zext_ln40_13_fu_744_p1.read();
        zext_ln40_17_reg_1441 = zext_ln40_17_fu_762_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        add_ln24_8_reg_1238 = add_ln24_8_fu_537_p2.read();
        add_ln24_9_reg_1243 = add_ln24_9_fu_543_p2.read();
        mul_ln40_18_reg_1248 = mul_ln40_18_fu_549_p2.read();
        mul_ln48_2_reg_1254 = mul_ln48_2_fu_554_p2.read();
        out_h_reg_1267 = out_h_fu_570_p2.read();
        out_w_0_mid2_reg_1273 = out_w_0_mid2_fu_581_p3.read();
        select_ln24_14_reg_1260 = select_ln24_14_fu_564_p3.read();
        select_ln24_reg_1218 = select_ln24_fu_520_p3.read();
        zext_ln24_19_reg_1228 = zext_ln24_19_fu_534_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1184.read()))) {
        add_ln32_2_reg_1280 = add_ln32_2_fu_589_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()))) {
        add_ln40_18_reg_1538 = add_ln40_18_fu_855_p2.read();
        add_ln40_19_reg_1543 = add_ln40_19_fu_859_p2.read();
        add_ln40_20_reg_1548 = add_ln40_20_fu_863_p2.read();
        mul_ln40_11_reg_1523 = mul_ln40_11_fu_1070_p2.read();
        mul_ln40_9_reg_1518 = mul_ln40_9_fu_1064_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln48_10_reg_1603 = add_ln48_10_fu_949_p2.read();
        mul_ln40_13_reg_1588 = mul_ln40_13_fu_1088_p2.read();
        mul_ln40_14_reg_1593 = mul_ln40_14_fu_1094_p2.read();
        trunc_ln48_9_reg_1583 = mul_ln40_10_reg_1553.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln48_12_reg_1618 = add_ln48_12_fu_990_p2.read();
        add_ln48_13_reg_1623 = add_ln48_13_fu_995_p2.read();
        mul_ln40_15_reg_1608 = mul_ln40_15_fu_1100_p2.read();
        mul_ln40_16_reg_1613 = mul_ln40_16_fu_1106_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter2_reg.read()))) {
        add_ln48_15_reg_1643 = add_ln48_15_fu_1040_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter2_reg.read()))) {
        add_ln48_17_reg_1648 = add_ln48_17_fu_1049_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln48_9_reg_1578 = add_ln48_9_fu_907_p2.read();
        mul_ln40_10_reg_1553 = mul_ln40_10_fu_1076_p2.read();
        mul_ln40_12_reg_1563 = mul_ln40_12_fu_1082_p2.read();
        trunc_ln48_s_reg_1558 = mul_ln40_11_reg_1523.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        add_ln48_reg_1498 = grp_fu_1058_p3.read();
        kernel_load_13_reg_1457 = kernel_q1.read();
        kernel_load_14_reg_1462 = kernel_q0.read();
        select_ln32_reg_1477 = select_ln32_fu_792_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        add_ln48_reg_1498_pp0_iter2_reg = add_ln48_reg_1498.read();
        icmp_ln23_reg_1174 = icmp_ln23_fu_454_p2.read();
        icmp_ln23_reg_1174_pp0_iter1_reg = icmp_ln23_reg_1174.read();
        icmp_ln23_reg_1174_pp0_iter2_reg = icmp_ln23_reg_1174_pp0_iter1_reg.read();
        mul_ln40_reg_1162 = mul_ln40_fu_444_p2.read();
        mul_ln48_reg_1168 = mul_ln48_fu_449_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_1142 = empty_fu_382_p1.read();
        icmp_ln33_reg_1157 = icmp_ln33_fu_412_p2.read();
        mul_ln4_reg_1147 = mul_ln4_fu_398_p2.read();
        tmp_2_reg_1152 = tmp_2_fu_404_p3.read();
        zext_ln40_1_cast14_reg_1124 = zext_ln40_1_cast14_fu_370_p1.read();
        zext_ln40_reg_1118 = zext_ln40_fu_366_p1.read();
        zext_ln48_1_cast_reg_1137 = zext_ln48_1_cast_fu_378_p1.read();
        zext_ln48_reg_1131 = zext_ln48_fu_374_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_fu_454_p2.read()))) {
        icmp_ln32_reg_1184 = icmp_ln32_fu_465_p2.read();
        out_d_reg_1178 = out_d_fu_459_p2.read();
        select_ln24_8_reg_1197 = select_ln24_8_fu_492_p3.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        kernel_load_10_reg_1331 = kernel_q1.read();
        kernel_load_11_reg_1336 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        kernel_load_12_reg_1385 = kernel_q0.read();
        kernel_load_9_reg_1380 = kernel_q1.read();
        out_w_reg_1435 = out_w_fu_757_p2.read();
        select_ln24_9_reg_1410 = select_ln24_9_fu_730_p3.read();
        select_ln32_14_reg_1452 = select_ln32_14_fu_775_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()))) {
        kernel_load_15_reg_1503 = kernel_q0.read();
        kernel_load_16_reg_1508 = kernel_q1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        kernel_load_reg_1285 = kernel_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()))) {
        mul_ln40_17_reg_1638 = mul_ln40_17_fu_1112_p2.read();
        trunc_ln48_3_reg_1628 = mul_ln40_15_reg_1608.read().range(29, 14);
        trunc_ln48_4_reg_1633 = mul_ln40_16_reg_1613.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln32_reg_1184.read()))) {
        tmp11_reg_1208 = tmp11_fu_509_p2.read();
        tmp_0_0_reg_1203 = tmp_0_0_fu_504_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0))) {
        zext_ln40_15_reg_1482 = zext_ln40_15_fu_797_p1.read();
    }
}

void depthwise_conv2d_fix_1::thread_add_ln23_fu_514_p2() {
    add_ln23_fu_514_p2 = (!ap_const_lv11_1.is_01() || !indvar_flatten48_reg_298.read().is_01())? sc_lv<11>(): (sc_biguint<11>(ap_const_lv11_1) + sc_biguint<11>(indvar_flatten48_reg_298.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_10_fu_608_p2() {
    add_ln24_10_fu_608_p2 = (!ap_const_lv7_4.is_01() || !zext_ln24_19_reg_1228.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_4) + sc_biguint<7>(zext_ln24_19_reg_1228.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_11_fu_676_p2() {
    add_ln24_11_fu_676_p2 = (!ap_const_lv7_5.is_01() || !zext_ln24_19_reg_1228.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_5) + sc_biguint<7>(zext_ln24_19_reg_1228.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_12_fu_681_p2() {
    add_ln24_12_fu_681_p2 = (!ap_const_lv7_6.is_01() || !zext_ln24_19_reg_1228.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_6) + sc_biguint<7>(zext_ln24_19_reg_1228.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_13_fu_720_p2() {
    add_ln24_13_fu_720_p2 = (!ap_const_lv7_7.is_01() || !zext_ln24_19_reg_1228.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_7) + sc_biguint<7>(zext_ln24_19_reg_1228.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_14_fu_725_p2() {
    add_ln24_14_fu_725_p2 = (!ap_const_lv7_8.is_01() || !zext_ln24_19_reg_1228.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_8) + sc_biguint<7>(zext_ln24_19_reg_1228.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_8_fu_537_p2() {
    add_ln24_8_fu_537_p2 = (!ap_const_lv7_2.is_01() || !zext_ln24_19_fu_534_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(zext_ln24_19_fu_534_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_9_fu_543_p2() {
    add_ln24_9_fu_543_p2 = (!ap_const_lv7_3.is_01() || !zext_ln24_19_fu_534_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_3) + sc_biguint<7>(zext_ln24_19_fu_534_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln24_fu_595_p2() {
    add_ln24_fu_595_p2 = (!ap_const_lv7_1.is_01() || !zext_ln24_19_reg_1228.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(zext_ln24_19_reg_1228.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln27_2_fu_486_p2() {
    add_ln27_2_fu_486_p2 = (!zext_ln27_4_fu_470_p1.read().is_01() || !shl_ln27_mid1_fu_478_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln27_4_fu_470_p1.read()) + sc_biguint<6>(shl_ln27_mid1_fu_478_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln27_fu_438_p2() {
    add_ln27_fu_438_p2 = (!zext_ln27_fu_422_p1.read().is_01() || !shl_ln_fu_430_p3.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln27_fu_422_p1.read()) + sc_biguint<6>(shl_ln_fu_430_p3.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln32_2_fu_589_p2() {
    add_ln32_2_fu_589_p2 = (!ap_const_lv8_1.is_01() || !indvar_flatten_reg_322.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(indvar_flatten_reg_322.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_12_fu_800_p2() {
    add_ln40_12_fu_800_p2 = (!tmp10_0_0_mid2_reg_1356.read().is_01() || !zext_ln40_15_fu_797_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_0_0_mid2_reg_1356.read()) + sc_biguint<11>(zext_ln40_15_fu_797_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_13_fu_707_p2() {
    add_ln40_13_fu_707_p2 = (!ap_const_lv4_2.is_01() || !out_w_0_mid2_reg_1273.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_2) + sc_biguint<4>(out_w_0_mid2_reg_1273.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_14_fu_765_p2() {
    add_ln40_14_fu_765_p2 = (!tmp10_0_0_mid2_reg_1356.read().is_01() || !zext_ln40_17_fu_762_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_0_0_mid2_reg_1356.read()) + sc_biguint<11>(zext_ln40_17_fu_762_p1.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_15_fu_810_p2() {
    add_ln40_15_fu_810_p2 = (!zext_ln40_13_reg_1423.read().is_01() || !tmp10_1_0_mid2_reg_1363.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_13_reg_1423.read()) + sc_biguint<11>(tmp10_1_0_mid2_reg_1363.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_16_fu_837_p2() {
    add_ln40_16_fu_837_p2 = (!tmp10_1_0_mid2_reg_1363.read().is_01() || !zext_ln40_15_reg_1482.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_1_0_mid2_reg_1363.read()) + sc_biguint<11>(zext_ln40_15_reg_1482.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_17_fu_846_p2() {
    add_ln40_17_fu_846_p2 = (!tmp10_1_0_mid2_reg_1363.read().is_01() || !zext_ln40_17_reg_1441.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_1_0_mid2_reg_1363.read()) + sc_biguint<11>(zext_ln40_17_reg_1441.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_18_fu_855_p2() {
    add_ln40_18_fu_855_p2 = (!zext_ln40_13_reg_1423.read().is_01() || !tmp10_2_0_mid2_reg_1416.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_13_reg_1423.read()) + sc_biguint<11>(tmp10_2_0_mid2_reg_1416.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_19_fu_859_p2() {
    add_ln40_19_fu_859_p2 = (!tmp10_2_0_mid2_reg_1416.read().is_01() || !zext_ln40_15_reg_1482.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_2_0_mid2_reg_1416.read()) + sc_biguint<11>(zext_ln40_15_reg_1482.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_20_fu_863_p2() {
    add_ln40_20_fu_863_p2 = (!tmp10_2_0_mid2_reg_1416.read().is_01() || !zext_ln40_17_reg_1441.read().is_01())? sc_lv<11>(): (sc_biguint<11>(tmp10_2_0_mid2_reg_1416.read()) + sc_biguint<11>(zext_ln40_17_reg_1441.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln40_fu_747_p2() {
    add_ln40_fu_747_p2 = (!zext_ln40_13_fu_744_p1.read().is_01() || !tmp10_0_0_mid2_reg_1356.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln40_13_fu_744_p1.read()) + sc_biguint<11>(tmp10_0_0_mid2_reg_1356.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_10_fu_949_p2() {
    add_ln48_10_fu_949_p2 = (!trunc_ln48_8_fu_928_p4.read().is_01() || !trunc_ln48_s_reg_1558.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_8_fu_928_p4.read()) + sc_biguint<16>(trunc_ln48_s_reg_1558.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_11_fu_986_p2() {
    add_ln48_11_fu_986_p2 = (!trunc_ln48_9_reg_1583.read().is_01() || !add_ln48_10_reg_1603.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_9_reg_1583.read()) + sc_biguint<16>(add_ln48_10_reg_1603.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_12_fu_990_p2() {
    add_ln48_12_fu_990_p2 = (!add_ln48_9_reg_1578.read().is_01() || !add_ln48_11_fu_986_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_9_reg_1578.read()) + sc_biguint<16>(add_ln48_11_fu_986_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_13_fu_995_p2() {
    add_ln48_13_fu_995_p2 = (!trunc_ln48_2_fu_969_p4.read().is_01() || !trunc_ln48_1_fu_960_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_2_fu_969_p4.read()) + sc_biguint<16>(trunc_ln48_1_fu_960_p4.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_14_fu_1035_p2() {
    add_ln48_14_fu_1035_p2 = (!trunc_ln48_5_fu_1026_p4.read().is_01() || !trunc_ln48_4_reg_1633.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_5_fu_1026_p4.read()) + sc_biguint<16>(trunc_ln48_4_reg_1633.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_15_fu_1040_p2() {
    add_ln48_15_fu_1040_p2 = (!trunc_ln48_3_reg_1628.read().is_01() || !add_ln48_14_fu_1035_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln48_3_reg_1628.read()) + sc_biguint<16>(add_ln48_14_fu_1035_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_16_fu_1045_p2() {
    add_ln48_16_fu_1045_p2 = (!add_ln48_13_reg_1623.read().is_01() || !add_ln48_15_reg_1643.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_13_reg_1623.read()) + sc_biguint<16>(add_ln48_15_reg_1643.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_17_fu_1049_p2() {
    add_ln48_17_fu_1049_p2 = (!add_ln48_12_reg_1618.read().is_01() || !add_ln48_16_fu_1045_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln48_12_reg_1618.read()) + sc_biguint<16>(add_ln48_16_fu_1045_p2.read()));
}

void depthwise_conv2d_fix_1::thread_add_ln48_9_fu_907_p2() {
    add_ln48_9_fu_907_p2 = (!trunc_ln_fu_873_p4.read().is_01() || !bias_q0.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln_fu_873_p4.read()) + sc_biguint<16>(bias_q0.read()));
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_1::thread_ap_CS_fsm_state16() {
    ap_CS_fsm_state16 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state13_pp0_stage1_iter2() {
    ap_block_state13_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state14_pp0_stage2_iter2() {
    ap_block_state14_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state15_pp0_stage3_iter2() {
    ap_block_state15_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_1::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten48_phi_fu_302_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = add_ln23_reg_1213.read();
    } else {
        ap_phi_mux_indvar_flatten48_phi_fu_302_p4 = indvar_flatten48_reg_298.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_indvar_flatten_phi_fu_326_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = select_ln32_14_reg_1452.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_326_p4 = indvar_flatten_reg_322.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_d_0_phi_fu_314_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = select_ln24_9_reg_1410.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_314_p4 = out_d_0_reg_310.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_h_0_phi_fu_338_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_338_p4 = select_ln32_reg_1477.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_338_p4 = out_h_0_reg_334.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_phi_mux_out_w_0_phi_fu_349_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter1_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_349_p4 = out_w_reg_1435.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_349_p4 = out_w_0_reg_345.read();
    }
}

void depthwise_conv2d_fix_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state16.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_bias_address0() {
    bias_address0 =  (sc_lv<3>) (zext_ln24_18_fu_825_p1.read());
}

void depthwise_conv2d_fix_1::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_empty_59_fu_386_p1() {
    empty_59_fu_386_p1 = output_height.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_empty_61_fu_576_p2() {
    empty_61_fu_576_p2 = (select_ln24_14_fu_564_p3.read() | icmp_ln32_reg_1184.read());
}

void depthwise_conv2d_fix_1::thread_empty_fu_382_p1() {
    empty_fu_382_p1 = output_width.read().range(4-1, 0);
}

void depthwise_conv2d_fix_1::thread_grp_fu_1058_p0() {
    grp_fu_1058_p0 =  (sc_lv<5>) (zext_ln48_1_cast_reg_1137.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1058_p1() {
    grp_fu_1058_p1 =  (sc_lv<7>) (grp_fu_1058_p10.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1058_p10() {
    grp_fu_1058_p10 = esl_zext<11,7>(tmp12_mid2_v_v_reg_1321.read());
}

void depthwise_conv2d_fix_1::thread_grp_fu_1058_p2() {
    grp_fu_1058_p2 =  (sc_lv<4>) (zext_ln40_13_reg_1423.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln23_fu_454_p2() {
    icmp_ln23_fu_454_p2 = (!ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read().is_01() || !tmp_2_reg_1152.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten48_phi_fu_302_p4.read() == tmp_2_reg_1152.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln32_fu_465_p2() {
    icmp_ln32_fu_465_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_326_p4.read().is_01() || !mul_ln4_reg_1147.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_326_p4.read() == mul_ln4_reg_1147.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln33_2_fu_559_p2() {
    icmp_ln33_2_fu_559_p2 = (!ap_phi_mux_out_w_0_phi_fu_349_p4.read().is_01() || !empty_reg_1142.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_349_p4.read() == empty_reg_1142.read());
}

void depthwise_conv2d_fix_1::thread_icmp_ln33_fu_412_p2() {
    icmp_ln33_fu_412_p2 = (!empty_fu_382_p1.read().is_01() || !ap_const_lv4_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_382_p1.read() == ap_const_lv4_0);
}

void depthwise_conv2d_fix_1::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_24_fu_945_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_22_fu_899_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_20_fu_841_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_16_fu_805_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln40_18_fu_770_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_23_fu_903_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_21_fu_850_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_19_fu_814_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln40_14_fu_752_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_16_fu_781_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_15_fu_716_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_13_fu_672_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_12_fu_604_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        kernel_address0 =  (sc_lv<7>) (zext_ln24_fu_530_p1.read());
    } else {
        kernel_address0 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_17_fu_785_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_14_fu_712_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_10_fu_668_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        kernel_address1 =  (sc_lv<7>) (zext_ln24_11_fu_600_p1.read());
    } else {
        kernel_address1 =  (sc_lv<7>) ("XXXXXXX");
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_kernel_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())))) {
        kernel_ce1 = ap_const_logic_1;
    } else {
        kernel_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_mul_ln40_18_fu_549_p0() {
    mul_ln40_18_fu_549_p0 =  (sc_lv<4>) (zext_ln48_4_fu_527_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_18_fu_549_p1() {
    mul_ln40_18_fu_549_p1 =  (sc_lv<6>) (zext_ln40_reg_1118.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_18_fu_549_p2() {
    mul_ln40_18_fu_549_p2 = (!mul_ln40_18_fu_549_p0.read().is_01() || !mul_ln40_18_fu_549_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln40_18_fu_549_p0.read()) * sc_biguint<6>(mul_ln40_18_fu_549_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_444_p0() {
    mul_ln40_fu_444_p0 =  (sc_lv<4>) (zext_ln48_2_fu_418_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_444_p1() {
    mul_ln40_fu_444_p1 =  (sc_lv<6>) (zext_ln40_reg_1118.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln40_fu_444_p2() {
    mul_ln40_fu_444_p2 = (!mul_ln40_fu_444_p0.read().is_01() || !mul_ln40_fu_444_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln40_fu_444_p0.read()) * sc_biguint<6>(mul_ln40_fu_444_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_2_fu_554_p0() {
    mul_ln48_2_fu_554_p0 =  (sc_lv<4>) (zext_ln48_4_fu_527_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_2_fu_554_p1() {
    mul_ln48_2_fu_554_p1 =  (sc_lv<5>) (zext_ln48_reg_1131.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_2_fu_554_p2() {
    mul_ln48_2_fu_554_p2 = (!mul_ln48_2_fu_554_p0.read().is_01() || !mul_ln48_2_fu_554_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln48_2_fu_554_p0.read()) * sc_biguint<5>(mul_ln48_2_fu_554_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_fu_449_p0() {
    mul_ln48_fu_449_p0 =  (sc_lv<4>) (zext_ln48_2_fu_418_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_fu_449_p1() {
    mul_ln48_fu_449_p1 =  (sc_lv<5>) (zext_ln48_reg_1131.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln48_fu_449_p2() {
    mul_ln48_fu_449_p2 = (!mul_ln48_fu_449_p0.read().is_01() || !mul_ln48_fu_449_p1.read().is_01())? sc_lv<7>(): sc_biguint<4>(mul_ln48_fu_449_p0.read()) * sc_biguint<5>(mul_ln48_fu_449_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_398_p0() {
    mul_ln4_fu_398_p0 =  (sc_lv<4>) (mul_ln4_fu_398_p00.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_398_p00() {
    mul_ln4_fu_398_p00 = esl_zext<8,4>(empty_59_fu_386_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_398_p1() {
    mul_ln4_fu_398_p1 =  (sc_lv<4>) (mul_ln4_fu_398_p10.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_398_p10() {
    mul_ln4_fu_398_p10 = esl_zext<8,4>(empty_fu_382_p1.read());
}

void depthwise_conv2d_fix_1::thread_mul_ln4_fu_398_p2() {
    mul_ln4_fu_398_p2 = (!mul_ln4_fu_398_p0.read().is_01() || !mul_ln4_fu_398_p1.read().is_01())? sc_lv<8>(): sc_biguint<4>(mul_ln4_fu_398_p0.read()) * sc_biguint<4>(mul_ln4_fu_398_p1.read());
}

void depthwise_conv2d_fix_1::thread_out_d_fu_459_p2() {
    out_d_fu_459_p2 = (!ap_const_lv4_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_314_p4.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read()));
}

void depthwise_conv2d_fix_1::thread_out_h_fu_570_p2() {
    out_h_fu_570_p2 = (!ap_const_lv4_1.is_01() || !select_ln24_fu_520_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln24_fu_520_p3.read()));
}

void depthwise_conv2d_fix_1::thread_out_w_0_mid2_fu_581_p3() {
    out_w_0_mid2_fu_581_p3 = (!empty_61_fu_576_p2.read()[0].is_01())? sc_lv<4>(): ((empty_61_fu_576_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_w_0_phi_fu_349_p4.read());
}

void depthwise_conv2d_fix_1::thread_out_w_fu_757_p2() {
    out_w_fu_757_p2 = (!ap_const_lv4_1.is_01() || !out_w_0_mid2_reg_1273.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(out_w_0_mid2_reg_1273.read()));
}

void depthwise_conv2d_fix_1::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln48_3_fu_1054_p1.read());
}

void depthwise_conv2d_fix_1::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_output_r_d0() {
    output_r_d0 = add_ln48_17_reg_1648.read();
}

void depthwise_conv2d_fix_1::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln23_reg_1174_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_1::thread_select_ln24_10_fu_613_p3() {
    select_ln24_10_fu_613_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? mul_ln40_18_reg_1248.read(): mul_ln40_reg_1162.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_11_fu_618_p3() {
    select_ln24_11_fu_618_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? mul_ln48_2_reg_1254.read(): mul_ln48_reg_1168.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_12_fu_623_p3() {
    select_ln24_12_fu_623_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? mul_ln40_18_reg_1248.read(): tmp_0_0_reg_1203.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_13_fu_628_p3() {
    select_ln24_13_fu_628_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<7>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? mul_ln48_2_reg_1254.read(): tmp11_reg_1208.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_14_fu_564_p3() {
    select_ln24_14_fu_564_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<1>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? icmp_ln33_reg_1157.read(): icmp_ln33_2_fu_559_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_8_fu_492_p3() {
    select_ln24_8_fu_492_p3 = (!icmp_ln32_fu_465_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln32_fu_465_p2.read()[0].to_bool())? add_ln27_2_fu_486_p2.read(): add_ln27_fu_438_p2.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_9_fu_730_p3() {
    select_ln24_9_fu_730_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<4>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? out_d_reg_1178.read(): out_d_0_reg_310.read());
}

void depthwise_conv2d_fix_1::thread_select_ln24_fu_520_p3() {
    select_ln24_fu_520_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<4>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_out_h_0_phi_fu_338_p4.read());
}

void depthwise_conv2d_fix_1::thread_select_ln32_14_fu_775_p3() {
    select_ln32_14_fu_775_p3 = (!icmp_ln32_reg_1184.read()[0].is_01())? sc_lv<8>(): ((icmp_ln32_reg_1184.read()[0].to_bool())? ap_const_lv8_1: add_ln32_2_reg_1280.read());
}

void depthwise_conv2d_fix_1::thread_select_ln32_fu_792_p3() {
    select_ln32_fu_792_p3 = (!select_ln24_14_reg_1260.read()[0].is_01())? sc_lv<4>(): ((select_ln24_14_reg_1260.read()[0].to_bool())? out_h_reg_1267.read(): select_ln24_reg_1218.read());
}

void depthwise_conv2d_fix_1::thread_shl_ln27_mid1_fu_478_p3() {
    shl_ln27_mid1_fu_478_p3 = esl_concat<3,3>(trunc_ln27_2_fu_474_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_shl_ln_fu_430_p3() {
    shl_ln_fu_430_p3 = esl_concat<3,3>(trunc_ln27_fu_426_p1.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_689_p0() {
    tmp10_0_0_mid2_fu_689_p0 =  (sc_lv<6>) (zext_ln40_1_cast14_reg_1124.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_689_p1() {
    tmp10_0_0_mid2_fu_689_p1 =  (sc_lv<7>) (tmp10_0_0_mid2_fu_689_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_689_p10() {
    tmp10_0_0_mid2_fu_689_p10 = esl_zext<11,7>(tmp10_0_0_mid2_v_v_reg_1310.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_fu_689_p2() {
    tmp10_0_0_mid2_fu_689_p2 = (!tmp10_0_0_mid2_fu_689_p0.read().is_01() || !tmp10_0_0_mid2_fu_689_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_0_0_mid2_fu_689_p0.read()) * sc_biguint<7>(tmp10_0_0_mid2_fu_689_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_0_0_mid2_v_v_fu_642_p3() {
    tmp10_0_0_mid2_v_v_fu_642_p3 = (!select_ln24_14_reg_1260.read()[0].is_01())? sc_lv<7>(): ((select_ln24_14_reg_1260.read()[0].to_bool())? tmp_0_0_mid1_fu_636_p2.read(): select_ln24_12_fu_623_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_697_p0() {
    tmp10_1_0_mid2_fu_697_p0 =  (sc_lv<6>) (zext_ln40_1_cast14_reg_1124.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_697_p1() {
    tmp10_1_0_mid2_fu_697_p1 =  (sc_lv<7>) (tmp10_1_0_mid2_fu_697_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_697_p10() {
    tmp10_1_0_mid2_fu_697_p10 = esl_zext<11,7>(tmp10_1_0_mid2_v_v_reg_1316.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_fu_697_p2() {
    tmp10_1_0_mid2_fu_697_p2 = (!tmp10_1_0_mid2_fu_697_p0.read().is_01() || !tmp10_1_0_mid2_fu_697_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_1_0_mid2_fu_697_p0.read()) * sc_biguint<7>(tmp10_1_0_mid2_fu_697_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_1_0_mid2_v_v_fu_649_p2() {
    tmp10_1_0_mid2_v_v_fu_649_p2 = (!ap_const_lv7_1.is_01() || !tmp10_0_0_mid2_v_v_fu_642_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(tmp10_0_0_mid2_v_v_fu_642_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_739_p0() {
    tmp10_2_0_mid2_fu_739_p0 =  (sc_lv<6>) (zext_ln40_1_cast14_reg_1124.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_739_p1() {
    tmp10_2_0_mid2_fu_739_p1 =  (sc_lv<7>) (tmp10_2_0_mid2_fu_739_p10.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_739_p10() {
    tmp10_2_0_mid2_fu_739_p10 = esl_zext<11,7>(tmp10_2_0_mid2_v_v_reg_1370.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_fu_739_p2() {
    tmp10_2_0_mid2_fu_739_p2 = (!tmp10_2_0_mid2_fu_739_p0.read().is_01() || !tmp10_2_0_mid2_fu_739_p1.read().is_01())? sc_lv<11>(): sc_biguint<6>(tmp10_2_0_mid2_fu_739_p0.read()) * sc_biguint<7>(tmp10_2_0_mid2_fu_739_p1.read());
}

void depthwise_conv2d_fix_1::thread_tmp10_2_0_mid2_v_v_fu_702_p2() {
    tmp10_2_0_mid2_v_v_fu_702_p2 = (!ap_const_lv7_2.is_01() || !tmp10_0_0_mid2_v_v_reg_1310.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_2) + sc_biguint<7>(tmp10_0_0_mid2_v_v_reg_1310.read()));
}

void depthwise_conv2d_fix_1::thread_tmp11_fu_509_p2() {
    tmp11_fu_509_p2 = (!zext_ln40_2_cast_fu_500_p1.read().is_01() || !mul_ln48_reg_1168.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_fu_500_p1.read()) + sc_biguint<7>(mul_ln48_reg_1168.read()));
}

void depthwise_conv2d_fix_1::thread_tmp11_mid1_fu_655_p2() {
    tmp11_mid1_fu_655_p2 = (!zext_ln40_2_cast_mid_fu_633_p1.read().is_01() || !select_ln24_11_fu_618_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_mid_fu_633_p1.read()) + sc_biguint<7>(select_ln24_11_fu_618_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp12_mid2_v_v_fu_661_p3() {
    tmp12_mid2_v_v_fu_661_p3 = (!select_ln24_14_reg_1260.read()[0].is_01())? sc_lv<7>(): ((select_ln24_14_reg_1260.read()[0].to_bool())? tmp11_mid1_fu_655_p2.read(): select_ln24_13_fu_628_p3.read());
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_fu_504_p2() {
    tmp_0_0_fu_504_p2 = (!zext_ln40_2_cast_fu_500_p1.read().is_01() || !mul_ln40_reg_1162.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_fu_500_p1.read()) + sc_biguint<7>(mul_ln40_reg_1162.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_0_0_mid1_fu_636_p2() {
    tmp_0_0_mid1_fu_636_p2 = (!zext_ln40_2_cast_mid_fu_633_p1.read().is_01() || !select_ln24_10_fu_613_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln40_2_cast_mid_fu_633_p1.read()) + sc_biguint<7>(select_ln24_10_fu_613_p3.read()));
}

void depthwise_conv2d_fix_1::thread_tmp_2_fu_404_p3() {
    tmp_2_fu_404_p3 = esl_concat<8,3>(mul_ln4_fu_398_p2.read(), ap_const_lv3_0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln27_2_fu_474_p1() {
    trunc_ln27_2_fu_474_p1 = out_d_fu_459_p2.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln27_fu_426_p1() {
    trunc_ln27_fu_426_p1 = ap_phi_mux_out_d_0_phi_fu_314_p4.read().range(3-1, 0);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_1_fu_960_p4() {
    trunc_ln48_1_fu_960_p4 = mul_ln40_13_reg_1588.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_2_fu_969_p4() {
    trunc_ln48_2_fu_969_p4 = mul_ln40_14_reg_1593.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_5_fu_1026_p4() {
    trunc_ln48_5_fu_1026_p4 = mul_ln40_17_reg_1638.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln48_8_fu_928_p4() {
    trunc_ln48_8_fu_928_p4 = mul_ln40_12_reg_1563.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_trunc_ln_fu_873_p4() {
    trunc_ln_fu_873_p4 = mul_ln40_9_reg_1518.read().range(29, 14);
}

void depthwise_conv2d_fix_1::thread_zext_ln24_10_fu_668_p1() {
    zext_ln24_10_fu_668_p1 = esl_zext<64,7>(add_ln24_reg_1290.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_11_fu_600_p1() {
    zext_ln24_11_fu_600_p1 = esl_zext<64,7>(add_ln24_8_reg_1238.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_12_fu_604_p1() {
    zext_ln24_12_fu_604_p1 = esl_zext<64,7>(add_ln24_9_reg_1243.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_13_fu_672_p1() {
    zext_ln24_13_fu_672_p1 = esl_zext<64,7>(add_ln24_10_reg_1305.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_14_fu_712_p1() {
    zext_ln24_14_fu_712_p1 = esl_zext<64,7>(add_ln24_11_reg_1346.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_15_fu_716_p1() {
    zext_ln24_15_fu_716_p1 = esl_zext<64,7>(add_ln24_12_reg_1351.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_16_fu_781_p1() {
    zext_ln24_16_fu_781_p1 = esl_zext<64,7>(add_ln24_13_reg_1400.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_17_fu_785_p1() {
    zext_ln24_17_fu_785_p1 = esl_zext<64,7>(add_ln24_14_reg_1405.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_18_fu_825_p1() {
    zext_ln24_18_fu_825_p1 = esl_zext<64,4>(select_ln24_9_reg_1410.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_19_fu_534_p1() {
    zext_ln24_19_fu_534_p1 = esl_zext<7,6>(select_ln24_8_reg_1197.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln24_fu_530_p1() {
    zext_ln24_fu_530_p1 = esl_zext<64,6>(select_ln24_8_reg_1197.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln27_4_fu_470_p1() {
    zext_ln27_4_fu_470_p1 = esl_zext<6,4>(out_d_fu_459_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln27_fu_422_p1() {
    zext_ln27_fu_422_p1 = esl_zext<6,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_13_fu_744_p1() {
    zext_ln40_13_fu_744_p1 = esl_zext<11,4>(out_w_0_mid2_reg_1273.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_14_fu_752_p1() {
    zext_ln40_14_fu_752_p1 = esl_zext<64,11>(add_ln40_fu_747_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_15_fu_797_p1() {
    zext_ln40_15_fu_797_p1 = esl_zext<11,4>(out_w_reg_1435.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_16_fu_805_p1() {
    zext_ln40_16_fu_805_p1 = esl_zext<64,11>(add_ln40_12_fu_800_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_17_fu_762_p1() {
    zext_ln40_17_fu_762_p1 = esl_zext<11,4>(add_ln40_13_reg_1375.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_18_fu_770_p1() {
    zext_ln40_18_fu_770_p1 = esl_zext<64,11>(add_ln40_14_fu_765_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_19_fu_814_p1() {
    zext_ln40_19_fu_814_p1 = esl_zext<64,11>(add_ln40_15_fu_810_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_1_cast14_fu_370_p1() {
    zext_ln40_1_cast14_fu_370_p1 = esl_zext<11,6>(input_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_20_fu_841_p1() {
    zext_ln40_20_fu_841_p1 = esl_zext<64,11>(add_ln40_16_fu_837_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_21_fu_850_p1() {
    zext_ln40_21_fu_850_p1 = esl_zext<64,11>(add_ln40_17_fu_846_p2.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_22_fu_899_p1() {
    zext_ln40_22_fu_899_p1 = esl_zext<64,11>(add_ln40_18_reg_1538.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_23_fu_903_p1() {
    zext_ln40_23_fu_903_p1 = esl_zext<64,11>(add_ln40_19_reg_1543.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_24_fu_945_p1() {
    zext_ln40_24_fu_945_p1 = esl_zext<64,11>(add_ln40_20_reg_1548.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_2_cast_fu_500_p1() {
    zext_ln40_2_cast_fu_500_p1 = esl_zext<7,4>(ap_phi_mux_out_h_0_phi_fu_338_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_2_cast_mid_fu_633_p1() {
    zext_ln40_2_cast_mid_fu_633_p1 = esl_zext<7,4>(out_h_reg_1267.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln40_fu_366_p1() {
    zext_ln40_fu_366_p1 = esl_zext<7,6>(input_height.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_1_cast_fu_378_p1() {
    zext_ln48_1_cast_fu_378_p1 = esl_zext<11,5>(output_width.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_2_fu_418_p1() {
    zext_ln48_2_fu_418_p1 = esl_zext<7,4>(ap_phi_mux_out_d_0_phi_fu_314_p4.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_3_fu_1054_p1() {
    zext_ln48_3_fu_1054_p1 = esl_zext<64,11>(add_ln48_reg_1498_pp0_iter2_reg.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_4_fu_527_p1() {
    zext_ln48_4_fu_527_p1 = esl_zext<7,4>(out_d_reg_1178.read());
}

void depthwise_conv2d_fix_1::thread_zext_ln48_fu_374_p1() {
    zext_ln48_fu_374_p1 = esl_zext<7,5>(output_height.read());
}

void depthwise_conv2d_fix_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln23_reg_1174.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state16;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

