

================================================================
== Vivado HLS Report for 'relu'
================================================================
* Date:           Sun Sep  6 13:26:15 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.843 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    369|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|    369|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_1_fu_218_p2      |     +    |      0|  0|  27|          18|          20|
    |add_ln746_fu_172_p2         |     +    |      0|  0|  18|           3|          11|
    |p_Val2_3_fu_166_p2          |     +    |      0|  0|  19|          11|          12|
    |p_Val2_7_fu_262_p2          |     +    |      0|  0|  19|          12|          12|
    |ret_V_1_fu_212_p2           |     +    |      0|  0|  30|          18|          23|
    |ret_V_fu_74_p2              |     +    |      0|  0|  20|          11|          13|
    |tmp_V_fu_88_p2              |     +    |      0|  0|  19|          11|          12|
    |r_V_2_fu_202_p2             |     -    |      0|  0|  30|          23|          23|
    |and_ln340_fu_484_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_368_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_382_p2         |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_412_p2         |    and   |      0|  0|   2|           1|           1|
    |carry_1_fu_282_p2           |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_406_p2          |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_430_p2       |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_108_p2         |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_322_p2   |   icmp   |      0|  0|   9|           4|           2|
    |Range1_all_zeros_fu_328_p2  |   icmp   |      0|  0|   9|           4|           1|
    |Range2_all_ones_fu_306_p2   |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln1494_fu_156_p2       |   icmp   |      0|  0|  13|          12|           1|
    |or_ln340_1_fu_436_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_442_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_448_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_126_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_394_p2          |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_418_p2          |    or    |      0|  0|   2|           1|           1|
    |ap_return                   |  select  |      0|  0|  12|           1|          12|
    |deleted_ones_fu_374_p3      |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_334_p3     |  select  |      0|  0|   2|           1|           1|
    |p_Val2_2_fu_148_p3          |  select  |      0|  0|  12|           1|          12|
    |sel_tmp4_fu_470_p3          |  select  |      0|  0|  12|           1|          12|
    |select_ln340_2_fu_454_p3    |  select  |      0|  0|  12|           1|          11|
    |select_ln340_fu_132_p3      |  select  |      0|  0|  12|           1|          11|
    |select_ln388_1_fu_462_p3    |  select  |      0|  0|  13|           1|          13|
    |select_ln388_fu_140_p3      |  select  |      0|  0|  13|           1|          13|
    |select_ln746_fu_342_p3      |  select  |      0|  0|  11|           1|           2|
    |xor_ln1494_fu_478_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_1_fu_114_p2       |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_120_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln416_fu_276_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_362_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1_fu_400_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_388_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_424_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_102_p2         |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 369|         163|         251|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |     relu     | return value |
|ap_return  | out |   12| ap_ctrl_hs |     relu     | return value |
|norm_V     |  in |   12|   ap_none  |    norm_V    |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%norm_V_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %norm_V)" [ResNet/pgconv64.h:43]   --->   Operation 2 'read' 'norm_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%lhs_V = sext i12 %norm_V_read to i13" [ResNet/pgconv64.h:43]   --->   Operation 3 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.96ns)   --->   "%ret_V = add nsw i13 2046, %lhs_V" [ResNet/pgconv64.h:43]   --->   Operation 4 'add' 'ret_V' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %ret_V, i32 12)" [ResNet/pgconv64.h:43]   --->   Operation 5 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.96ns)   --->   "%tmp_V = add i12 2046, %norm_V_read" [ResNet/pgconv64.h:43]   --->   Operation 6 'add' 'tmp_V' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %tmp_V, i32 11)" [ResNet/pgconv64.h:43]   --->   Operation 7 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [ResNet/pgconv64.h:43]   --->   Operation 8 'xor' 'xor_ln786' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [ResNet/pgconv64.h:43]   --->   Operation 9 'and' 'underflow' <Predicate = (!or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%xor_ln340_1 = xor i1 %p_Result_s, %p_Result_1" [ResNet/pgconv64.h:43]   --->   Operation 10 'xor' 'xor_ln340_1' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [ResNet/pgconv64.h:43]   --->   Operation 11 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340" [ResNet/pgconv64.h:43]   --->   Operation 12 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%select_ln340 = select i1 %xor_ln340_1, i12 2047, i12 %tmp_V" [ResNet/pgconv64.h:43]   --->   Operation 13 'select' 'select_ln340' <Predicate = (or_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i12 -2048, i12 %tmp_V" [ResNet/pgconv64.h:43]   --->   Operation 14 'select' 'select_ln388' <Predicate = (!or_ln340)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.43ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388" [ResNet/pgconv64.h:43]   --->   Operation 15 'select' 'p_Val2_2' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.86ns)   --->   "%icmp_ln1494 = icmp sgt i12 %p_Val2_2, 0" [ResNet/pgconv64.h:44]   --->   Operation 16 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_2 to i11" [ResNet/pgconv64.h:45]   --->   Operation 17 'trunc' 'trunc_ln703' <Predicate = (!p_Result_2 & icmp_ln1494 & !and_ln340)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.96ns)   --->   "%p_Val2_3 = add i12 2046, %p_Val2_2" [ResNet/pgconv64.h:45]   --->   Operation 18 'add' 'p_Val2_3' <Predicate = (icmp_ln1494 & !and_ln340)> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.94ns)   --->   "%add_ln746 = add i11 -2, %trunc_ln703" [ResNet/pgconv64.h:45]   --->   Operation 19 'add' 'add_ln746' <Predicate = (!p_Result_2 & icmp_ln1494 & !and_ln340)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_3, i32 11)" [ResNet/pgconv64.h:45]   --->   Operation 20 'bitselect' 'p_Result_2' <Predicate = (icmp_ln1494 & !and_ln340)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V = sext i12 %p_Val2_2 to i23" [ResNet/pgconv64.h:47]   --->   Operation 21 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %p_Val2_2, i10 0)" [ResNet/pgconv64.h:47]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i22 %tmp to i23" [ResNet/pgconv64.h:47]   --->   Operation 23 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.08ns)   --->   "%r_V_2 = sub i23 %sext_ln1118, %r_V" [ResNet/pgconv64.h:47]   --->   Operation 24 'sub' 'r_V_2' <Predicate = true> <Delay = 1.08> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1192 = trunc i23 %r_V_2 to i20" [ResNet/pgconv64.h:47]   --->   Operation 25 'trunc' 'trunc_ln1192' <Predicate = (carry_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.09ns)   --->   "%ret_V_1 = add i23 261888, %r_V_2" [ResNet/pgconv64.h:47]   --->   Operation 26 'add' 'ret_V_1' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.06ns)   --->   "%add_ln1192_1 = add i20 261888, %trunc_ln1192" [ResNet/pgconv64.h:47]   --->   Operation 27 'add' 'add_ln1192_1' <Predicate = (carry_1)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V_1, i32 22)" [ResNet/pgconv64.h:47]   --->   Operation 28 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %ret_V_1, i32 7, i32 18)" [ResNet/pgconv64.h:47]   --->   Operation 29 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V_1, i32 18)" [ResNet/pgconv64.h:47]   --->   Operation 30 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V_1, i32 6)" [ResNet/pgconv64.h:47]   --->   Operation 31 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8 to i12" [ResNet/pgconv64.h:47]   --->   Operation 32 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.96ns)   --->   "%p_Val2_7 = add i12 %p_Val2_6, %zext_ln415" [ResNet/pgconv64.h:47]   --->   Operation 33 'add' 'p_Val2_7' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_7, i32 11)" [ResNet/pgconv64.h:47]   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416 = xor i1 %tmp_9, true" [ResNet/pgconv64.h:47]   --->   Operation 35 'xor' 'xor_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.33ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_4, %xor_ln416" [ResNet/pgconv64.h:47]   --->   Operation 36 'and' 'carry_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_Val2_7, i32 11)" [ResNet/pgconv64.h:47]   --->   Operation 37 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %ret_V_1, i32 20, i32 22)" [ResNet/pgconv64.h:47]   --->   Operation 38 'partselect' 'tmp_1' <Predicate = (carry_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.69ns)   --->   "%Range2_all_ones = icmp eq i3 %tmp_1, -1" [ResNet/pgconv64.h:47]   --->   Operation 39 'icmp' 'Range2_all_ones' <Predicate = (carry_1)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %ret_V_1, i32 19, i32 22)" [ResNet/pgconv64.h:47]   --->   Operation 40 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.88ns)   --->   "%Range1_all_ones = icmp eq i4 %tmp_2, -1" [ResNet/pgconv64.h:47]   --->   Operation 41 'icmp' 'Range1_all_ones' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.88ns)   --->   "%Range1_all_zeros = icmp eq i4 %tmp_2, 0" [ResNet/pgconv64.h:47]   --->   Operation 42 'icmp' 'Range1_all_zeros' <Predicate = (and_ln340 & !carry_1)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros" [ResNet/pgconv64.h:47]   --->   Operation 43 'select' 'deleted_zeros' <Predicate = (and_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%select_ln746 = select i1 %p_Result_2, i11 -1, i11 %add_ln746" [ResNet/pgconv64.h:45]   --->   Operation 44 'select' 'select_ln746' <Predicate = (icmp_ln1494 & !and_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%zext_ln746 = zext i11 %select_ln746 to i12" [ResNet/pgconv64.h:45]   --->   Operation 45 'zext' 'zext_ln746' <Predicate = (icmp_ln1494 & !and_ln340)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_1, i32 19)" [ResNet/pgconv64.h:47]   --->   Operation 46 'bitselect' 'tmp_11' <Predicate = (carry_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_11, true" [ResNet/pgconv64.h:47]   --->   Operation 47 'xor' 'xor_ln779' <Predicate = (carry_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %Range2_all_ones, %xor_ln779" [ResNet/pgconv64.h:47]   --->   Operation 48 'and' 'and_ln779' <Predicate = (carry_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = select i1 %carry_1, i1 %and_ln779, i1 %Range1_all_ones" [ResNet/pgconv64.h:47]   --->   Operation 49 'select' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %carry_1, %Range1_all_ones" [ResNet/pgconv64.h:47]   --->   Operation 50 'and' 'and_ln781' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %deleted_zeros, true" [ResNet/pgconv64.h:47]   --->   Operation 51 'xor' 'xor_ln785' <Predicate = (and_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %p_Result_5, %xor_ln785" [ResNet/pgconv64.h:47]   --->   Operation 52 'or' 'or_ln785' <Predicate = (and_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.33ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_3, true" [ResNet/pgconv64.h:47]   --->   Operation 53 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [ResNet/pgconv64.h:47]   --->   Operation 54 'and' 'overflow' <Predicate = (and_ln340)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_5, %deleted_ones" [ResNet/pgconv64.h:47]   --->   Operation 55 'and' 'and_ln786' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [ResNet/pgconv64.h:47]   --->   Operation 56 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node underflow_1)   --->   "%xor_ln786_1 = xor i1 %or_ln786, true" [ResNet/pgconv64.h:47]   --->   Operation 57 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.33ns) (out node of the LUT)   --->   "%underflow_1 = and i1 %p_Result_3, %xor_ln786_1" [ResNet/pgconv64.h:47]   --->   Operation 58 'and' 'underflow_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %underflow_1, %overflow" [ResNet/pgconv64.h:47]   --->   Operation 59 'or' 'or_ln340_1' <Predicate = (and_ln340)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln340)   --->   "%or_ln340_2 = or i1 %and_ln786, %xor_ln785_1" [ResNet/pgconv64.h:47]   --->   Operation 60 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln340)   --->   "%or_ln340_3 = or i1 %or_ln340_2, %and_ln781" [ResNet/pgconv64.h:47]   --->   Operation 61 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%select_ln340_2 = select i1 %or_ln340_1, i12 2047, i12 %p_Val2_7" [ResNet/pgconv64.h:47]   --->   Operation 62 'select' 'select_ln340_2' <Predicate = (and_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%select_ln388_1 = select i1 %underflow_1, i12 -2048, i12 %p_Val2_7" [ResNet/pgconv64.h:47]   --->   Operation 63 'select' 'select_ln388_1' <Predicate = (!icmp_ln1494 & !and_ln340)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.45ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %icmp_ln1494, i12 %zext_ln746, i12 %select_ln388_1" [ResNet/pgconv64.h:44]   --->   Operation 64 'select' 'sel_tmp4' <Predicate = (!and_ln340)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln340)   --->   "%xor_ln1494 = xor i1 %icmp_ln1494, true" [ResNet/pgconv64.h:44]   --->   Operation 65 'xor' 'xor_ln1494' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln340 = and i1 %or_ln340_3, %xor_ln1494" [ResNet/pgconv64.h:47]   --->   Operation 66 'and' 'and_ln340' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %and_ln340, i12 %select_ln340_2, i12 %sel_tmp4" [ResNet/pgconv64.h:47]   --->   Operation 67 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "ret i12 %select_ln340_3" [ResNet/pgconv64.h:49]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ norm_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
norm_V_read      (read          ) [ 00]
lhs_V            (sext          ) [ 00]
ret_V            (add           ) [ 00]
p_Result_s       (bitselect     ) [ 00]
tmp_V            (add           ) [ 00]
p_Result_1       (bitselect     ) [ 00]
xor_ln786        (xor           ) [ 00]
underflow        (and           ) [ 00]
xor_ln340_1      (xor           ) [ 00]
xor_ln340        (xor           ) [ 00]
or_ln340         (or            ) [ 01]
select_ln340     (select        ) [ 00]
select_ln388     (select        ) [ 00]
p_Val2_2         (select        ) [ 00]
icmp_ln1494      (icmp          ) [ 01]
trunc_ln703      (trunc         ) [ 00]
p_Val2_3         (add           ) [ 00]
add_ln746        (add           ) [ 00]
p_Result_2       (bitselect     ) [ 01]
r_V              (sext          ) [ 00]
tmp              (bitconcatenate) [ 00]
sext_ln1118      (sext          ) [ 00]
r_V_2            (sub           ) [ 00]
trunc_ln1192     (trunc         ) [ 00]
ret_V_1          (add           ) [ 00]
add_ln1192_1     (add           ) [ 00]
p_Result_3       (bitselect     ) [ 00]
p_Val2_6         (partselect    ) [ 00]
p_Result_4       (bitselect     ) [ 00]
tmp_8            (bitselect     ) [ 00]
zext_ln415       (zext          ) [ 00]
p_Val2_7         (add           ) [ 00]
tmp_9            (bitselect     ) [ 00]
xor_ln416        (xor           ) [ 00]
carry_1          (and           ) [ 01]
p_Result_5       (bitselect     ) [ 00]
tmp_1            (partselect    ) [ 00]
Range2_all_ones  (icmp          ) [ 00]
tmp_2            (partselect    ) [ 00]
Range1_all_ones  (icmp          ) [ 00]
Range1_all_zeros (icmp          ) [ 00]
deleted_zeros    (select        ) [ 00]
select_ln746     (select        ) [ 00]
zext_ln746       (zext          ) [ 00]
tmp_11           (bitselect     ) [ 00]
xor_ln779        (xor           ) [ 00]
and_ln779        (and           ) [ 00]
deleted_ones     (select        ) [ 00]
and_ln781        (and           ) [ 00]
xor_ln785        (xor           ) [ 00]
or_ln785         (or            ) [ 00]
xor_ln785_1      (xor           ) [ 00]
overflow         (and           ) [ 00]
and_ln786        (and           ) [ 00]
or_ln786         (or            ) [ 00]
xor_ln786_1      (xor           ) [ 00]
underflow_1      (and           ) [ 00]
or_ln340_1       (or            ) [ 00]
or_ln340_2       (or            ) [ 00]
or_ln340_3       (or            ) [ 00]
select_ln340_2   (select        ) [ 00]
select_ln388_1   (select        ) [ 00]
sel_tmp4         (select        ) [ 00]
xor_ln1494       (xor           ) [ 00]
and_ln340        (and           ) [ 01]
select_ln340_3   (select        ) [ 00]
ret_ln49         (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="norm_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i20.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="norm_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="12" slack="0"/>
<pin id="66" dir="0" index="1" bw="12" slack="0"/>
<pin id="67" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="lhs_V_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="12" slack="0"/>
<pin id="72" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ret_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="12" slack="0"/>
<pin id="76" dir="0" index="1" bw="12" slack="0"/>
<pin id="77" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_Result_s_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="13" slack="0"/>
<pin id="83" dir="0" index="2" bw="5" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_V_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="12" slack="0"/>
<pin id="90" dir="0" index="1" bw="12" slack="0"/>
<pin id="91" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_Result_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="12" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="xor_ln786_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="underflow_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="xor_ln340_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="xor_ln340_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="or_ln340_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln340_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="12" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="select_ln388_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="0" index="2" bw="12" slack="0"/>
<pin id="144" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_Val2_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="12" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln1494_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln703_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_Val2_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="12" slack="0"/>
<pin id="169" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln746_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln746/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_Result_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="0" index="2" bw="5" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="12" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sext_ln1118_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="22" slack="0"/>
<pin id="200" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_V_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="22" slack="0"/>
<pin id="204" dir="0" index="1" bw="12" slack="0"/>
<pin id="205" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="trunc_ln1192_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="23" slack="0"/>
<pin id="210" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1192/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="ret_V_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="19" slack="0"/>
<pin id="214" dir="0" index="1" bw="23" slack="0"/>
<pin id="215" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln1192_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="19" slack="0"/>
<pin id="220" dir="0" index="1" bw="20" slack="0"/>
<pin id="221" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Result_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="23" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Val2_6_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="23" slack="0"/>
<pin id="235" dir="0" index="2" bw="4" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Result_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="23" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="23" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln415_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="p_Val2_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_7/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_9_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="12" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="xor_ln416_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="carry_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_5_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="12" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="23" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="0" index="3" bw="6" slack="0"/>
<pin id="301" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Range2_all_ones_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range2_all_ones/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_2_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="23" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="Range1_all_ones_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="Range1_all_zeros_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="0" index="1" bw="4" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="deleted_zeros_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="select_ln746_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="11" slack="0"/>
<pin id="345" dir="0" index="2" bw="11" slack="0"/>
<pin id="346" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln746/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln746_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln746/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="20" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln779_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="and_ln779_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="deleted_ones_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="1" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln781_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="xor_ln785_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="or_ln785_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="xor_ln785_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="overflow_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="and_ln786_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="or_ln786_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln786_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="underflow_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="or_ln340_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln340_2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln340_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln340_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="12" slack="0"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln388_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="12" slack="0"/>
<pin id="465" dir="0" index="2" bw="12" slack="0"/>
<pin id="466" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sel_tmp4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="12" slack="0"/>
<pin id="473" dir="0" index="2" bw="12" slack="0"/>
<pin id="474" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln1494_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1494/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="and_ln340_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln340/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln340_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="12" slack="0"/>
<pin id="493" dir="0" index="2" bw="12" slack="0"/>
<pin id="494" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="73"><net_src comp="64" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="70" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="74" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="64" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="80" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="80" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="94" pin="3"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="80" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="94" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="114" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="88" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="145"><net_src comp="108" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="88" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="126" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="132" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="140" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="148" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="148" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="162" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="166" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="189"><net_src comp="148" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="148" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="190" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="186" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="202" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="208" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="212" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="238"><net_src comp="38" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="212" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="247"><net_src comp="34" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="212" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="212" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="232" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="242" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="262" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="302"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="212" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="310"><net_src comp="296" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="50" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="212" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="312" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="312" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="282" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="328" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="347"><net_src comp="178" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="60" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="172" pin="2"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="62" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="218" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="16" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="306" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="282" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="322" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="282" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="322" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="334" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="16" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="288" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="224" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="16" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="394" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="288" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="374" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="382" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="16" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="224" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="406" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="412" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="400" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="382" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="436" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="262" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="430" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="20" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="262" pin="2"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="156" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="350" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="462" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="156" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="16" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="448" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="484" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="454" pin="3"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="470" pin="3"/><net_sink comp="490" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: relu : norm_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		p_Result_s : 2
		p_Result_1 : 1
		xor_ln786 : 2
		underflow : 2
		xor_ln340_1 : 3
		xor_ln340 : 3
		or_ln340 : 3
		select_ln340 : 3
		select_ln388 : 2
		p_Val2_2 : 3
		icmp_ln1494 : 4
		trunc_ln703 : 4
		p_Val2_3 : 4
		add_ln746 : 5
		p_Result_2 : 5
		r_V : 4
		tmp : 4
		sext_ln1118 : 5
		r_V_2 : 6
		trunc_ln1192 : 7
		ret_V_1 : 7
		add_ln1192_1 : 8
		p_Result_3 : 8
		p_Val2_6 : 8
		p_Result_4 : 8
		tmp_8 : 8
		zext_ln415 : 9
		p_Val2_7 : 10
		tmp_9 : 11
		xor_ln416 : 12
		carry_1 : 12
		p_Result_5 : 11
		tmp_1 : 8
		Range2_all_ones : 9
		tmp_2 : 8
		Range1_all_ones : 9
		Range1_all_zeros : 9
		deleted_zeros : 12
		select_ln746 : 6
		zext_ln746 : 7
		tmp_11 : 9
		xor_ln779 : 10
		and_ln779 : 10
		deleted_ones : 12
		and_ln781 : 12
		xor_ln785 : 13
		or_ln785 : 13
		xor_ln785_1 : 9
		overflow : 13
		and_ln786 : 13
		or_ln786 : 13
		xor_ln786_1 : 13
		underflow_1 : 13
		or_ln340_1 : 13
		or_ln340_2 : 13
		or_ln340_3 : 13
		select_ln340_2 : 13
		select_ln388_1 : 13
		sel_tmp4 : 14
		xor_ln1494 : 5
		and_ln340 : 13
		select_ln340_3 : 15
		ret_ln49 : 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       ret_V_fu_74       |    0    |    19   |
|          |       tmp_V_fu_88       |    0    |    19   |
|          |     p_Val2_3_fu_166     |    0    |    19   |
|    add   |     add_ln746_fu_172    |    0    |    18   |
|          |      ret_V_1_fu_212     |    0    |    30   |
|          |   add_ln1192_1_fu_218   |    0    |    27   |
|          |     p_Val2_7_fu_262     |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |   select_ln340_fu_132   |    0    |    12   |
|          |   select_ln388_fu_140   |    0    |    12   |
|          |     p_Val2_2_fu_148     |    0    |    12   |
|          |   deleted_zeros_fu_334  |    0    |    2    |
|  select  |   select_ln746_fu_342   |    0    |    11   |
|          |   deleted_ones_fu_374   |    0    |    2    |
|          |  select_ln340_2_fu_454  |    0    |    12   |
|          |  select_ln388_1_fu_462  |    0    |    12   |
|          |     sel_tmp4_fu_470     |    0    |    12   |
|          |  select_ln340_3_fu_490  |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln1494_fu_156   |    0    |    13   |
|   icmp   |  Range2_all_ones_fu_306 |    0    |    9    |
|          |  Range1_all_ones_fu_322 |    0    |    9    |
|          | Range1_all_zeros_fu_328 |    0    |    9    |
|----------|-------------------------|---------|---------|
|    sub   |       r_V_2_fu_202      |    0    |    29   |
|----------|-------------------------|---------|---------|
|          |     xor_ln786_fu_102    |    0    |    2    |
|          |    xor_ln340_1_fu_114   |    0    |    2    |
|          |     xor_ln340_fu_120    |    0    |    2    |
|          |     xor_ln416_fu_276    |    0    |    2    |
|    xor   |     xor_ln779_fu_362    |    0    |    2    |
|          |     xor_ln785_fu_388    |    0    |    2    |
|          |    xor_ln785_1_fu_400   |    0    |    2    |
|          |    xor_ln786_1_fu_424   |    0    |    2    |
|          |    xor_ln1494_fu_478    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     underflow_fu_108    |    0    |    2    |
|          |      carry_1_fu_282     |    0    |    2    |
|          |     and_ln779_fu_368    |    0    |    2    |
|    and   |     and_ln781_fu_382    |    0    |    2    |
|          |     overflow_fu_406     |    0    |    2    |
|          |     and_ln786_fu_412    |    0    |    2    |
|          |    underflow_1_fu_430   |    0    |    2    |
|          |     and_ln340_fu_484    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln340_fu_126     |    0    |    2    |
|          |     or_ln785_fu_394     |    0    |    2    |
|    or    |     or_ln786_fu_418     |    0    |    2    |
|          |    or_ln340_1_fu_436    |    0    |    2    |
|          |    or_ln340_2_fu_442    |    0    |    2    |
|          |    or_ln340_3_fu_448    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |  norm_V_read_read_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       lhs_V_fu_70       |    0    |    0    |
|   sext   |        r_V_fu_186       |    0    |    0    |
|          |    sext_ln1118_fu_198   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     p_Result_s_fu_80    |    0    |    0    |
|          |     p_Result_1_fu_94    |    0    |    0    |
|          |    p_Result_2_fu_178    |    0    |    0    |
|          |    p_Result_3_fu_224    |    0    |    0    |
| bitselect|    p_Result_4_fu_242    |    0    |    0    |
|          |       tmp_8_fu_250      |    0    |    0    |
|          |       tmp_9_fu_268      |    0    |    0    |
|          |    p_Result_5_fu_288    |    0    |    0    |
|          |      tmp_11_fu_354      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln703_fu_162   |    0    |    0    |
|          |   trunc_ln1192_fu_208   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        tmp_fu_190       |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     p_Val2_6_fu_232     |    0    |    0    |
|partselect|       tmp_1_fu_296      |    0    |    0    |
|          |       tmp_2_fu_312      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln415_fu_258    |    0    |    0    |
|          |    zext_ln746_fu_350    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   365   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   365  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   365  |
+-----------+--------+--------+
