// Seed: 1418118734
module module_0 #(
    parameter id_1  = 32'd67,
    parameter id_11 = 32'd29
);
  assign id_1[1'b0-id_1] = 1 ^ id_1;
  assign id_1 = id_1;
  logic id_2;
  assign id_1 = 1;
  type_73 id_3 (
      .id_0 (1),
      .id_1 (~id_2),
      .id_2 (1'b0),
      .id_3 (id_4),
      .id_4 (id_2),
      .id_5 (id_1),
      .id_6 (id_2),
      .id_7 (1),
      .id_8 (1 != 1),
      .id_9 (),
      .id_10(id_1),
      .id_11(id_1 == id_2),
      .id_12(1)
  );
  logic
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      _id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69;
  assign id_54 = id_36;
  assign id_38[id_11] = 1;
  logic id_70;
  logic id_71;
  assign id_61 = id_26;
endmodule
module module_1 #(
    parameter id_1 = 32'd69
);
  always @(posedge id_1) begin
    id_1 <= 1;
    SystemTFIdentifier(id_1[id_1|1 : 1'b0]);
    id_1 <= 1;
  end
  logic id_2;
  logic
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18;
  logic id_19;
  assign id_18 = id_13;
  logic id_20;
  assign id_18 = id_2;
endmodule
