# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/display/msm/hdmi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Qualcomm adreno/snapdragon hdmi output

maintainers:
  - Rob Herring <robh@kernel.org>
  - Archit Taneja <architt@codeaurora.org>
description: test

properties:
  compatible:
    items:
      - enum:
          - qcom,hdmi-phy-8960
          - qcom,hdmi-tx-8960
    minItems: 1
    maxItems: 1
    additionalItems: false
  pinctrl-names:
    items:
      - const: default
    minItems: 1
    maxItems: 1
    additionalItems: false
  pinctrl-0: {}
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  reg-names:
    items:
      - const: core_physical
    minItems: 1
    maxItems: 1
    additionalItems: false
  interrupts: {}
  clocks: {}
  clock-names:
    items:
      - const: core_clk
      - const: master_iface_clk
      - const: slave_iface_clk
    minItems: 3
    maxItems: 3
    additionalItems: false
  phys: {}
  phy-names:
    items:
      - const: hdmi-phy
    minItems: 1
    maxItems: 1
    additionalItems: false
  core-vdda-supply: {}
  hdmi-mux-supply: {}
  hpd-gpios: {}
  '#phy-cells':
    const: 0x0
historical: |+
  Qualcomm adreno/snapdragon hdmi output

  Required properties:
  - compatible: one of the following
     * "qcom,hdmi-tx-8996"
     * "qcom,hdmi-tx-8994"
     * "qcom,hdmi-tx-8084"
     * "qcom,hdmi-tx-8974"
     * "qcom,hdmi-tx-8660"
     * "qcom,hdmi-tx-8960"
  - reg: Physical base address and length of the controller's registers
  - reg-names: "core_physical"
  - interrupts: The interrupt signal from the hdmi block.
  - power-domains: Should be <&mmcc MDSS_GDSC>.
  - clocks: device clocks
    See ../clocks/clock-bindings.txt for details.
  - core-vdda-supply: phandle to supply regulator
  - hdmi-mux-supply: phandle to mux regulator
  - phys: the phandle for the HDMI PHY device
  - phy-names: the name of the corresponding PHY device

  Optional properties:
  - hpd-gpios: hpd pin
  - qcom,hdmi-tx-mux-en-gpios: hdmi mux enable pin
  - qcom,hdmi-tx-mux-sel-gpios: hdmi mux select pin
  - qcom,hdmi-tx-mux-lpm-gpios: hdmi mux lpm pin
  - power-domains: reference to the power domain(s), if available.
  - pinctrl-names: the pin control state names; should contain "default"
  - pinctrl-0: the default pinctrl state (active)
  - pinctrl-1: the "sleep" pinctrl state

  HDMI PHY:
  Required properties:
  - compatible: Could be the following
    * "qcom,hdmi-phy-8660"
    * "qcom,hdmi-phy-8960"
    * "qcom,hdmi-phy-8974"
    * "qcom,hdmi-phy-8084"
    * "qcom,hdmi-phy-8996"
  - #phy-cells: Number of cells in a PHY specifier; Should be 0.
  - reg: Physical base address and length of the registers of the PHY sub blocks.
  - reg-names: The names of register regions. The following regions are required:
    * "hdmi_phy"
    * "hdmi_pll"
    For HDMI PHY on msm8996, these additional register regions are required:
      * "hdmi_tx_l0"
      * "hdmi_tx_l1"
      * "hdmi_tx_l3"
      * "hdmi_tx_l4"
  - power-domains: Should be <&mmcc MDSS_GDSC>.
  - clocks: device clocks
    See Documentation/devicetree/bindings/clock/clock-bindings.txt for details.
  - core-vdda-supply: phandle to vdda regulator device node

...
