// SPDX-FileCopyrightText: Â© 2023 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

#include <stdint.h>
#include "circular_buffer.h"
#include "dataflow_api.h"
void kernel_main() {

    const uint32_t src_addr                 = get_arg_val<uint32_t>(0);
    const uint32_t block_height             = get_arg_val<uint32_t>(2);
    const uint32_t block_width_bytes        = get_arg_val<uint32_t>(3);
    const uint32_t padded_block_width_bytes = get_arg_val<uint32_t>(4);
    const bool aligned                      = static_cast<bool>(get_arg_val<uint32_t>(5));
    const uint32_t aligned_input_width_offset_bytes = get_arg_val<uint32_t>(6);
    const uint32_t aligned_block_width_bytes = get_arg_val<uint32_t>(7);
    const uint32_t aligned_offset           = get_arg_val<uint32_t>(8);
    const uint32_t start_id                 = get_arg_val<uint32_t>(9);

    constexpr uint32_t cb_id_in0 = get_compile_time_arg_val(0);
    constexpr uint32_t cb_id_in1 = get_compile_time_arg_val(1);
    constexpr uint32_t stick_size = get_compile_time_arg_val(2);
    constexpr auto src_args = TensorAccessorArgs<3>();

    const auto s0 = TensorAccessor(src_args, src_addr + aligned_input_width_offset_bytes, stick_size);
    uint32_t stick_id = start_id;
    cb_reserve_back(cb_id_in0, block_height);
    uint32_t l1_write_addr = get_write_ptr(cb_id_in0);
    if (aligned) {
        for (uint32_t h = 0; h < block_height; ++h) {
            uint64_t src_noc_addr = get_noc_addr(stick_id, s0);
            noc_async_read(src_noc_addr, l1_write_addr, block_width_bytes);
            stick_id++;
            l1_write_addr += padded_block_width_bytes;
        }
        noc_async_read_barrier();
    } else {
        enum SlotState : uint8_t {
            IDLE = 0,
            DRAM_PENDING = 1,
            SCRATCH_READY = 2,
            SCRATCH_PENDING = 3
        };

        constexpr uint32_t num_trids = 2;
        constexpr uint32_t dram_trid_base = 1;
        constexpr uint32_t scratch_trid_base = dram_trid_base + num_trids;

        cb_reserve_back(cb_id_in1, num_trids);
        uint32_t scratch_l1_write_addr_base = get_write_ptr(cb_id_in1);
        uint32_t scratch_cb_page_size = get_local_cb_interface(cb_id_in1).fifo_page_size;
        SlotState slot_states[num_trids];
        uint32_t l1_write_addrs[num_trids];
        uint32_t scratch_l1_write_addrs[num_trids];

        // Initialize slots
        for (uint32_t i = 0; i < num_trids; i++) {
            slot_states[i] = SlotState::IDLE;
            scratch_l1_write_addrs[i] = scratch_l1_write_addr_base + i * scratch_cb_page_size;
        }

        uint32_t rows_issued = 0;      // Number of DRAM->scratch transfers started
        uint32_t rows_completed = 0;   // Number of scratch->L1 transfers completed

        while (rows_completed < block_height) {
            for (uint32_t slot = 0; slot < num_trids; slot++) {
                uint32_t dram_trid = dram_trid_base + slot;
                uint32_t scratch_trid = scratch_trid_base + slot;

                if (slot_states[slot] == SlotState::IDLE && rows_issued < block_height) {
                    // Start new DRAM->scratch transfer
                    noc_async_read_tile_dram_sharded_set_trid(dram_trid);
                    uint64_t src_noc_addr = get_noc_addr(stick_id, s0);
                    noc_async_read(src_noc_addr, scratch_l1_write_addrs[slot], aligned_block_width_bytes);
                    l1_write_addrs[slot] = l1_write_addr;
                    slot_states[slot] = SlotState::DRAM_PENDING;

                    stick_id++;
                    l1_write_addr += padded_block_width_bytes;
                    rows_issued++;

                } else if (slot_states[slot] == SlotState::DRAM_PENDING) {
                    // Check if DRAM->scratch is complete
                    if (ncrisc_noc_read_with_transaction_id_flushed(noc_index, dram_trid) == 1) {
                        slot_states[slot] = SlotState::SCRATCH_READY;
                    }

                } else if (slot_states[slot] == SlotState::SCRATCH_READY) {
                    // Start scratch->L1 transfer
                    noc_async_read_tile_dram_sharded_set_trid(scratch_trid);
                    uint64_t scratch_l1_noc_read_addr = get_noc_addr(scratch_l1_write_addrs[slot] + aligned_offset);
                    noc_async_read(scratch_l1_noc_read_addr, l1_write_addrs[slot], block_width_bytes);
                    slot_states[slot] = SlotState::SCRATCH_PENDING;

                } else if (slot_states[slot] == SlotState::SCRATCH_PENDING) {
                    // Check if scratch->L1 is complete
                    if (ncrisc_noc_read_with_transaction_id_flushed(noc_index, scratch_trid) == 1) {
                        slot_states[slot] = SlotState::IDLE;
                        rows_completed++;
                    }
                }
            }
        }
    }
    cb_push_back(cb_id_in0, block_height);
}
