Running: C:\Xilinix\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/procesadorMonociclo_1_tb_isim_beh.exe -prj C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/procesadorMonociclo_1_tb_beh.prj work.procesadorMonociclo_1_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/RegisterFile.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/ProgramCounter.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/InstructionMemory.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/ControlUnity.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/Alu.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/Adder.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/ProcesadorMonociclo_1.vhd" into library work
Parsing VHDL file "C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/procesadorMonociclo_1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity Adder [adder_default]
Compiling architecture behavioral of entity Alu [alu_default]
Compiling architecture behavioral of entity ControlUnity [controlunity_default]
Compiling architecture behavioral of entity InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity ProcesadorMonociclo_1 [procesadormonociclo_1_default]
Compiling architecture behavior of entity procesadormonociclo_1_tb
Time Resolution for simulation is 1ps.
Compiled 20 VHDL Units
Built simulation executable C:/Users/DiegoAlejandro/Documents/GitHub/Architecture-/Procesador_1/procesadorMonociclo_1_tb_isim_beh.exe
Fuse Memory Usage: 32848 KB
Fuse CPU Usage: 655 ms
