ARM GAS  /tmp/cckQYUGF.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB141:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim6;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim7;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
ARM GAS  /tmp/cckQYUGF.s 			page 2


  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  29              		.loc 1 34 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 88
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 96B0     		sub	sp, sp, #88
  38              		.cfi_def_cfa_offset 96
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39              		.loc 1 40 3 view .LVU1
  40              		.loc 1 40 27 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 1394     		str	r4, [sp, #76]
  43 0008 1494     		str	r4, [sp, #80]
  44 000a 1594     		str	r4, [sp, #84]
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  45              		.loc 1 41 3 is_stmt 1 view .LVU3
  46              		.loc 1 41 22 is_stmt 0 view .LVU4
  47 000c 0C94     		str	r4, [sp, #48]
  48 000e 0D94     		str	r4, [sp, #52]
  49 0010 0E94     		str	r4, [sp, #56]
  50 0012 0F94     		str	r4, [sp, #60]
  51 0014 1094     		str	r4, [sp, #64]
  52 0016 1194     		str	r4, [sp, #68]
  53 0018 1294     		str	r4, [sp, #72]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  54              		.loc 1 42 3 is_stmt 1 view .LVU5
  55              		.loc 1 42 34 is_stmt 0 view .LVU6
  56 001a 2C22     		movs	r2, #44
  57 001c 2146     		mov	r1, r4
  58 001e 01A8     		add	r0, sp, #4
  59 0020 FFF7FEFF 		bl	memset
  60              	.LVL0:
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  47:Core/Src/tim.c ****   htim1.Instance = TIM1;
  61              		.loc 1 47 3 is_stmt 1 view .LVU7
  62              		.loc 1 47 18 is_stmt 0 view .LVU8
  63 0024 2C48     		ldr	r0, .L13
  64 0026 2D4B     		ldr	r3, .L13+4
  65 0028 0360     		str	r3, [r0]
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 320;
  66              		.loc 1 48 3 is_stmt 1 view .LVU9
  67              		.loc 1 48 24 is_stmt 0 view .LVU10
ARM GAS  /tmp/cckQYUGF.s 			page 3


  68 002a 4FF4A073 		mov	r3, #320
  69 002e 4360     		str	r3, [r0, #4]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  70              		.loc 1 49 3 is_stmt 1 view .LVU11
  71              		.loc 1 49 26 is_stmt 0 view .LVU12
  72 0030 8460     		str	r4, [r0, #8]
  50:Core/Src/tim.c ****   htim1.Init.Period = 256;
  73              		.loc 1 50 3 is_stmt 1 view .LVU13
  74              		.loc 1 50 21 is_stmt 0 view .LVU14
  75 0032 4FF48073 		mov	r3, #256
  76 0036 C360     		str	r3, [r0, #12]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
  77              		.loc 1 51 3 is_stmt 1 view .LVU15
  78              		.loc 1 51 28 is_stmt 0 view .LVU16
  79 0038 4FF40073 		mov	r3, #512
  80 003c 0361     		str	r3, [r0, #16]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  81              		.loc 1 52 3 is_stmt 1 view .LVU17
  82              		.loc 1 52 32 is_stmt 0 view .LVU18
  83 003e 4461     		str	r4, [r0, #20]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  84              		.loc 1 53 3 is_stmt 1 view .LVU19
  85              		.loc 1 53 32 is_stmt 0 view .LVU20
  86 0040 8023     		movs	r3, #128
  87 0042 8361     		str	r3, [r0, #24]
  54:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
  88              		.loc 1 54 3 is_stmt 1 view .LVU21
  89              		.loc 1 54 7 is_stmt 0 view .LVU22
  90 0044 FFF7FEFF 		bl	HAL_TIM_OC_Init
  91              	.LVL1:
  92              		.loc 1 54 6 view .LVU23
  93 0048 0028     		cmp	r0, #0
  94 004a 35D1     		bne	.L8
  95              	.L2:
  55:Core/Src/tim.c ****   {
  56:Core/Src/tim.c ****     Error_Handler();
  57:Core/Src/tim.c ****   }
  58:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 58 3 is_stmt 1 view .LVU24
  97              		.loc 1 58 37 is_stmt 0 view .LVU25
  98 004c 0023     		movs	r3, #0
  99 004e 1393     		str	r3, [sp, #76]
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 100              		.loc 1 59 3 is_stmt 1 view .LVU26
 101              		.loc 1 59 38 is_stmt 0 view .LVU27
 102 0050 1493     		str	r3, [sp, #80]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 103              		.loc 1 60 3 is_stmt 1 view .LVU28
 104              		.loc 1 60 33 is_stmt 0 view .LVU29
 105 0052 1593     		str	r3, [sp, #84]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 106              		.loc 1 61 3 is_stmt 1 view .LVU30
 107              		.loc 1 61 7 is_stmt 0 view .LVU31
 108 0054 13A9     		add	r1, sp, #76
 109 0056 2048     		ldr	r0, .L13
 110 0058 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 111              	.LVL2:
ARM GAS  /tmp/cckQYUGF.s 			page 4


 112              		.loc 1 61 6 view .LVU32
 113 005c 0028     		cmp	r0, #0
 114 005e 2ED1     		bne	.L9
 115              	.L3:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 116              		.loc 1 65 3 is_stmt 1 view .LVU33
 117              		.loc 1 65 20 is_stmt 0 view .LVU34
 118 0060 0022     		movs	r2, #0
 119 0062 0C92     		str	r2, [sp, #48]
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 120              		.loc 1 66 3 is_stmt 1 view .LVU35
 121              		.loc 1 66 19 is_stmt 0 view .LVU36
 122 0064 0D92     		str	r2, [sp, #52]
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 123              		.loc 1 67 3 is_stmt 1 view .LVU37
 124              		.loc 1 67 24 is_stmt 0 view .LVU38
 125 0066 0E92     		str	r2, [sp, #56]
  68:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 126              		.loc 1 68 3 is_stmt 1 view .LVU39
 127              		.loc 1 68 25 is_stmt 0 view .LVU40
 128 0068 0F92     		str	r2, [sp, #60]
  69:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 129              		.loc 1 69 3 is_stmt 1 view .LVU41
 130              		.loc 1 69 24 is_stmt 0 view .LVU42
 131 006a 1092     		str	r2, [sp, #64]
  70:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 132              		.loc 1 70 3 is_stmt 1 view .LVU43
 133              		.loc 1 70 25 is_stmt 0 view .LVU44
 134 006c 1192     		str	r2, [sp, #68]
  71:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 135              		.loc 1 71 3 is_stmt 1 view .LVU45
 136              		.loc 1 71 26 is_stmt 0 view .LVU46
 137 006e 1292     		str	r2, [sp, #72]
  72:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 138              		.loc 1 72 3 is_stmt 1 view .LVU47
 139              		.loc 1 72 7 is_stmt 0 view .LVU48
 140 0070 0CA9     		add	r1, sp, #48
 141 0072 1948     		ldr	r0, .L13
 142 0074 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 143              	.LVL3:
 144              		.loc 1 72 6 view .LVU49
 145 0078 20BB     		cbnz	r0, .L10
 146              	.L4:
  73:Core/Src/tim.c ****   {
  74:Core/Src/tim.c ****     Error_Handler();
  75:Core/Src/tim.c ****   }
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 33;
 147              		.loc 1 76 3 is_stmt 1 view .LVU50
 148              		.loc 1 76 19 is_stmt 0 view .LVU51
 149 007a 2123     		movs	r3, #33
 150 007c 0D93     		str	r3, [sp, #52]
  77:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 151              		.loc 1 77 3 is_stmt 1 view .LVU52
 152              		.loc 1 77 7 is_stmt 0 view .LVU53
ARM GAS  /tmp/cckQYUGF.s 			page 5


 153 007e 0422     		movs	r2, #4
 154 0080 0CA9     		add	r1, sp, #48
 155 0082 1548     		ldr	r0, .L13
 156 0084 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 157              	.LVL4:
 158              		.loc 1 77 6 view .LVU54
 159 0088 F8B9     		cbnz	r0, .L11
 160              	.L5:
  78:Core/Src/tim.c ****   {
  79:Core/Src/tim.c ****     Error_Handler();
  80:Core/Src/tim.c ****   }
  81:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 161              		.loc 1 81 3 is_stmt 1 view .LVU55
 162              		.loc 1 81 40 is_stmt 0 view .LVU56
 163 008a 0023     		movs	r3, #0
 164 008c 0193     		str	r3, [sp, #4]
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 165              		.loc 1 82 3 is_stmt 1 view .LVU57
 166              		.loc 1 82 41 is_stmt 0 view .LVU58
 167 008e 0293     		str	r3, [sp, #8]
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 168              		.loc 1 83 3 is_stmt 1 view .LVU59
 169              		.loc 1 83 34 is_stmt 0 view .LVU60
 170 0090 0393     		str	r3, [sp, #12]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 171              		.loc 1 84 3 is_stmt 1 view .LVU61
 172              		.loc 1 84 33 is_stmt 0 view .LVU62
 173 0092 0493     		str	r3, [sp, #16]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 174              		.loc 1 85 3 is_stmt 1 view .LVU63
 175              		.loc 1 85 35 is_stmt 0 view .LVU64
 176 0094 0593     		str	r3, [sp, #20]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 177              		.loc 1 86 3 is_stmt 1 view .LVU65
 178              		.loc 1 86 38 is_stmt 0 view .LVU66
 179 0096 4FF40052 		mov	r2, #8192
 180 009a 0692     		str	r2, [sp, #24]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 181              		.loc 1 87 3 is_stmt 1 view .LVU67
 182              		.loc 1 87 36 is_stmt 0 view .LVU68
 183 009c 0793     		str	r3, [sp, #28]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 184              		.loc 1 88 3 is_stmt 1 view .LVU69
 185              		.loc 1 88 36 is_stmt 0 view .LVU70
 186 009e 0893     		str	r3, [sp, #32]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 187              		.loc 1 89 3 is_stmt 1 view .LVU71
 188              		.loc 1 89 39 is_stmt 0 view .LVU72
 189 00a0 4FF00072 		mov	r2, #33554432
 190 00a4 0992     		str	r2, [sp, #36]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 191              		.loc 1 90 3 is_stmt 1 view .LVU73
 192              		.loc 1 90 37 is_stmt 0 view .LVU74
 193 00a6 0A93     		str	r3, [sp, #40]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 194              		.loc 1 91 3 is_stmt 1 view .LVU75
 195              		.loc 1 91 40 is_stmt 0 view .LVU76
ARM GAS  /tmp/cckQYUGF.s 			page 6


 196 00a8 0B93     		str	r3, [sp, #44]
  92:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 197              		.loc 1 92 3 is_stmt 1 view .LVU77
 198              		.loc 1 92 7 is_stmt 0 view .LVU78
 199 00aa 01A9     		add	r1, sp, #4
 200 00ac 0A48     		ldr	r0, .L13
 201 00ae FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 202              	.LVL5:
 203              		.loc 1 92 6 view .LVU79
 204 00b2 68B9     		cbnz	r0, .L12
 205              	.L1:
  93:Core/Src/tim.c ****   {
  94:Core/Src/tim.c ****     Error_Handler();
  95:Core/Src/tim.c ****   }
  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c **** }
 206              		.loc 1 100 1 view .LVU80
 207 00b4 16B0     		add	sp, sp, #88
 208              		.cfi_remember_state
 209              		.cfi_def_cfa_offset 8
 210              		@ sp needed
 211 00b6 10BD     		pop	{r4, pc}
 212              	.L8:
 213              		.cfi_restore_state
  56:Core/Src/tim.c ****   }
 214              		.loc 1 56 5 is_stmt 1 view .LVU81
 215 00b8 FFF7FEFF 		bl	Error_Handler
 216              	.LVL6:
 217 00bc C6E7     		b	.L2
 218              	.L9:
  63:Core/Src/tim.c ****   }
 219              		.loc 1 63 5 view .LVU82
 220 00be FFF7FEFF 		bl	Error_Handler
 221              	.LVL7:
 222 00c2 CDE7     		b	.L3
 223              	.L10:
  74:Core/Src/tim.c ****   }
 224              		.loc 1 74 5 view .LVU83
 225 00c4 FFF7FEFF 		bl	Error_Handler
 226              	.LVL8:
 227 00c8 D7E7     		b	.L4
 228              	.L11:
  79:Core/Src/tim.c ****   }
 229              		.loc 1 79 5 view .LVU84
 230 00ca FFF7FEFF 		bl	Error_Handler
 231              	.LVL9:
 232 00ce DCE7     		b	.L5
 233              	.L12:
  94:Core/Src/tim.c ****   }
 234              		.loc 1 94 5 view .LVU85
 235 00d0 FFF7FEFF 		bl	Error_Handler
 236              	.LVL10:
 237              		.loc 1 100 1 is_stmt 0 view .LVU86
 238 00d4 EEE7     		b	.L1
ARM GAS  /tmp/cckQYUGF.s 			page 7


 239              	.L14:
 240 00d6 00BF     		.align	2
 241              	.L13:
 242 00d8 00000000 		.word	htim1
 243 00dc 00000140 		.word	1073807360
 244              		.cfi_endproc
 245              	.LFE141:
 247              		.section	.text.MX_TIM6_Init,"ax",%progbits
 248              		.align	1
 249              		.global	MX_TIM6_Init
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 254              	MX_TIM6_Init:
 255              	.LFB142:
 101:Core/Src/tim.c **** /* TIM6 init function */
 102:Core/Src/tim.c **** void MX_TIM6_Init(void)
 103:Core/Src/tim.c **** {
 256              		.loc 1 103 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 16
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260 0000 00B5     		push	{lr}
 261              		.cfi_def_cfa_offset 4
 262              		.cfi_offset 14, -4
 263 0002 85B0     		sub	sp, sp, #20
 264              		.cfi_def_cfa_offset 24
 104:Core/Src/tim.c **** 
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 0 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 0 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 265              		.loc 1 109 3 view .LVU88
 266              		.loc 1 109 27 is_stmt 0 view .LVU89
 267 0004 0023     		movs	r3, #0
 268 0006 0193     		str	r3, [sp, #4]
 269 0008 0293     		str	r3, [sp, #8]
 270 000a 0393     		str	r3, [sp, #12]
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 1 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 1 */
 114:Core/Src/tim.c ****   htim6.Instance = TIM6;
 271              		.loc 1 114 3 is_stmt 1 view .LVU90
 272              		.loc 1 114 18 is_stmt 0 view .LVU91
 273 000c 0E48     		ldr	r0, .L21
 274 000e 0F4A     		ldr	r2, .L21+4
 275 0010 0260     		str	r2, [r0]
 115:Core/Src/tim.c ****   htim6.Init.Prescaler = 16452;
 276              		.loc 1 115 3 is_stmt 1 view .LVU92
 277              		.loc 1 115 24 is_stmt 0 view .LVU93
 278 0012 44F24402 		movw	r2, #16452
 279 0016 4260     		str	r2, [r0, #4]
 116:Core/Src/tim.c ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 280              		.loc 1 116 3 is_stmt 1 view .LVU94
 281              		.loc 1 116 26 is_stmt 0 view .LVU95
ARM GAS  /tmp/cckQYUGF.s 			page 8


 282 0018 8360     		str	r3, [r0, #8]
 117:Core/Src/tim.c ****   htim6.Init.Period = 37;
 283              		.loc 1 117 3 is_stmt 1 view .LVU96
 284              		.loc 1 117 21 is_stmt 0 view .LVU97
 285 001a 2522     		movs	r2, #37
 286 001c C260     		str	r2, [r0, #12]
 118:Core/Src/tim.c ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 287              		.loc 1 118 3 is_stmt 1 view .LVU98
 288              		.loc 1 118 32 is_stmt 0 view .LVU99
 289 001e 8361     		str	r3, [r0, #24]
 119:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 290              		.loc 1 119 3 is_stmt 1 view .LVU100
 291              		.loc 1 119 7 is_stmt 0 view .LVU101
 292 0020 FFF7FEFF 		bl	HAL_TIM_Base_Init
 293              	.LVL11:
 294              		.loc 1 119 6 view .LVU102
 295 0024 50B9     		cbnz	r0, .L19
 296              	.L16:
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 297              		.loc 1 123 3 is_stmt 1 view .LVU103
 298              		.loc 1 123 37 is_stmt 0 view .LVU104
 299 0026 0023     		movs	r3, #0
 300 0028 0193     		str	r3, [sp, #4]
 124:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 301              		.loc 1 124 3 is_stmt 1 view .LVU105
 302              		.loc 1 124 33 is_stmt 0 view .LVU106
 303 002a 0393     		str	r3, [sp, #12]
 125:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 304              		.loc 1 125 3 is_stmt 1 view .LVU107
 305              		.loc 1 125 7 is_stmt 0 view .LVU108
 306 002c 01A9     		add	r1, sp, #4
 307 002e 0648     		ldr	r0, .L21
 308 0030 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 309              	.LVL12:
 310              		.loc 1 125 6 view .LVU109
 311 0034 28B9     		cbnz	r0, .L20
 312              	.L15:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_Init 2 */
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c ****   /* USER CODE END TIM6_Init 2 */
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c **** }
 313              		.loc 1 133 1 view .LVU110
 314 0036 05B0     		add	sp, sp, #20
 315              		.cfi_remember_state
 316              		.cfi_def_cfa_offset 4
 317              		@ sp needed
 318 0038 5DF804FB 		ldr	pc, [sp], #4
 319              	.L19:
 320              		.cfi_restore_state
 121:Core/Src/tim.c ****   }
ARM GAS  /tmp/cckQYUGF.s 			page 9


 321              		.loc 1 121 5 is_stmt 1 view .LVU111
 322 003c FFF7FEFF 		bl	Error_Handler
 323              	.LVL13:
 324 0040 F1E7     		b	.L16
 325              	.L20:
 127:Core/Src/tim.c ****   }
 326              		.loc 1 127 5 view .LVU112
 327 0042 FFF7FEFF 		bl	Error_Handler
 328              	.LVL14:
 329              		.loc 1 133 1 is_stmt 0 view .LVU113
 330 0046 F6E7     		b	.L15
 331              	.L22:
 332              		.align	2
 333              	.L21:
 334 0048 00000000 		.word	htim6
 335 004c 00100040 		.word	1073745920
 336              		.cfi_endproc
 337              	.LFE142:
 339              		.section	.text.MX_TIM7_Init,"ax",%progbits
 340              		.align	1
 341              		.global	MX_TIM7_Init
 342              		.syntax unified
 343              		.thumb
 344              		.thumb_func
 346              	MX_TIM7_Init:
 347              	.LFB143:
 134:Core/Src/tim.c **** /* TIM7 init function */
 135:Core/Src/tim.c **** void MX_TIM7_Init(void)
 136:Core/Src/tim.c **** {
 348              		.loc 1 136 1 is_stmt 1 view -0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 16
 351              		@ frame_needed = 0, uses_anonymous_args = 0
 352 0000 00B5     		push	{lr}
 353              		.cfi_def_cfa_offset 4
 354              		.cfi_offset 14, -4
 355 0002 85B0     		sub	sp, sp, #20
 356              		.cfi_def_cfa_offset 24
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 0 */
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 0 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 357              		.loc 1 142 3 view .LVU115
 358              		.loc 1 142 27 is_stmt 0 view .LVU116
 359 0004 0023     		movs	r3, #0
 360 0006 0193     		str	r3, [sp, #4]
 361 0008 0293     		str	r3, [sp, #8]
 362 000a 0393     		str	r3, [sp, #12]
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 1 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 1 */
 147:Core/Src/tim.c ****   htim7.Instance = TIM7;
 363              		.loc 1 147 3 is_stmt 1 view .LVU117
 364              		.loc 1 147 18 is_stmt 0 view .LVU118
ARM GAS  /tmp/cckQYUGF.s 			page 10


 365 000c 0F48     		ldr	r0, .L29
 366 000e 104A     		ldr	r2, .L29+4
 367 0010 0260     		str	r2, [r0]
 148:Core/Src/tim.c ****   htim7.Init.Prescaler = 7520;
 368              		.loc 1 148 3 is_stmt 1 view .LVU119
 369              		.loc 1 148 24 is_stmt 0 view .LVU120
 370 0012 4FF4EB52 		mov	r2, #7520
 371 0016 4260     		str	r2, [r0, #4]
 149:Core/Src/tim.c ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 372              		.loc 1 149 3 is_stmt 1 view .LVU121
 373              		.loc 1 149 26 is_stmt 0 view .LVU122
 374 0018 8360     		str	r3, [r0, #8]
 150:Core/Src/tim.c ****   htim7.Init.Period = 11154;
 375              		.loc 1 150 3 is_stmt 1 view .LVU123
 376              		.loc 1 150 21 is_stmt 0 view .LVU124
 377 001a 42F69232 		movw	r2, #11154
 378 001e C260     		str	r2, [r0, #12]
 151:Core/Src/tim.c ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 379              		.loc 1 151 3 is_stmt 1 view .LVU125
 380              		.loc 1 151 32 is_stmt 0 view .LVU126
 381 0020 8361     		str	r3, [r0, #24]
 152:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 382              		.loc 1 152 3 is_stmt 1 view .LVU127
 383              		.loc 1 152 7 is_stmt 0 view .LVU128
 384 0022 FFF7FEFF 		bl	HAL_TIM_Base_Init
 385              	.LVL15:
 386              		.loc 1 152 6 view .LVU129
 387 0026 50B9     		cbnz	r0, .L27
 388              	.L24:
 153:Core/Src/tim.c ****   {
 154:Core/Src/tim.c ****     Error_Handler();
 155:Core/Src/tim.c ****   }
 156:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 389              		.loc 1 156 3 is_stmt 1 view .LVU130
 390              		.loc 1 156 37 is_stmt 0 view .LVU131
 391 0028 0023     		movs	r3, #0
 392 002a 0193     		str	r3, [sp, #4]
 157:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 393              		.loc 1 157 3 is_stmt 1 view .LVU132
 394              		.loc 1 157 33 is_stmt 0 view .LVU133
 395 002c 0393     		str	r3, [sp, #12]
 158:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 396              		.loc 1 158 3 is_stmt 1 view .LVU134
 397              		.loc 1 158 7 is_stmt 0 view .LVU135
 398 002e 01A9     		add	r1, sp, #4
 399 0030 0648     		ldr	r0, .L29
 400 0032 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 401              	.LVL16:
 402              		.loc 1 158 6 view .LVU136
 403 0036 28B9     		cbnz	r0, .L28
 404              	.L23:
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_Init 2 */
 163:Core/Src/tim.c ****   /* USER CODE END TIM7_Init 2 */
 164:Core/Src/tim.c **** 
ARM GAS  /tmp/cckQYUGF.s 			page 11


 165:Core/Src/tim.c **** }
 405              		.loc 1 165 1 view .LVU137
 406 0038 05B0     		add	sp, sp, #20
 407              		.cfi_remember_state
 408              		.cfi_def_cfa_offset 4
 409              		@ sp needed
 410 003a 5DF804FB 		ldr	pc, [sp], #4
 411              	.L27:
 412              		.cfi_restore_state
 154:Core/Src/tim.c ****   }
 413              		.loc 1 154 5 is_stmt 1 view .LVU138
 414 003e FFF7FEFF 		bl	Error_Handler
 415              	.LVL17:
 416 0042 F1E7     		b	.L24
 417              	.L28:
 160:Core/Src/tim.c ****   }
 418              		.loc 1 160 5 view .LVU139
 419 0044 FFF7FEFF 		bl	Error_Handler
 420              	.LVL18:
 421              		.loc 1 165 1 is_stmt 0 view .LVU140
 422 0048 F6E7     		b	.L23
 423              	.L30:
 424 004a 00BF     		.align	2
 425              	.L29:
 426 004c 00000000 		.word	htim7
 427 0050 00140040 		.word	1073746944
 428              		.cfi_endproc
 429              	.LFE143:
 431              		.section	.text.MX_TIM8_Init,"ax",%progbits
 432              		.align	1
 433              		.global	MX_TIM8_Init
 434              		.syntax unified
 435              		.thumb
 436              		.thumb_func
 438              	MX_TIM8_Init:
 439              	.LFB144:
 166:Core/Src/tim.c **** /* TIM8 init function */
 167:Core/Src/tim.c **** void MX_TIM8_Init(void)
 168:Core/Src/tim.c **** {
 440              		.loc 1 168 1 is_stmt 1 view -0
 441              		.cfi_startproc
 442              		@ args = 0, pretend = 0, frame = 104
 443              		@ frame_needed = 0, uses_anonymous_args = 0
 444 0000 10B5     		push	{r4, lr}
 445              		.cfi_def_cfa_offset 8
 446              		.cfi_offset 4, -8
 447              		.cfi_offset 14, -4
 448 0002 9AB0     		sub	sp, sp, #104
 449              		.cfi_def_cfa_offset 112
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 450              		.loc 1 174 3 view .LVU142
 451              		.loc 1 174 26 is_stmt 0 view .LVU143
ARM GAS  /tmp/cckQYUGF.s 			page 12


 452 0004 0024     		movs	r4, #0
 453 0006 1694     		str	r4, [sp, #88]
 454 0008 1794     		str	r4, [sp, #92]
 455 000a 1894     		str	r4, [sp, #96]
 456 000c 1994     		str	r4, [sp, #100]
 175:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 457              		.loc 1 175 3 is_stmt 1 view .LVU144
 458              		.loc 1 175 27 is_stmt 0 view .LVU145
 459 000e 1394     		str	r4, [sp, #76]
 460 0010 1494     		str	r4, [sp, #80]
 461 0012 1594     		str	r4, [sp, #84]
 176:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 462              		.loc 1 176 3 is_stmt 1 view .LVU146
 463              		.loc 1 176 22 is_stmt 0 view .LVU147
 464 0014 0C94     		str	r4, [sp, #48]
 465 0016 0D94     		str	r4, [sp, #52]
 466 0018 0E94     		str	r4, [sp, #56]
 467 001a 0F94     		str	r4, [sp, #60]
 468 001c 1094     		str	r4, [sp, #64]
 469 001e 1194     		str	r4, [sp, #68]
 470 0020 1294     		str	r4, [sp, #72]
 177:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 471              		.loc 1 177 3 is_stmt 1 view .LVU148
 472              		.loc 1 177 34 is_stmt 0 view .LVU149
 473 0022 2C22     		movs	r2, #44
 474 0024 2146     		mov	r1, r4
 475 0026 01A8     		add	r0, sp, #4
 476 0028 FFF7FEFF 		bl	memset
 477              	.LVL19:
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
 182:Core/Src/tim.c ****   htim8.Instance = TIM8;
 478              		.loc 1 182 3 is_stmt 1 view .LVU150
 479              		.loc 1 182 18 is_stmt 0 view .LVU151
 480 002c 2F48     		ldr	r0, .L45
 481 002e 304B     		ldr	r3, .L45+4
 482 0030 0360     		str	r3, [r0]
 183:Core/Src/tim.c ****   htim8.Init.Prescaler = 53999;
 483              		.loc 1 183 3 is_stmt 1 view .LVU152
 484              		.loc 1 183 24 is_stmt 0 view .LVU153
 485 0032 4DF2EF23 		movw	r3, #53999
 486 0036 4360     		str	r3, [r0, #4]
 184:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 487              		.loc 1 184 3 is_stmt 1 view .LVU154
 488              		.loc 1 184 26 is_stmt 0 view .LVU155
 489 0038 8460     		str	r4, [r0, #8]
 185:Core/Src/tim.c ****   htim8.Init.Period = 99;
 490              		.loc 1 185 3 is_stmt 1 view .LVU156
 491              		.loc 1 185 21 is_stmt 0 view .LVU157
 492 003a 6323     		movs	r3, #99
 493 003c C360     		str	r3, [r0, #12]
 186:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 494              		.loc 1 186 3 is_stmt 1 view .LVU158
 495              		.loc 1 186 28 is_stmt 0 view .LVU159
 496 003e 0461     		str	r4, [r0, #16]
ARM GAS  /tmp/cckQYUGF.s 			page 13


 187:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 497              		.loc 1 187 3 is_stmt 1 view .LVU160
 498              		.loc 1 187 32 is_stmt 0 view .LVU161
 499 0040 4461     		str	r4, [r0, #20]
 188:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 500              		.loc 1 188 3 is_stmt 1 view .LVU162
 501              		.loc 1 188 32 is_stmt 0 view .LVU163
 502 0042 8023     		movs	r3, #128
 503 0044 8361     		str	r3, [r0, #24]
 189:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 504              		.loc 1 189 3 is_stmt 1 view .LVU164
 505              		.loc 1 189 7 is_stmt 0 view .LVU165
 506 0046 FFF7FEFF 		bl	HAL_TIM_Base_Init
 507              	.LVL20:
 508              		.loc 1 189 6 view .LVU166
 509 004a 0028     		cmp	r0, #0
 510 004c 3BD1     		bne	.L39
 511              	.L32:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****     Error_Handler();
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 512              		.loc 1 193 3 is_stmt 1 view .LVU167
 513              		.loc 1 193 34 is_stmt 0 view .LVU168
 514 004e 4FF48053 		mov	r3, #4096
 515 0052 1693     		str	r3, [sp, #88]
 194:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 516              		.loc 1 194 3 is_stmt 1 view .LVU169
 517              		.loc 1 194 7 is_stmt 0 view .LVU170
 518 0054 16A9     		add	r1, sp, #88
 519 0056 2548     		ldr	r0, .L45
 520 0058 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 521              	.LVL21:
 522              		.loc 1 194 6 view .LVU171
 523 005c 0028     		cmp	r0, #0
 524 005e 35D1     		bne	.L40
 525              	.L33:
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****     Error_Handler();
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 526              		.loc 1 198 3 is_stmt 1 view .LVU172
 527              		.loc 1 198 7 is_stmt 0 view .LVU173
 528 0060 2248     		ldr	r0, .L45
 529 0062 FFF7FEFF 		bl	HAL_TIM_OC_Init
 530              	.LVL22:
 531              		.loc 1 198 6 view .LVU174
 532 0066 0028     		cmp	r0, #0
 533 0068 33D1     		bne	.L41
 534              	.L34:
 199:Core/Src/tim.c ****   {
 200:Core/Src/tim.c ****     Error_Handler();
 201:Core/Src/tim.c ****   }
 202:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 535              		.loc 1 202 3 is_stmt 1 view .LVU175
 536              		.loc 1 202 37 is_stmt 0 view .LVU176
 537 006a 0023     		movs	r3, #0
ARM GAS  /tmp/cckQYUGF.s 			page 14


 538 006c 1393     		str	r3, [sp, #76]
 203:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 539              		.loc 1 203 3 is_stmt 1 view .LVU177
 540              		.loc 1 203 38 is_stmt 0 view .LVU178
 541 006e 1493     		str	r3, [sp, #80]
 204:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 542              		.loc 1 204 3 is_stmt 1 view .LVU179
 543              		.loc 1 204 33 is_stmt 0 view .LVU180
 544 0070 1593     		str	r3, [sp, #84]
 205:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 545              		.loc 1 205 3 is_stmt 1 view .LVU181
 546              		.loc 1 205 7 is_stmt 0 view .LVU182
 547 0072 13A9     		add	r1, sp, #76
 548 0074 1D48     		ldr	r0, .L45
 549 0076 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 550              	.LVL23:
 551              		.loc 1 205 6 view .LVU183
 552 007a 0028     		cmp	r0, #0
 553 007c 2CD1     		bne	.L42
 554              	.L35:
 206:Core/Src/tim.c ****   {
 207:Core/Src/tim.c ****     Error_Handler();
 208:Core/Src/tim.c ****   }
 209:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 555              		.loc 1 209 3 is_stmt 1 view .LVU184
 556              		.loc 1 209 20 is_stmt 0 view .LVU185
 557 007e 0022     		movs	r2, #0
 558 0080 0C92     		str	r2, [sp, #48]
 210:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 559              		.loc 1 210 3 is_stmt 1 view .LVU186
 560              		.loc 1 210 19 is_stmt 0 view .LVU187
 561 0082 0D92     		str	r2, [sp, #52]
 211:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 562              		.loc 1 211 3 is_stmt 1 view .LVU188
 563              		.loc 1 211 24 is_stmt 0 view .LVU189
 564 0084 0E92     		str	r2, [sp, #56]
 212:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 565              		.loc 1 212 3 is_stmt 1 view .LVU190
 566              		.loc 1 212 25 is_stmt 0 view .LVU191
 567 0086 0F92     		str	r2, [sp, #60]
 213:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 568              		.loc 1 213 3 is_stmt 1 view .LVU192
 569              		.loc 1 213 24 is_stmt 0 view .LVU193
 570 0088 1092     		str	r2, [sp, #64]
 214:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 571              		.loc 1 214 3 is_stmt 1 view .LVU194
 572              		.loc 1 214 25 is_stmt 0 view .LVU195
 573 008a 1192     		str	r2, [sp, #68]
 215:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 574              		.loc 1 215 3 is_stmt 1 view .LVU196
 575              		.loc 1 215 26 is_stmt 0 view .LVU197
 576 008c 1292     		str	r2, [sp, #72]
 216:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 577              		.loc 1 216 3 is_stmt 1 view .LVU198
 578              		.loc 1 216 7 is_stmt 0 view .LVU199
 579 008e 0CA9     		add	r1, sp, #48
 580 0090 1648     		ldr	r0, .L45
ARM GAS  /tmp/cckQYUGF.s 			page 15


 581 0092 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 582              	.LVL24:
 583              		.loc 1 216 6 view .LVU200
 584 0096 10BB     		cbnz	r0, .L43
 585              	.L36:
 217:Core/Src/tim.c ****   {
 218:Core/Src/tim.c ****     Error_Handler();
 219:Core/Src/tim.c ****   }
 220:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 586              		.loc 1 220 3 is_stmt 1 view .LVU201
 587              		.loc 1 220 40 is_stmt 0 view .LVU202
 588 0098 0023     		movs	r3, #0
 589 009a 0193     		str	r3, [sp, #4]
 221:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 590              		.loc 1 221 3 is_stmt 1 view .LVU203
 591              		.loc 1 221 41 is_stmt 0 view .LVU204
 592 009c 0293     		str	r3, [sp, #8]
 222:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 593              		.loc 1 222 3 is_stmt 1 view .LVU205
 594              		.loc 1 222 34 is_stmt 0 view .LVU206
 595 009e 0393     		str	r3, [sp, #12]
 223:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 596              		.loc 1 223 3 is_stmt 1 view .LVU207
 597              		.loc 1 223 33 is_stmt 0 view .LVU208
 598 00a0 0493     		str	r3, [sp, #16]
 224:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 599              		.loc 1 224 3 is_stmt 1 view .LVU209
 600              		.loc 1 224 35 is_stmt 0 view .LVU210
 601 00a2 0593     		str	r3, [sp, #20]
 225:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 602              		.loc 1 225 3 is_stmt 1 view .LVU211
 603              		.loc 1 225 38 is_stmt 0 view .LVU212
 604 00a4 4FF40052 		mov	r2, #8192
 605 00a8 0692     		str	r2, [sp, #24]
 226:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 606              		.loc 1 226 3 is_stmt 1 view .LVU213
 607              		.loc 1 226 36 is_stmt 0 view .LVU214
 608 00aa 0793     		str	r3, [sp, #28]
 227:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 609              		.loc 1 227 3 is_stmt 1 view .LVU215
 610              		.loc 1 227 36 is_stmt 0 view .LVU216
 611 00ac 0893     		str	r3, [sp, #32]
 228:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 612              		.loc 1 228 3 is_stmt 1 view .LVU217
 613              		.loc 1 228 39 is_stmt 0 view .LVU218
 614 00ae 4FF00072 		mov	r2, #33554432
 615 00b2 0992     		str	r2, [sp, #36]
 229:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 616              		.loc 1 229 3 is_stmt 1 view .LVU219
 617              		.loc 1 229 37 is_stmt 0 view .LVU220
 618 00b4 0A93     		str	r3, [sp, #40]
 230:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 619              		.loc 1 230 3 is_stmt 1 view .LVU221
 620              		.loc 1 230 40 is_stmt 0 view .LVU222
 621 00b6 0B93     		str	r3, [sp, #44]
 231:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 622              		.loc 1 231 3 is_stmt 1 view .LVU223
ARM GAS  /tmp/cckQYUGF.s 			page 16


 623              		.loc 1 231 7 is_stmt 0 view .LVU224
 624 00b8 01A9     		add	r1, sp, #4
 625 00ba 0C48     		ldr	r0, .L45
 626 00bc FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 627              	.LVL25:
 628              		.loc 1 231 6 view .LVU225
 629 00c0 80B9     		cbnz	r0, .L44
 630              	.L31:
 232:Core/Src/tim.c ****   {
 233:Core/Src/tim.c ****     Error_Handler();
 234:Core/Src/tim.c ****   }
 235:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 236:Core/Src/tim.c **** 
 237:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c **** }
 631              		.loc 1 239 1 view .LVU226
 632 00c2 1AB0     		add	sp, sp, #104
 633              		.cfi_remember_state
 634              		.cfi_def_cfa_offset 8
 635              		@ sp needed
 636 00c4 10BD     		pop	{r4, pc}
 637              	.L39:
 638              		.cfi_restore_state
 191:Core/Src/tim.c ****   }
 639              		.loc 1 191 5 is_stmt 1 view .LVU227
 640 00c6 FFF7FEFF 		bl	Error_Handler
 641              	.LVL26:
 642 00ca C0E7     		b	.L32
 643              	.L40:
 196:Core/Src/tim.c ****   }
 644              		.loc 1 196 5 view .LVU228
 645 00cc FFF7FEFF 		bl	Error_Handler
 646              	.LVL27:
 647 00d0 C6E7     		b	.L33
 648              	.L41:
 200:Core/Src/tim.c ****   }
 649              		.loc 1 200 5 view .LVU229
 650 00d2 FFF7FEFF 		bl	Error_Handler
 651              	.LVL28:
 652 00d6 C8E7     		b	.L34
 653              	.L42:
 207:Core/Src/tim.c ****   }
 654              		.loc 1 207 5 view .LVU230
 655 00d8 FFF7FEFF 		bl	Error_Handler
 656              	.LVL29:
 657 00dc CFE7     		b	.L35
 658              	.L43:
 218:Core/Src/tim.c ****   }
 659              		.loc 1 218 5 view .LVU231
 660 00de FFF7FEFF 		bl	Error_Handler
 661              	.LVL30:
 662 00e2 D9E7     		b	.L36
 663              	.L44:
 233:Core/Src/tim.c ****   }
 664              		.loc 1 233 5 view .LVU232
 665 00e4 FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/cckQYUGF.s 			page 17


 666              	.LVL31:
 667              		.loc 1 239 1 is_stmt 0 view .LVU233
 668 00e8 EBE7     		b	.L31
 669              	.L46:
 670 00ea 00BF     		.align	2
 671              	.L45:
 672 00ec 00000000 		.word	htim8
 673 00f0 00040140 		.word	1073808384
 674              		.cfi_endproc
 675              	.LFE144:
 677              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 678              		.align	1
 679              		.global	HAL_TIM_OC_MspInit
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	HAL_TIM_OC_MspInit:
 685              	.LVL32:
 686              	.LFB145:
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
 242:Core/Src/tim.c **** {
 687              		.loc 1 242 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 8
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   if(tim_ocHandle->Instance==TIM1)
 691              		.loc 1 244 3 view .LVU235
 692              		.loc 1 244 18 is_stmt 0 view .LVU236
 693 0000 0268     		ldr	r2, [r0]
 694              		.loc 1 244 5 view .LVU237
 695 0002 124B     		ldr	r3, .L54
 696 0004 9A42     		cmp	r2, r3
 697 0006 00D0     		beq	.L53
 698 0008 7047     		bx	lr
 699              	.L53:
 242:Core/Src/tim.c **** 
 700              		.loc 1 242 1 view .LVU238
 701 000a 00B5     		push	{lr}
 702              		.cfi_def_cfa_offset 4
 703              		.cfi_offset 14, -4
 704 000c 83B0     		sub	sp, sp, #12
 705              		.cfi_def_cfa_offset 16
 245:Core/Src/tim.c ****   {
 246:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 247:Core/Src/tim.c **** 
 248:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 249:Core/Src/tim.c ****     /* TIM1 clock enable */
 250:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 706              		.loc 1 250 5 is_stmt 1 view .LVU239
 707              	.LBB2:
 708              		.loc 1 250 5 view .LVU240
 709              		.loc 1 250 5 view .LVU241
 710 000e 03F59C33 		add	r3, r3, #79872
 711 0012 5A6C     		ldr	r2, [r3, #68]
 712 0014 42F00102 		orr	r2, r2, #1
ARM GAS  /tmp/cckQYUGF.s 			page 18


 713 0018 5A64     		str	r2, [r3, #68]
 714              		.loc 1 250 5 view .LVU242
 715 001a 5B6C     		ldr	r3, [r3, #68]
 716 001c 03F00103 		and	r3, r3, #1
 717 0020 0193     		str	r3, [sp, #4]
 718              		.loc 1 250 5 view .LVU243
 719 0022 019B     		ldr	r3, [sp, #4]
 720              	.LBE2:
 721              		.loc 1 250 5 view .LVU244
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 253:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 11, 0);
 722              		.loc 1 253 5 view .LVU245
 723 0024 0022     		movs	r2, #0
 724 0026 0B21     		movs	r1, #11
 725 0028 1920     		movs	r0, #25
 726              	.LVL33:
 727              		.loc 1 253 5 is_stmt 0 view .LVU246
 728 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 729              	.LVL34:
 254:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 730              		.loc 1 254 5 is_stmt 1 view .LVU247
 731 002e 1920     		movs	r0, #25
 732 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 733              	.LVL35:
 255:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 10, 0);
 734              		.loc 1 255 5 view .LVU248
 735 0034 0022     		movs	r2, #0
 736 0036 0A21     		movs	r1, #10
 737 0038 1B20     		movs	r0, #27
 738 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 739              	.LVL36:
 256:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 740              		.loc 1 256 5 view .LVU249
 741 003e 1B20     		movs	r0, #27
 742 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 743              	.LVL37:
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 260:Core/Src/tim.c ****   }
 261:Core/Src/tim.c **** }
 744              		.loc 1 261 1 is_stmt 0 view .LVU250
 745 0044 03B0     		add	sp, sp, #12
 746              		.cfi_def_cfa_offset 4
 747              		@ sp needed
 748 0046 5DF804FB 		ldr	pc, [sp], #4
 749              	.L55:
 750 004a 00BF     		.align	2
 751              	.L54:
 752 004c 00000140 		.word	1073807360
 753              		.cfi_endproc
 754              	.LFE145:
 756              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 757              		.align	1
 758              		.global	HAL_TIM_Base_MspInit
 759              		.syntax unified
ARM GAS  /tmp/cckQYUGF.s 			page 19


 760              		.thumb
 761              		.thumb_func
 763              	HAL_TIM_Base_MspInit:
 764              	.LVL38:
 765              	.LFB146:
 262:Core/Src/tim.c **** 
 263:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 264:Core/Src/tim.c **** {
 766              		.loc 1 264 1 is_stmt 1 view -0
 767              		.cfi_startproc
 768              		@ args = 0, pretend = 0, frame = 16
 769              		@ frame_needed = 0, uses_anonymous_args = 0
 770              		.loc 1 264 1 is_stmt 0 view .LVU252
 771 0000 00B5     		push	{lr}
 772              		.cfi_def_cfa_offset 4
 773              		.cfi_offset 14, -4
 774 0002 85B0     		sub	sp, sp, #20
 775              		.cfi_def_cfa_offset 24
 265:Core/Src/tim.c **** 
 266:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 776              		.loc 1 266 3 is_stmt 1 view .LVU253
 777              		.loc 1 266 20 is_stmt 0 view .LVU254
 778 0004 0368     		ldr	r3, [r0]
 779              		.loc 1 266 5 view .LVU255
 780 0006 224A     		ldr	r2, .L64
 781 0008 9342     		cmp	r3, r2
 782 000a 08D0     		beq	.L61
 267:Core/Src/tim.c ****   {
 268:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 0 */
 271:Core/Src/tim.c ****     /* TIM6 clock enable */
 272:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
 273:Core/Src/tim.c **** 
 274:Core/Src/tim.c ****     /* TIM6 interrupt Init */
 275:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 12, 0);
 276:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 277:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   /* USER CODE END TIM6_MspInit 1 */
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 783              		.loc 1 281 8 is_stmt 1 view .LVU256
 784              		.loc 1 281 10 is_stmt 0 view .LVU257
 785 000c 214A     		ldr	r2, .L64+4
 786 000e 9342     		cmp	r3, r2
 787 0010 18D0     		beq	.L62
 282:Core/Src/tim.c ****   {
 283:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 0 */
 286:Core/Src/tim.c ****     /* TIM7 clock enable */
 287:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 288:Core/Src/tim.c **** 
 289:Core/Src/tim.c ****     /* TIM7 interrupt Init */
 290:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 13, 0);
 291:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
ARM GAS  /tmp/cckQYUGF.s 			page 20


 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM7_MspInit 1 */
 295:Core/Src/tim.c ****   }
 296:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 788              		.loc 1 296 8 is_stmt 1 view .LVU258
 789              		.loc 1 296 10 is_stmt 0 view .LVU259
 790 0012 214A     		ldr	r2, .L64+8
 791 0014 9342     		cmp	r3, r2
 792 0016 28D0     		beq	.L63
 793              	.LVL39:
 794              	.L56:
 297:Core/Src/tim.c ****   {
 298:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 299:Core/Src/tim.c **** 
 300:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 301:Core/Src/tim.c ****     /* TIM8 clock enable */
 302:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 303:Core/Src/tim.c **** 
 304:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 305:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_CC_IRQn, 9, 0);
 306:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 308:Core/Src/tim.c **** 
 309:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 310:Core/Src/tim.c ****   }
 311:Core/Src/tim.c **** }
 795              		.loc 1 311 1 view .LVU260
 796 0018 05B0     		add	sp, sp, #20
 797              		.cfi_remember_state
 798              		.cfi_def_cfa_offset 4
 799              		@ sp needed
 800 001a 5DF804FB 		ldr	pc, [sp], #4
 801              	.LVL40:
 802              	.L61:
 803              		.cfi_restore_state
 272:Core/Src/tim.c **** 
 804              		.loc 1 272 5 is_stmt 1 view .LVU261
 805              	.LBB3:
 272:Core/Src/tim.c **** 
 806              		.loc 1 272 5 view .LVU262
 272:Core/Src/tim.c **** 
 807              		.loc 1 272 5 view .LVU263
 808 001e 1F4B     		ldr	r3, .L64+12
 809 0020 1A6C     		ldr	r2, [r3, #64]
 810 0022 42F01002 		orr	r2, r2, #16
 811 0026 1A64     		str	r2, [r3, #64]
 272:Core/Src/tim.c **** 
 812              		.loc 1 272 5 view .LVU264
 813 0028 1B6C     		ldr	r3, [r3, #64]
 814 002a 03F01003 		and	r3, r3, #16
 815 002e 0193     		str	r3, [sp, #4]
 272:Core/Src/tim.c **** 
 816              		.loc 1 272 5 view .LVU265
 817 0030 019B     		ldr	r3, [sp, #4]
 818              	.LBE3:
 272:Core/Src/tim.c **** 
ARM GAS  /tmp/cckQYUGF.s 			page 21


 819              		.loc 1 272 5 view .LVU266
 275:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 820              		.loc 1 275 5 view .LVU267
 821 0032 0022     		movs	r2, #0
 822 0034 0C21     		movs	r1, #12
 823 0036 3620     		movs	r0, #54
 824              	.LVL41:
 275:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 825              		.loc 1 275 5 is_stmt 0 view .LVU268
 826 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 827              	.LVL42:
 276:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 828              		.loc 1 276 5 is_stmt 1 view .LVU269
 829 003c 3620     		movs	r0, #54
 830 003e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 831              	.LVL43:
 832 0042 E9E7     		b	.L56
 833              	.LVL44:
 834              	.L62:
 287:Core/Src/tim.c **** 
 835              		.loc 1 287 5 view .LVU270
 836              	.LBB4:
 287:Core/Src/tim.c **** 
 837              		.loc 1 287 5 view .LVU271
 287:Core/Src/tim.c **** 
 838              		.loc 1 287 5 view .LVU272
 839 0044 154B     		ldr	r3, .L64+12
 840 0046 1A6C     		ldr	r2, [r3, #64]
 841 0048 42F02002 		orr	r2, r2, #32
 842 004c 1A64     		str	r2, [r3, #64]
 287:Core/Src/tim.c **** 
 843              		.loc 1 287 5 view .LVU273
 844 004e 1B6C     		ldr	r3, [r3, #64]
 845 0050 03F02003 		and	r3, r3, #32
 846 0054 0293     		str	r3, [sp, #8]
 287:Core/Src/tim.c **** 
 847              		.loc 1 287 5 view .LVU274
 848 0056 029B     		ldr	r3, [sp, #8]
 849              	.LBE4:
 287:Core/Src/tim.c **** 
 850              		.loc 1 287 5 view .LVU275
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 851              		.loc 1 290 5 view .LVU276
 852 0058 0022     		movs	r2, #0
 853 005a 0D21     		movs	r1, #13
 854 005c 3720     		movs	r0, #55
 855              	.LVL45:
 290:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 856              		.loc 1 290 5 is_stmt 0 view .LVU277
 857 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 858              	.LVL46:
 291:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 859              		.loc 1 291 5 is_stmt 1 view .LVU278
 860 0062 3720     		movs	r0, #55
 861 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 862              	.LVL47:
 863 0068 D6E7     		b	.L56
ARM GAS  /tmp/cckQYUGF.s 			page 22


 864              	.LVL48:
 865              	.L63:
 302:Core/Src/tim.c **** 
 866              		.loc 1 302 5 view .LVU279
 867              	.LBB5:
 302:Core/Src/tim.c **** 
 868              		.loc 1 302 5 view .LVU280
 302:Core/Src/tim.c **** 
 869              		.loc 1 302 5 view .LVU281
 870 006a 0C4B     		ldr	r3, .L64+12
 871 006c 5A6C     		ldr	r2, [r3, #68]
 872 006e 42F00202 		orr	r2, r2, #2
 873 0072 5A64     		str	r2, [r3, #68]
 302:Core/Src/tim.c **** 
 874              		.loc 1 302 5 view .LVU282
 875 0074 5B6C     		ldr	r3, [r3, #68]
 876 0076 03F00203 		and	r3, r3, #2
 877 007a 0393     		str	r3, [sp, #12]
 302:Core/Src/tim.c **** 
 878              		.loc 1 302 5 view .LVU283
 879 007c 039B     		ldr	r3, [sp, #12]
 880              	.LBE5:
 302:Core/Src/tim.c **** 
 881              		.loc 1 302 5 view .LVU284
 305:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 882              		.loc 1 305 5 view .LVU285
 883 007e 0022     		movs	r2, #0
 884 0080 0921     		movs	r1, #9
 885 0082 2E20     		movs	r0, #46
 886              	.LVL49:
 305:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 887              		.loc 1 305 5 is_stmt 0 view .LVU286
 888 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 889              	.LVL50:
 306:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 890              		.loc 1 306 5 is_stmt 1 view .LVU287
 891 0088 2E20     		movs	r0, #46
 892 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 893              	.LVL51:
 894              		.loc 1 311 1 is_stmt 0 view .LVU288
 895 008e C3E7     		b	.L56
 896              	.L65:
 897              		.align	2
 898              	.L64:
 899 0090 00100040 		.word	1073745920
 900 0094 00140040 		.word	1073746944
 901 0098 00040140 		.word	1073808384
 902 009c 00380240 		.word	1073887232
 903              		.cfi_endproc
 904              	.LFE146:
 906              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 907              		.align	1
 908              		.global	HAL_TIM_OC_MspDeInit
 909              		.syntax unified
 910              		.thumb
 911              		.thumb_func
 913              	HAL_TIM_OC_MspDeInit:
ARM GAS  /tmp/cckQYUGF.s 			page 23


 914              	.LVL52:
 915              	.LFB147:
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* tim_ocHandle)
 314:Core/Src/tim.c **** {
 916              		.loc 1 314 1 is_stmt 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 0
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 920              		.loc 1 314 1 is_stmt 0 view .LVU290
 921 0000 08B5     		push	{r3, lr}
 922              		.cfi_def_cfa_offset 8
 923              		.cfi_offset 3, -8
 924              		.cfi_offset 14, -4
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   if(tim_ocHandle->Instance==TIM1)
 925              		.loc 1 316 3 is_stmt 1 view .LVU291
 926              		.loc 1 316 18 is_stmt 0 view .LVU292
 927 0002 0268     		ldr	r2, [r0]
 928              		.loc 1 316 5 view .LVU293
 929 0004 074B     		ldr	r3, .L70
 930 0006 9A42     		cmp	r2, r3
 931 0008 00D0     		beq	.L69
 932              	.LVL53:
 933              	.L66:
 317:Core/Src/tim.c ****   {
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 319:Core/Src/tim.c **** 
 320:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 321:Core/Src/tim.c ****     /* Peripheral clock disable */
 322:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 323:Core/Src/tim.c **** 
 324:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 325:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 326:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 327:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 328:Core/Src/tim.c **** 
 329:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 330:Core/Src/tim.c ****   }
 331:Core/Src/tim.c **** }
 934              		.loc 1 331 1 view .LVU294
 935 000a 08BD     		pop	{r3, pc}
 936              	.LVL54:
 937              	.L69:
 322:Core/Src/tim.c **** 
 938              		.loc 1 322 5 is_stmt 1 view .LVU295
 939 000c 064A     		ldr	r2, .L70+4
 940 000e 536C     		ldr	r3, [r2, #68]
 941 0010 23F00103 		bic	r3, r3, #1
 942 0014 5364     		str	r3, [r2, #68]
 325:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 943              		.loc 1 325 5 view .LVU296
 944 0016 1920     		movs	r0, #25
 945              	.LVL55:
 325:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 946              		.loc 1 325 5 is_stmt 0 view .LVU297
 947 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
ARM GAS  /tmp/cckQYUGF.s 			page 24


 948              	.LVL56:
 326:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 949              		.loc 1 326 5 is_stmt 1 view .LVU298
 950 001c 1B20     		movs	r0, #27
 951 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 952              	.LVL57:
 953              		.loc 1 331 1 is_stmt 0 view .LVU299
 954 0022 F2E7     		b	.L66
 955              	.L71:
 956              		.align	2
 957              	.L70:
 958 0024 00000140 		.word	1073807360
 959 0028 00380240 		.word	1073887232
 960              		.cfi_endproc
 961              	.LFE147:
 963              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 964              		.align	1
 965              		.global	HAL_TIM_Base_MspDeInit
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 970              	HAL_TIM_Base_MspDeInit:
 971              	.LVL58:
 972              	.LFB148:
 332:Core/Src/tim.c **** 
 333:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 334:Core/Src/tim.c **** {
 973              		.loc 1 334 1 is_stmt 1 view -0
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 0
 976              		@ frame_needed = 0, uses_anonymous_args = 0
 977              		.loc 1 334 1 is_stmt 0 view .LVU301
 978 0000 08B5     		push	{r3, lr}
 979              		.cfi_def_cfa_offset 8
 980              		.cfi_offset 3, -8
 981              		.cfi_offset 14, -4
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM6)
 982              		.loc 1 336 3 is_stmt 1 view .LVU302
 983              		.loc 1 336 20 is_stmt 0 view .LVU303
 984 0002 0368     		ldr	r3, [r0]
 985              		.loc 1 336 5 view .LVU304
 986 0004 134A     		ldr	r2, .L80
 987 0006 9342     		cmp	r3, r2
 988 0008 06D0     		beq	.L77
 337:Core/Src/tim.c ****   {
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 341:Core/Src/tim.c ****     /* Peripheral clock disable */
 342:Core/Src/tim.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 343:Core/Src/tim.c **** 
 344:Core/Src/tim.c ****     /* TIM6 interrupt Deinit */
 345:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 346:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****   /* USER CODE END TIM6_MspDeInit 1 */
ARM GAS  /tmp/cckQYUGF.s 			page 25


 349:Core/Src/tim.c ****   }
 350:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM7)
 989              		.loc 1 350 8 is_stmt 1 view .LVU305
 990              		.loc 1 350 10 is_stmt 0 view .LVU306
 991 000a 134A     		ldr	r2, .L80+4
 992 000c 9342     		cmp	r3, r2
 993 000e 0DD0     		beq	.L78
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 355:Core/Src/tim.c ****     /* Peripheral clock disable */
 356:Core/Src/tim.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****     /* TIM7 interrupt Deinit */
 359:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
 360:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 363:Core/Src/tim.c ****   }
 364:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 994              		.loc 1 364 8 is_stmt 1 view .LVU307
 995              		.loc 1 364 10 is_stmt 0 view .LVU308
 996 0010 124A     		ldr	r2, .L80+8
 997 0012 9342     		cmp	r3, r2
 998 0014 14D0     		beq	.L79
 999              	.LVL59:
 1000              	.L72:
 365:Core/Src/tim.c ****   {
 366:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 367:Core/Src/tim.c **** 
 368:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 369:Core/Src/tim.c ****     /* Peripheral clock disable */
 370:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 373:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_CC_IRQn);
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 377:Core/Src/tim.c ****   }
 378:Core/Src/tim.c **** }
 1001              		.loc 1 378 1 view .LVU309
 1002 0016 08BD     		pop	{r3, pc}
 1003              	.LVL60:
 1004              	.L77:
 342:Core/Src/tim.c **** 
 1005              		.loc 1 342 5 is_stmt 1 view .LVU310
 1006 0018 02F50A32 		add	r2, r2, #141312
 1007 001c 136C     		ldr	r3, [r2, #64]
 1008 001e 23F01003 		bic	r3, r3, #16
 1009 0022 1364     		str	r3, [r2, #64]
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 1010              		.loc 1 345 5 view .LVU311
 1011 0024 3620     		movs	r0, #54
 1012              	.LVL61:
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
ARM GAS  /tmp/cckQYUGF.s 			page 26


 1013              		.loc 1 345 5 is_stmt 0 view .LVU312
 1014 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1015              	.LVL62:
 1016 002a F4E7     		b	.L72
 1017              	.LVL63:
 1018              	.L78:
 356:Core/Src/tim.c **** 
 1019              		.loc 1 356 5 is_stmt 1 view .LVU313
 1020 002c 02F50932 		add	r2, r2, #140288
 1021 0030 136C     		ldr	r3, [r2, #64]
 1022 0032 23F02003 		bic	r3, r3, #32
 1023 0036 1364     		str	r3, [r2, #64]
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 1024              		.loc 1 359 5 view .LVU314
 1025 0038 3720     		movs	r0, #55
 1026              	.LVL64:
 359:Core/Src/tim.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 1027              		.loc 1 359 5 is_stmt 0 view .LVU315
 1028 003a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1029              	.LVL65:
 1030 003e EAE7     		b	.L72
 1031              	.LVL66:
 1032              	.L79:
 370:Core/Src/tim.c **** 
 1033              		.loc 1 370 5 is_stmt 1 view .LVU316
 1034 0040 02F59A32 		add	r2, r2, #78848
 1035 0044 536C     		ldr	r3, [r2, #68]
 1036 0046 23F00203 		bic	r3, r3, #2
 1037 004a 5364     		str	r3, [r2, #68]
 373:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1038              		.loc 1 373 5 view .LVU317
 1039 004c 2E20     		movs	r0, #46
 1040              	.LVL67:
 373:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1041              		.loc 1 373 5 is_stmt 0 view .LVU318
 1042 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1043              	.LVL68:
 1044              		.loc 1 378 1 view .LVU319
 1045 0052 E0E7     		b	.L72
 1046              	.L81:
 1047              		.align	2
 1048              	.L80:
 1049 0054 00100040 		.word	1073745920
 1050 0058 00140040 		.word	1073746944
 1051 005c 00040140 		.word	1073808384
 1052              		.cfi_endproc
 1053              	.LFE148:
 1055              		.global	htim8
 1056              		.section	.bss.htim8,"aw",%nobits
 1057              		.align	2
 1060              	htim8:
 1061 0000 00000000 		.space	76
 1061      00000000 
 1061      00000000 
 1061      00000000 
 1061      00000000 
 1062              		.global	htim7
ARM GAS  /tmp/cckQYUGF.s 			page 27


 1063              		.section	.bss.htim7,"aw",%nobits
 1064              		.align	2
 1067              	htim7:
 1068 0000 00000000 		.space	76
 1068      00000000 
 1068      00000000 
 1068      00000000 
 1068      00000000 
 1069              		.global	htim6
 1070              		.section	.bss.htim6,"aw",%nobits
 1071              		.align	2
 1074              	htim6:
 1075 0000 00000000 		.space	76
 1075      00000000 
 1075      00000000 
 1075      00000000 
 1075      00000000 
 1076              		.global	htim1
 1077              		.section	.bss.htim1,"aw",%nobits
 1078              		.align	2
 1081              	htim1:
 1082 0000 00000000 		.space	76
 1082      00000000 
 1082      00000000 
 1082      00000000 
 1082      00000000 
 1083              		.text
 1084              	.Letext0:
 1085              		.file 2 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f723xx.h"
 1086              		.file 3 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1087              		.file 4 "/home/qrsnap/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-no
 1088              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1089              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 1090              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim.h"
 1091              		.file 8 "Core/Inc/tim.h"
 1092              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_cortex.h"
 1093              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_tim_ex.h"
 1094              		.file 11 "Core/Inc/main.h"
 1095              		.file 12 "<built-in>"
ARM GAS  /tmp/cckQYUGF.s 			page 28


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
     /tmp/cckQYUGF.s:21     .text.MX_TIM1_Init:00000000 $t
     /tmp/cckQYUGF.s:27     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
     /tmp/cckQYUGF.s:242    .text.MX_TIM1_Init:000000d8 $d
     /tmp/cckQYUGF.s:1081   .bss.htim1:00000000 htim1
     /tmp/cckQYUGF.s:248    .text.MX_TIM6_Init:00000000 $t
     /tmp/cckQYUGF.s:254    .text.MX_TIM6_Init:00000000 MX_TIM6_Init
     /tmp/cckQYUGF.s:334    .text.MX_TIM6_Init:00000048 $d
     /tmp/cckQYUGF.s:1074   .bss.htim6:00000000 htim6
     /tmp/cckQYUGF.s:340    .text.MX_TIM7_Init:00000000 $t
     /tmp/cckQYUGF.s:346    .text.MX_TIM7_Init:00000000 MX_TIM7_Init
     /tmp/cckQYUGF.s:426    .text.MX_TIM7_Init:0000004c $d
     /tmp/cckQYUGF.s:1067   .bss.htim7:00000000 htim7
     /tmp/cckQYUGF.s:432    .text.MX_TIM8_Init:00000000 $t
     /tmp/cckQYUGF.s:438    .text.MX_TIM8_Init:00000000 MX_TIM8_Init
     /tmp/cckQYUGF.s:672    .text.MX_TIM8_Init:000000ec $d
     /tmp/cckQYUGF.s:1060   .bss.htim8:00000000 htim8
     /tmp/cckQYUGF.s:678    .text.HAL_TIM_OC_MspInit:00000000 $t
     /tmp/cckQYUGF.s:684    .text.HAL_TIM_OC_MspInit:00000000 HAL_TIM_OC_MspInit
     /tmp/cckQYUGF.s:752    .text.HAL_TIM_OC_MspInit:0000004c $d
     /tmp/cckQYUGF.s:757    .text.HAL_TIM_Base_MspInit:00000000 $t
     /tmp/cckQYUGF.s:763    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
     /tmp/cckQYUGF.s:899    .text.HAL_TIM_Base_MspInit:00000090 $d
     /tmp/cckQYUGF.s:907    .text.HAL_TIM_OC_MspDeInit:00000000 $t
     /tmp/cckQYUGF.s:913    .text.HAL_TIM_OC_MspDeInit:00000000 HAL_TIM_OC_MspDeInit
     /tmp/cckQYUGF.s:958    .text.HAL_TIM_OC_MspDeInit:00000024 $d
     /tmp/cckQYUGF.s:964    .text.HAL_TIM_Base_MspDeInit:00000000 $t
     /tmp/cckQYUGF.s:970    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
     /tmp/cckQYUGF.s:1049   .text.HAL_TIM_Base_MspDeInit:00000054 $d
     /tmp/cckQYUGF.s:1057   .bss.htim8:00000000 $d
     /tmp/cckQYUGF.s:1064   .bss.htim7:00000000 $d
     /tmp/cckQYUGF.s:1071   .bss.htim6:00000000 $d
     /tmp/cckQYUGF.s:1078   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
