$date
	Sat Oct 31 00:08:58 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! QT $end
$var reg 1 " EN $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$scope module E4 $end
$var wire 1 % NOTQ $end
$var wire 1 # clock $end
$var wire 1 " en $end
$var wire 1 $ reset $end
$var wire 1 ! Q $end
$scope module N5 $end
$var wire 1 % D $end
$var wire 1 # clock $end
$var wire 1 " en $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
x"
x!
$end
#1
1#
0"
0$
#2
1%
0!
0#
1"
1$
#3
0%
1!
1#
0$
#4
0#
#5
1%
0!
1#
#6
0#
#7
0%
1!
1#
#8
0#
#9
1%
0!
1#
#10
0#
#11
0%
1!
1#
#12
0#
#13
1%
0!
1#
#14
0#
