

================================================================
== Vitis HLS Report for 'atax_Pipeline_lp3_lp4'
================================================================
* Date:           Mon Dec  2 12:52:39 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.114 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1033|     1033|  10.330 us|  10.330 us|  1033|  1033|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp3_lp4  |     1031|     1031|         9|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      86|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    15|    1065|    1047|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     670|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    15|    1735|    1365|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U14  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U15  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U16  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U18   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U19   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U20   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  15| 1065| 1047|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_269_p2   |         +|   0|  0|  18|          11|           1|
    |add_ln26_fu_281_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_374_p2     |         +|   0|  0|  14|           7|           3|
    |icmp_ln26_fu_263_p2    |      icmp|   0|  0|  19|          11|          12|
    |or_ln28_fu_354_p2      |        or|   0|  0|   5|           5|           1|
    |select_ln26_fu_303_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln5_fu_295_p3   |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  86|          44|          28|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_1_load              |   9|          2|    7|         14|
    |i_fu_66                                |   9|          2|    7|         14|
    |indvar_flatten7_fu_70                  |   9|          2|   11|         22|
    |j_1_fu_62                              |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   52|        104|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |buff_A_1_load_1_reg_480           |  32|   0|   32|          0|
    |buff_A_1_load_reg_470             |  32|   0|   32|          0|
    |buff_A_load_1_reg_475             |  32|   0|   32|          0|
    |buff_A_load_reg_465               |  32|   0|   32|          0|
    |buff_y_out_1_addr_reg_496         |   4|   0|    4|          0|
    |buff_y_out_2_addr_reg_502         |   4|   0|    4|          0|
    |buff_y_out_3_addr_reg_508         |   4|   0|    4|          0|
    |buff_y_out_addr_reg_485           |   4|   0|    4|          0|
    |empty_reg_457                     |  32|   0|   32|          0|
    |i_fu_66                           |   7|   0|    7|          0|
    |indvar_flatten7_fu_70             |  11|   0|   11|          0|
    |j_1_fu_62                         |   7|   0|    7|          0|
    |lshr_ln5_5_reg_442                |   4|   0|    4|          0|
    |mul1_reg_491                      |  32|   0|   32|          0|
    |mul57_1_reg_514                   |  32|   0|   32|          0|
    |mul57_2_reg_519                   |  32|   0|   32|          0|
    |mul57_3_reg_524                   |  32|   0|   32|          0|
    |buff_y_out_1_addr_reg_496         |  64|  32|    4|          0|
    |buff_y_out_2_addr_reg_502         |  64|  32|    4|          0|
    |buff_y_out_3_addr_reg_508         |  64|  32|    4|          0|
    |buff_y_out_addr_reg_485           |  64|  32|    4|          0|
    |lshr_ln5_5_reg_442                |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 670| 160|  370|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_din0      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_din1      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_opcode    |  out|    2|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_dout0     |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_386_p_ce        |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_din0      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_din1      |  out|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_dout0     |   in|   32|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|grp_fu_390_p_ce        |  out|    1|  ap_ctrl_hs|  atax_Pipeline_lp3_lp4|  return value|
|tmp1_address0          |  out|    6|   ap_memory|                   tmp1|         array|
|tmp1_ce0               |  out|    1|   ap_memory|                   tmp1|         array|
|tmp1_q0                |   in|   32|   ap_memory|                   tmp1|         array|
|buff_A_address0        |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce0             |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q0              |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_address1        |  out|   11|   ap_memory|                 buff_A|         array|
|buff_A_ce1             |  out|    1|   ap_memory|                 buff_A|         array|
|buff_A_q1              |   in|   32|   ap_memory|                 buff_A|         array|
|buff_A_1_address0      |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce0           |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q0            |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_A_1_address1      |  out|   11|   ap_memory|               buff_A_1|         array|
|buff_A_1_ce1           |  out|    1|   ap_memory|               buff_A_1|         array|
|buff_A_1_q1            |   in|   32|   ap_memory|               buff_A_1|         array|
|buff_y_out_address0    |  out|    4|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_we0         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_d0          |  out|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_address1    |  out|    4|   ap_memory|             buff_y_out|         array|
|buff_y_out_ce1         |  out|    1|   ap_memory|             buff_y_out|         array|
|buff_y_out_q1          |   in|   32|   ap_memory|             buff_y_out|         array|
|buff_y_out_1_address0  |  out|    4|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_we0       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_d0        |  out|   32|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_address1  |  out|    4|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_ce1       |  out|    1|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_1_q1        |   in|   32|   ap_memory|           buff_y_out_1|         array|
|buff_y_out_2_address0  |  out|    4|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_ce0       |  out|    1|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_we0       |  out|    1|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_d0        |  out|   32|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_address1  |  out|    4|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_ce1       |  out|    1|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_2_q1        |   in|   32|   ap_memory|           buff_y_out_2|         array|
|buff_y_out_3_address0  |  out|    4|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_ce0       |  out|    1|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_we0       |  out|    1|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_d0        |  out|   32|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_address1  |  out|    4|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_ce1       |  out|    1|   ap_memory|           buff_y_out_3|         array|
|buff_y_out_3_q1        |   in|   32|   ap_memory|           buff_y_out_3|         array|
+-----------------------+-----+-----+------------+-----------------------+--------------+

