Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 13:56:09 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_117/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
---------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.002        0.000                      0                 1824        0.011        0.000                      0                 1824        2.076        0.000                       0                  1825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.351}        4.702           212.675         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.002        0.000                      0                 1824        0.011        0.000                      0                 1824        2.076        0.000                       0                  1825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.702ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.702ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.702ns  (vclock rise@4.702ns - vclock rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 1.848ns (40.226%)  route 2.746ns (59.774%))
  Logic Levels:           17  (CARRY8=9 LUT2=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 6.074 - 4.702 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.828ns (routing 0.001ns, distribution 0.827ns)
  Clock Net Delay (Destination): 0.716ns (routing 0.001ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.828     1.774    demux/CLK
    SLICE_X119Y499       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y499       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     1.852 r  demux/sel_reg[1]/Q
                         net (fo=65, routed)          0.228     2.080    demux/sel[1]
    SLICE_X121Y499       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     2.176 r  demux/sel_reg[8]_i_6/O[1]
                         net (fo=26, routed)          0.331     2.507    p_1_in[2]
    SLICE_X120Y493       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.138     2.645 r  sel[8]_i_219/O
                         net (fo=2, routed)           0.154     2.799    sel[8]_i_219_n_0
    SLICE_X120Y493       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     2.896 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.011     2.907    demux/S[1]
    SLICE_X120Y493       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.062 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.088    demux/sel_reg[8]_i_191_n_0
    SLICE_X120Y494       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.165 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.200     3.365    demux_n_10
    SLICE_X121Y496       LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.116     3.481 r  sel[8]_i_101/O
                         net (fo=17, routed)          0.295     3.776    demux/sel[8]_i_64[1]
    SLICE_X121Y494       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[5])
                                                      0.186     3.962 r  demux/sel_reg[8]_i_81/O[5]
                         net (fo=2, routed)           0.304     4.266    demux_n_86
    SLICE_X119Y496       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.070     4.336 r  sel[8]_i_36/O
                         net (fo=2, routed)           0.190     4.526    sel[8]_i_36_n_0
    SLICE_X119Y496       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     4.615 r  sel[8]_i_44/O
                         net (fo=1, routed)           0.016     4.631    demux/sel[8]_i_28_0[1]
    SLICE_X119Y496       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.821 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.847    demux/sel_reg[8]_i_20_n_0
    SLICE_X119Y497       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.903 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.317     5.220    demux/O[0]
    SLICE_X119Y498       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.426 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.285     5.711    demux_n_106
    SLICE_X120Y499       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.747 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     5.757    demux/sel_reg[6]_0[6]
    SLICE_X120Y499       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.872 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.898    demux/sel_reg[8]_i_4_n_0
    SLICE_X120Y500       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.954 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.183     6.137    demux/sel_reg[8]_i_3_n_15
    SLICE_X119Y499       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     6.189 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.094     6.283    demux/sel[4]_i_2_n_0
    SLICE_X118Y499       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.318 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.050     6.368    demux/sel20_in[3]
    SLICE_X118Y499       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.702     4.702 r  
    AP13                                              0.000     4.702 r  clk (IN)
                         net (fo=0)                   0.000     4.702    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.047 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.047    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.047 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.334    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.358 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.716     6.074    demux/CLK
    SLICE_X118Y499       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.307     6.381    
                         clock uncertainty           -0.035     6.346    
    SLICE_X118Y499       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.371    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.371    
                         arrival time                          -6.368    
  -------------------------------------------------------------------
                         slack                                  0.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[244].z_reg[244][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.702ns})
  Destination:            genblk1[244].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.702ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.717ns (routing 0.001ns, distribution 0.716ns)
  Clock Net Delay (Destination): 0.833ns (routing 0.001ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.717     1.373    demux/CLK
    SLICE_X132Y495       FDRE                                         r  demux/genblk1[244].z_reg[244][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y495       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.432 r  demux/genblk1[244].z_reg[244][1]/Q
                         net (fo=1, routed)           0.113     1.545    genblk1[244].reg_in/D[1]
    SLICE_X130Y497       FDRE                                         r  genblk1[244].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.833     1.779    genblk1[244].reg_in/CLK
    SLICE_X130Y497       FDRE                                         r  genblk1[244].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.307     1.472    
    SLICE_X130Y497       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.534    genblk1[244].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.351 }
Period(ns):         4.702
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.702       3.412      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.351       2.076      SLICE_X133Y505  genblk1[189].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.351       2.076      SLICE_X130Y497  demux/genblk1[228].z_reg[228][7]/C



