// Seed: 2266918841
program module_0 ();
  parameter id_1 = 1;
  wire id_2;
  wire id_3, id_4, id_5;
  assign id_4.id_2 = id_1;
  wire id_6;
  wire id_7;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[1 : 1],
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  module_0 modCall_1 ();
  output logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_12;
  assign id_12 = -1;
endmodule
