library ieee;
use ieee.std_logic_114.all;
use ieee.numeric_std.all;
entity clk_div is
port(clock_50mhz : in std_logic;
	  clock_125mhz: out std_logic);
end clk_div;

architecture behavior of clk_div is
signal count : unsigned(3 downto 0) := (others => '0');

begin	
	process(clock_50mhz)
	begin	
		if rising_edge(clock_50mhz) then
			if count < 4 then	
				count <= count + 1;
			else
				count <= (others =>0);
			end if;
			if count < 3 then 
				clock_125mhz = '0';
			else	
				clock_125mhz = '1';
			end if;
		end if;
	end process;
end behavior;
