Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  6 22:27:36 2020
| Host         : LAPTOP-7F5JLFQ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file datapath_1_timing_summary_routed.rpt -pb datapath_1_timing_summary_routed.pb -rpx datapath_1_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath_1
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (214)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (214)
--------------------------------------------------
 There are 214 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.405        0.000                      0                   79        0.571        0.000                      0                   79        3.000        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_cpu_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk      {0.000 25.000}     50.000          20.000          
  clkfbout_cpu_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk           35.405        0.000                      0                   79        0.571        0.000                      0                   79       23.750        0.000                       0                   113  
  clkfbout_cpu_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_cpu_clk/inst/clk_in1
  To Clock:  u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       35.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.571ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.405ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.562ns  (logic 2.900ns (19.915%)  route 11.662ns (80.085%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.640     1.640    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y62          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.984 r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          2.063     5.048    u_reg_files_1/A0[6]
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.356     5.404 f  u_reg_files_1/result_OBUF[31]_inst_i_48/O
                         net (fo=1, routed)           0.803     6.207    u_reg_files_1/result_OBUF[31]_inst_i_48_n_0
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.332     6.539 f  u_reg_files_1/result_OBUF[31]_inst_i_26/O
                         net (fo=11, routed)          0.917     7.456    u_reg_files_1/result_OBUF[31]_inst_i_26_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  u_reg_files_1/result_OBUF[31]_inst_i_13/O
                         net (fo=75, routed)          2.083     9.662    u_reg_files_1/result_OBUF[31]_inst_i_13_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.786 f  u_reg_files_1/result_OBUF[19]_inst_i_4/O
                         net (fo=3, routed)           0.922    10.709    u_reg_files_1/result_OBUF[19]_inst_i_4_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  u_reg_files_1/pc[15]_i_23/O
                         net (fo=1, routed)           0.957    11.789    u_reg_files_1/pc[15]_i_23_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    11.913 r  u_reg_files_1/pc[15]_i_14/O
                         net (fo=1, routed)           0.670    12.584    u_reg_files_1/pc[15]_i_14_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  u_reg_files_1/pc[15]_i_8/O
                         net (fo=3, routed)           1.680    14.388    u_ALU_1/pc_reg[2]_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.512 r  u_ALU_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.567    16.078    u_pc_1/pc_reg[3]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.124    16.202 r  u_pc_1/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    16.202    u_pc_1/pcSelect[4]
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.599    51.599    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[4]/C
                         clock pessimism              0.080    51.679    
                         clock uncertainty           -0.103    51.577    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.031    51.608    u_pc_1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         51.608    
                         arrival time                         -16.202    
  -------------------------------------------------------------------
                         slack                                 35.405    

Slack (MET) :             35.462ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.504ns  (logic 2.659ns (18.333%)  route 11.845ns (81.667%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.641     1.641    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y61          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.977 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=10, routed)          1.069     4.047    u_reg_files_1/A0[4]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.331     4.378 r  u_reg_files_1/result_OBUF[30]_inst_i_13/O
                         net (fo=94, routed)          2.556     6.934    u_reg_files_1/u_ALU_1/A_or_Shift__41[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.058 r  u_reg_files_1/result_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           1.089     8.146    u_reg_files_1/result_OBUF[0]_inst_i_15_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  u_reg_files_1/result_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           1.387     9.657    u_reg_files_1/result_OBUF[0]_inst_i_11_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.781 r  u_reg_files_1/result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.952    10.734    u_ALU_1/result[0]_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  u_ALU_1/result_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.781    12.638    u_ALU_1/result_OBUF[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.762 f  u_ALU_1/pc[15]_i_21/O
                         net (fo=1, routed)           0.433    13.195    u_ALU_1/pc[15]_i_21_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    13.319 f  u_ALU_1/pc[15]_i_11/O
                         net (fo=3, routed)           1.370    14.689    u_ALU_1/pc[15]_i_11_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    14.813 r  u_ALU_1/pc[15]_i_4/O
                         net (fo=14, routed)          1.208    16.022    u_pc_1/pc_reg[3]_1
    SLICE_X5Y58          LUT6 (Prop_lut6_I5_O)        0.124    16.146 r  u_pc_1/pc[8]_i_1/O
                         net (fo=1, routed)           0.000    16.146    u_pc_1/pcSelect[8]
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.599    51.599    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[8]/C
                         clock pessimism              0.080    51.679    
                         clock uncertainty           -0.103    51.577    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031    51.608    u_pc_1/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         51.608    
                         arrival time                         -16.146    
  -------------------------------------------------------------------
                         slack                                 35.462    

Slack (MET) :             35.560ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.405ns  (logic 2.900ns (20.132%)  route 11.505ns (79.868%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.640     1.640    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y62          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.984 r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          2.063     5.048    u_reg_files_1/A0[6]
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.356     5.404 f  u_reg_files_1/result_OBUF[31]_inst_i_48/O
                         net (fo=1, routed)           0.803     6.207    u_reg_files_1/result_OBUF[31]_inst_i_48_n_0
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.332     6.539 f  u_reg_files_1/result_OBUF[31]_inst_i_26/O
                         net (fo=11, routed)          0.917     7.456    u_reg_files_1/result_OBUF[31]_inst_i_26_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  u_reg_files_1/result_OBUF[31]_inst_i_13/O
                         net (fo=75, routed)          2.083     9.662    u_reg_files_1/result_OBUF[31]_inst_i_13_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.786 f  u_reg_files_1/result_OBUF[19]_inst_i_4/O
                         net (fo=3, routed)           0.922    10.709    u_reg_files_1/result_OBUF[19]_inst_i_4_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  u_reg_files_1/pc[15]_i_23/O
                         net (fo=1, routed)           0.957    11.789    u_reg_files_1/pc[15]_i_23_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    11.913 r  u_reg_files_1/pc[15]_i_14/O
                         net (fo=1, routed)           0.670    12.584    u_reg_files_1/pc[15]_i_14_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  u_reg_files_1/pc[15]_i_8/O
                         net (fo=3, routed)           1.680    14.388    u_ALU_1/pc_reg[2]_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.512 r  u_ALU_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.410    15.921    u_pc_1/pc_reg[3]_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    16.045 r  u_pc_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    16.045    u_pc_1/pcSelect[6]
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.599    51.599    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[6]/C
                         clock pessimism              0.080    51.679    
                         clock uncertainty           -0.103    51.577    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.029    51.606    u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         51.606    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                 35.560    

Slack (MET) :             35.563ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.404ns  (logic 2.900ns (20.133%)  route 11.504ns (79.867%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.640     1.640    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y62          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.984 r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          2.063     5.048    u_reg_files_1/A0[6]
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.356     5.404 f  u_reg_files_1/result_OBUF[31]_inst_i_48/O
                         net (fo=1, routed)           0.803     6.207    u_reg_files_1/result_OBUF[31]_inst_i_48_n_0
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.332     6.539 f  u_reg_files_1/result_OBUF[31]_inst_i_26/O
                         net (fo=11, routed)          0.917     7.456    u_reg_files_1/result_OBUF[31]_inst_i_26_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  u_reg_files_1/result_OBUF[31]_inst_i_13/O
                         net (fo=75, routed)          2.083     9.662    u_reg_files_1/result_OBUF[31]_inst_i_13_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.786 f  u_reg_files_1/result_OBUF[19]_inst_i_4/O
                         net (fo=3, routed)           0.922    10.709    u_reg_files_1/result_OBUF[19]_inst_i_4_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  u_reg_files_1/pc[15]_i_23/O
                         net (fo=1, routed)           0.957    11.789    u_reg_files_1/pc[15]_i_23_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    11.913 r  u_reg_files_1/pc[15]_i_14/O
                         net (fo=1, routed)           0.670    12.584    u_reg_files_1/pc[15]_i_14_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  u_reg_files_1/pc[15]_i_8/O
                         net (fo=3, routed)           1.680    14.388    u_ALU_1/pc_reg[2]_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.512 r  u_ALU_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.409    15.920    u_pc_1/pc_reg[3]_0
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124    16.044 r  u_pc_1/pc[7]_i_1/O
                         net (fo=1, routed)           0.000    16.044    u_pc_1/pcSelect[7]
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.599    51.599    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[7]/C
                         clock pessimism              0.080    51.679    
                         clock uncertainty           -0.103    51.577    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)        0.031    51.608    u_pc_1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         51.608    
                         arrival time                         -16.044    
  -------------------------------------------------------------------
                         slack                                 35.563    

Slack (MET) :             35.598ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.369ns  (logic 2.659ns (18.506%)  route 11.710ns (81.494%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.641     1.641    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y61          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.977 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=10, routed)          1.069     4.047    u_reg_files_1/A0[4]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.331     4.378 r  u_reg_files_1/result_OBUF[30]_inst_i_13/O
                         net (fo=94, routed)          2.556     6.934    u_reg_files_1/u_ALU_1/A_or_Shift__41[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.058 r  u_reg_files_1/result_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           1.089     8.146    u_reg_files_1/result_OBUF[0]_inst_i_15_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  u_reg_files_1/result_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           1.387     9.657    u_reg_files_1/result_OBUF[0]_inst_i_11_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.781 r  u_reg_files_1/result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.952    10.734    u_ALU_1/result[0]_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  u_ALU_1/result_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.781    12.638    u_ALU_1/result_OBUF[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.762 f  u_ALU_1/pc[15]_i_21/O
                         net (fo=1, routed)           0.433    13.195    u_ALU_1/pc[15]_i_21_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    13.319 f  u_ALU_1/pc[15]_i_11/O
                         net (fo=3, routed)           1.370    14.689    u_ALU_1/pc[15]_i_11_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    14.813 r  u_ALU_1/pc[15]_i_4/O
                         net (fo=14, routed)          1.073    15.886    u_pc_1/pc_reg[3]_1
    SLICE_X5Y57          LUT6 (Prop_lut6_I5_O)        0.124    16.010 r  u_pc_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    16.010    u_pc_1/pcSelect[5]
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.599    51.599    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism              0.080    51.679    
                         clock uncertainty           -0.103    51.577    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.031    51.608    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         51.608    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                 35.598    

Slack (MET) :             35.625ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.340ns  (logic 2.900ns (20.223%)  route 11.440ns (79.777%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 51.599 - 50.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.640     1.640    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y62          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.984 r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          2.063     5.048    u_reg_files_1/A0[6]
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.356     5.404 f  u_reg_files_1/result_OBUF[31]_inst_i_48/O
                         net (fo=1, routed)           0.803     6.207    u_reg_files_1/result_OBUF[31]_inst_i_48_n_0
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.332     6.539 f  u_reg_files_1/result_OBUF[31]_inst_i_26/O
                         net (fo=11, routed)          0.917     7.456    u_reg_files_1/result_OBUF[31]_inst_i_26_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  u_reg_files_1/result_OBUF[31]_inst_i_13/O
                         net (fo=75, routed)          2.083     9.662    u_reg_files_1/result_OBUF[31]_inst_i_13_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.786 f  u_reg_files_1/result_OBUF[19]_inst_i_4/O
                         net (fo=3, routed)           0.922    10.709    u_reg_files_1/result_OBUF[19]_inst_i_4_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  u_reg_files_1/pc[15]_i_23/O
                         net (fo=1, routed)           0.957    11.789    u_reg_files_1/pc[15]_i_23_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    11.913 r  u_reg_files_1/pc[15]_i_14/O
                         net (fo=1, routed)           0.670    12.584    u_reg_files_1/pc[15]_i_14_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  u_reg_files_1/pc[15]_i_8/O
                         net (fo=3, routed)           1.680    14.388    u_ALU_1/pc_reg[2]_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.512 r  u_ALU_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.345    15.856    u_pc_1/pc_reg[3]_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I4_O)        0.124    15.980 r  u_pc_1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    15.980    u_pc_1/pcSelect[3]
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.599    51.599    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[3]/C
                         clock pessimism              0.080    51.679    
                         clock uncertainty           -0.103    51.577    
    SLICE_X5Y57          FDRE (Setup_fdre_C_D)        0.029    51.606    u_pc_1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         51.606    
                         arrival time                         -15.980    
  -------------------------------------------------------------------
                         slack                                 35.625    

Slack (MET) :             35.720ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.246ns  (logic 2.900ns (20.357%)  route 11.346ns (79.643%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 51.598 - 50.000 ) 
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.640     1.640    u_reg_files_1/register_reg_r1_0_31_6_11/WCLK
    SLICE_X8Y62          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.984 r  u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/O
                         net (fo=10, routed)          2.063     5.048    u_reg_files_1/A0[6]
    SLICE_X13Y62         LUT5 (Prop_lut5_I0_O)        0.356     5.404 f  u_reg_files_1/result_OBUF[31]_inst_i_48/O
                         net (fo=1, routed)           0.803     6.207    u_reg_files_1/result_OBUF[31]_inst_i_48_n_0
    SLICE_X13Y63         LUT4 (Prop_lut4_I1_O)        0.332     6.539 f  u_reg_files_1/result_OBUF[31]_inst_i_26/O
                         net (fo=11, routed)          0.917     7.456    u_reg_files_1/result_OBUF[31]_inst_i_26_n_0
    SLICE_X13Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.580 r  u_reg_files_1/result_OBUF[31]_inst_i_13/O
                         net (fo=75, routed)          2.083     9.662    u_reg_files_1/result_OBUF[31]_inst_i_13_n_0
    SLICE_X13Y72         LUT6 (Prop_lut6_I3_O)        0.124     9.786 f  u_reg_files_1/result_OBUF[19]_inst_i_4/O
                         net (fo=3, routed)           0.922    10.709    u_reg_files_1/result_OBUF[19]_inst_i_4_n_0
    SLICE_X9Y73          LUT6 (Prop_lut6_I5_O)        0.124    10.833 f  u_reg_files_1/pc[15]_i_23/O
                         net (fo=1, routed)           0.957    11.789    u_reg_files_1/pc[15]_i_23_n_0
    SLICE_X10Y72         LUT5 (Prop_lut5_I0_O)        0.124    11.913 r  u_reg_files_1/pc[15]_i_14/O
                         net (fo=1, routed)           0.670    12.584    u_reg_files_1/pc[15]_i_14_n_0
    SLICE_X10Y72         LUT6 (Prop_lut6_I1_O)        0.124    12.708 r  u_reg_files_1/pc[15]_i_8/O
                         net (fo=3, routed)           1.680    14.388    u_ALU_1/pc_reg[2]_1
    SLICE_X9Y60          LUT6 (Prop_lut6_I1_O)        0.124    14.512 r  u_ALU_1/pc[15]_i_3/O
                         net (fo=14, routed)          1.251    15.762    u_pc_1/pc_reg[3]_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I4_O)        0.124    15.886 r  u_pc_1/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    15.886    u_pc_1/pcSelect[10]
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.598    51.598    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[10]/C
                         clock pessimism              0.080    51.678    
                         clock uncertainty           -0.103    51.576    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.031    51.607    u_pc_1/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         51.607    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 35.720    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.067ns  (logic 2.659ns (18.903%)  route 11.408ns (81.097%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.641     1.641    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y61          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.977 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=10, routed)          1.069     4.047    u_reg_files_1/A0[4]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.331     4.378 r  u_reg_files_1/result_OBUF[30]_inst_i_13/O
                         net (fo=94, routed)          2.556     6.934    u_reg_files_1/u_ALU_1/A_or_Shift__41[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.058 r  u_reg_files_1/result_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           1.089     8.146    u_reg_files_1/result_OBUF[0]_inst_i_15_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  u_reg_files_1/result_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           1.387     9.657    u_reg_files_1/result_OBUF[0]_inst_i_11_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.781 r  u_reg_files_1/result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.952    10.734    u_ALU_1/result[0]_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  u_ALU_1/result_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.781    12.638    u_ALU_1/result_OBUF[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.762 f  u_ALU_1/pc[15]_i_21/O
                         net (fo=1, routed)           0.433    13.195    u_ALU_1/pc[15]_i_21_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    13.319 f  u_ALU_1/pc[15]_i_11/O
                         net (fo=3, routed)           1.370    14.689    u_ALU_1/pc[15]_i_11_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    14.813 r  u_ALU_1/pc[15]_i_4/O
                         net (fo=14, routed)          0.771    15.584    u_pc_1/pc_reg[3]_1
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.124    15.708 r  u_pc_1/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    15.708    u_pc_1/pcSelect[13]
    SLICE_X8Y60          FDRE                                         r  u_pc_1/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.519    51.519    u_pc_1/clk_out1
    SLICE_X8Y60          FDRE                                         r  u_pc_1/pc_reg[13]/C
                         clock pessimism              0.098    51.617    
                         clock uncertainty           -0.103    51.515    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.077    51.592    u_pc_1/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         51.592    
                         arrival time                         -15.708    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.960ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.995ns  (logic 2.659ns (19.000%)  route 11.336ns (81.000%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 51.519 - 50.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.641     1.641    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y61          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.977 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=10, routed)          1.069     4.047    u_reg_files_1/A0[4]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.331     4.378 r  u_reg_files_1/result_OBUF[30]_inst_i_13/O
                         net (fo=94, routed)          2.556     6.934    u_reg_files_1/u_ALU_1/A_or_Shift__41[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.058 r  u_reg_files_1/result_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           1.089     8.146    u_reg_files_1/result_OBUF[0]_inst_i_15_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  u_reg_files_1/result_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           1.387     9.657    u_reg_files_1/result_OBUF[0]_inst_i_11_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.781 r  u_reg_files_1/result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.952    10.734    u_ALU_1/result[0]_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  u_ALU_1/result_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.781    12.638    u_ALU_1/result_OBUF[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.762 f  u_ALU_1/pc[15]_i_21/O
                         net (fo=1, routed)           0.433    13.195    u_ALU_1/pc[15]_i_21_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    13.319 f  u_ALU_1/pc[15]_i_11/O
                         net (fo=3, routed)           1.370    14.689    u_ALU_1/pc[15]_i_11_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    14.813 r  u_ALU_1/pc[15]_i_4/O
                         net (fo=14, routed)          0.699    15.512    u_pc_1/pc_reg[3]_1
    SLICE_X8Y60          LUT6 (Prop_lut6_I5_O)        0.124    15.636 r  u_pc_1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    15.636    u_pc_1/pcSelect[14]
    SLICE_X8Y60          FDRE                                         r  u_pc_1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.519    51.519    u_pc_1/clk_out1
    SLICE_X8Y60          FDRE                                         r  u_pc_1/pc_reg[14]/C
                         clock pessimism              0.098    51.617    
                         clock uncertainty           -0.103    51.515    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.081    51.596    u_pc_1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         51.596    
                         arrival time                         -15.636    
  -------------------------------------------------------------------
                         slack                                 35.960    

Slack (MET) :             36.062ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        13.902ns  (logic 2.659ns (19.127%)  route 11.243ns (80.873%))
  Logic Levels:           9  (LUT6=9)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 51.598 - 50.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.807     1.807    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.114 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.096    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.641     1.641    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X8Y61          RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.977 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=10, routed)          1.069     4.047    u_reg_files_1/A0[4]
    SLICE_X13Y64         LUT6 (Prop_lut6_I5_O)        0.331     4.378 r  u_reg_files_1/result_OBUF[30]_inst_i_13/O
                         net (fo=94, routed)          2.556     6.934    u_reg_files_1/u_ALU_1/A_or_Shift__41[4]
    SLICE_X2Y69          LUT6 (Prop_lut6_I4_O)        0.124     7.058 r  u_reg_files_1/result_OBUF[0]_inst_i_15/O
                         net (fo=1, routed)           1.089     8.146    u_reg_files_1/result_OBUF[0]_inst_i_15_n_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I1_O)        0.124     8.270 r  u_reg_files_1/result_OBUF[0]_inst_i_11/O
                         net (fo=4, routed)           1.387     9.657    u_reg_files_1/result_OBUF[0]_inst_i_11_n_0
    SLICE_X12Y67         LUT6 (Prop_lut6_I5_O)        0.124     9.781 r  u_reg_files_1/result_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.952    10.734    u_ALU_1/result[0]_1
    SLICE_X12Y63         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  u_ALU_1/result_OBUF[0]_inst_i_1/O
                         net (fo=4, routed)           1.781    12.638    u_ALU_1/result_OBUF[0]
    SLICE_X3Y62          LUT6 (Prop_lut6_I5_O)        0.124    12.762 f  u_ALU_1/pc[15]_i_21/O
                         net (fo=1, routed)           0.433    13.195    u_ALU_1/pc[15]_i_21_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I2_O)        0.124    13.319 f  u_ALU_1/pc[15]_i_11/O
                         net (fo=3, routed)           1.370    14.689    u_ALU_1/pc[15]_i_11_n_0
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124    14.813 r  u_ALU_1/pc[15]_i_4/O
                         net (fo=14, routed)          0.606    15.419    u_pc_1/pc_reg[3]_1
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.124    15.543 r  u_pc_1/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    15.543    u_pc_1/pcSelect[11]
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.680    51.680    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.986 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.909    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    50.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         1.598    51.598    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[11]/C
                         clock pessimism              0.080    51.678    
                         clock uncertainty           -0.103    51.576    
    SLICE_X5Y59          FDRE (Setup_fdre_C_D)        0.029    51.605    u_pc_1/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         51.605    
                         arrival time                         -15.543    
  -------------------------------------------------------------------
                         slack                                 36.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.398ns (60.029%)  route 0.265ns (39.971%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[3]/Q
                         net (fo=16, routed)          0.110     0.851    u_pc_1/Q[1]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.997 r  u_pc_1/pcSelect0_carry/O[3]
                         net (fo=3, routed)           0.155     1.152    u_pc_1/pcSelect00_in[4]
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.111     1.263 r  u_pc_1/pc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.263    u_pc_1/pcSelect[4]
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[4]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.092     0.692    u_pc_1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.361ns (52.498%)  route 0.327ns (47.502%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[5]/Q
                         net (fo=16, routed)          0.113     0.853    u_pc_1/Q[3]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.968 r  u_pc_1/pcSelect0_carry__0/O[0]
                         net (fo=3, routed)           0.214     1.182    u_pc_1/pcSelect00_in[5]
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.105     1.287 r  u_pc_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.287    u_pc_1/pcSelect[5]
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.092     0.692    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.359ns (51.099%)  route 0.344ns (48.901%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[3]/Q
                         net (fo=16, routed)          0.110     0.851    u_pc_1/Q[1]
    SLICE_X6Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.961 r  u_pc_1/pcSelect0_carry/O[2]
                         net (fo=3, routed)           0.233     1.194    u_pc_1/pcSelect00_in[3]
    SLICE_X5Y57          LUT6 (Prop_lut6_I1_O)        0.108     1.302 r  u_pc_1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.302    u_pc_1/pcSelect[3]
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[3]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.091     0.691    u_pc_1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.360ns (50.813%)  route 0.348ns (49.187%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[6]/Q
                         net (fo=16, routed)          0.129     0.870    u_pc_1/Q[4]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     0.981 r  u_pc_1/pcSelect0_carry__0/O[1]
                         net (fo=3, routed)           0.220     1.200    u_pc_1/pcSelect00_in[6]
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.108     1.308 r  u_pc_1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.308    u_pc_1/pcSelect[6]
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[6]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.091     0.691    u_pc_1/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.360ns (50.648%)  route 0.351ns (49.352%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[10]/Q
                         net (fo=16, routed)          0.181     0.921    u_pc_1/Q[8]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.032 r  u_pc_1/pcSelect0_carry__1/O[1]
                         net (fo=3, routed)           0.170     1.202    u_pc_1/pcSelect00_in[10]
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.108     1.310 r  u_pc_1/pc[10]_i_1/O
                         net (fo=1, routed)           0.000     1.310    u_pc_1/pcSelect[10]
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[10]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.092     0.692    u_pc_1/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.439ns (55.777%)  route 0.348ns (44.223%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[5]/Q
                         net (fo=16, routed)          0.113     0.853    u_pc_1/Q[3]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     1.043 r  u_pc_1/pcSelect0_carry__0/O[2]
                         net (fo=3, routed)           0.235     1.279    u_pc_1/pcSelect00_in[7]
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.108     1.387 r  u_pc_1/pc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.387    u_pc_1/pcSelect[7]
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[7]/C
                         clock pessimism             -0.255     0.616    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.092     0.708    u_pc_1/pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.359ns (46.237%)  route 0.417ns (53.763%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[11]/Q
                         net (fo=16, routed)          0.120     0.861    u_pc_1/Q[9]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.971 r  u_pc_1/pcSelect0_carry__1/O[2]
                         net (fo=3, routed)           0.297     1.268    u_pc_1/pcSelect00_in[11]
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.108     1.376 r  u_pc_1/pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.376    u_pc_1/pcSelect[11]
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[11]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.091     0.691    u_pc_1/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.361ns (42.806%)  route 0.482ns (57.194%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[9]/Q
                         net (fo=16, routed)          0.185     0.925    u_pc_1/Q[7]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.040 r  u_pc_1/pcSelect0_carry__1/O[0]
                         net (fo=3, routed)           0.298     1.338    u_pc_1/pcSelect00_in[9]
    SLICE_X5Y59          LUT6 (Prop_lut6_I1_O)        0.105     1.443 r  u_pc_1/pc[9]_i_1/O
                         net (fo=1, routed)           0.000     1.443    u_pc_1/pcSelect[9]
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[9]/C
                         clock pessimism             -0.271     0.600    
    SLICE_X5Y59          FDRE (Hold_fdre_C_D)         0.092     0.692    u_pc_1/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.462ns (53.194%)  route 0.407ns (46.806%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y57          FDRE                                         r  u_pc_1/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[5]/Q
                         net (fo=16, routed)          0.113     0.853    u_pc_1/Q[3]
    SLICE_X6Y58          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.210     1.063 r  u_pc_1/pcSelect0_carry__0/O[3]
                         net (fo=3, routed)           0.294     1.357    u_pc_1/pcSelect00_in[8]
    SLICE_X5Y58          LUT6 (Prop_lut6_I1_O)        0.111     1.468 r  u_pc_1/pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.468    u_pc_1/pcSelect[8]
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.871     0.871    u_pc_1/clk_out1
    SLICE_X5Y58          FDRE                                         r  u_pc_1/pc_reg[8]/C
                         clock pessimism             -0.255     0.616    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.092     0.708    u_pc_1/pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.398ns (44.232%)  route 0.502ns (55.768%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.622     0.622    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.674 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.026    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.600     0.600    u_pc_1/clk_out1
    SLICE_X5Y59          FDRE                                         r  u_pc_1/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.141     0.741 r  u_pc_1/pc_reg[11]/Q
                         net (fo=16, routed)          0.120     0.861    u_pc_1/Q[9]
    SLICE_X6Y59          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.007 r  u_pc_1/pcSelect0_carry__1/O[3]
                         net (fo=3, routed)           0.382     1.388    u_pc_1/pcSelect00_in[12]
    SLICE_X8Y59          LUT6 (Prop_lut6_I1_O)        0.111     1.499 r  u_pc_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     1.499    u_pc_1/pcSelect[12]
    SLICE_X8Y59          FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.896     0.896    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.729 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.029    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=111, routed)         0.843     0.843    u_pc_1/clk_out1
    SLICE_X8Y59          FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism             -0.234     0.609    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.120     0.729    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.771    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X5Y59      u_pc_1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X5Y59      u_pc_1/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y59      u_pc_1/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y60      u_pc_1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y60      u_pc_1/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y60      u_pc_1/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y59      u_pc_1/pc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X8Y57      u_pc_1/pc_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X8Y62      u_reg_files_1/register_reg_r1_0_31_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y62      u_reg_files_1/register_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y62      u_reg_files_1/register_reg_r2_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y65      u_reg_files_1/register_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y66      u_reg_files_1/register_reg_r2_0_31_18_23/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



