// Seed: 752845618
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input wor module_1,
    output uwire id_7,
    output uwire id_8,
    input tri id_9,
    input wand id_10,
    output wire id_11
);
  wire id_13;
  assign id_4 = 1;
  id_14(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1'd0), .id_4(1)
  );
  wire id_15;
  module_0(
      id_15, id_13, id_13, id_13, id_15
  );
endmodule
