name: SAI1
description: Serial audio interface
groupName: SAI
baseAddress: 1073828864
registers:
- name: SAI_GCR
  displayName: SAI_GCR
  description: SAI global configuration register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SYNCIN
    description: "Synchronization inputs\nThese bits are set and cleared by software.\n\
      Refer to  for information on how to program this field.\nThese bits must be
      set when both audio blocks (A and B) are disabled.\nThey are meaningful if one
      of the two audio blocks is defined to operate in synchronous mode with an external
      SAI (SYNCEN[1:0] = 10 in SAI_ACR1 or in SAI_BCR1 registers)."
    bitOffset: 0
    bitWidth: 2
    access: read-write
  - name: SYNCOUT
    description: "Synchronization outputs\nThese bits are set and cleared by software."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No synchronization output signals. SYNCOUT[1:0] should be 
        configured as 'No synchronization output signals' when audio block is 
        configured as SPDIF
      value: 0
    - name: B_0x1
      description: Block A used for further synchronization for others SAI
      value: 1
    - name: B_0x2
      description: Block B used for further synchronization for others SAI
      value: 2
    - name: B_0x3
      description: Reserved. These bits must be set when both audio block (A and
        B) are disabled.
      value: 3
- name: SAI_ACR1
  displayName: SAI_ACR1
  description: SAI configuration register 1
  addressOffset: 4
  size: 32
  resetValue: 64
  resetMask: 4294967295
  fields:
  - name: MODE
    description: "SAIx audio block mode\nThese bits are set and cleared by software.
      They must be configured when SAIx audio block is disabled.\nNote: When the audio
      block is configured in SPDIF mode, the master transmitter mode is forced (MODE[1:0]
      = 00)."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Master transmitter
      value: 0
    - name: B_0x1
      description: Master receiver
      value: 1
    - name: B_0x2
      description: Slave transmitter
      value: 2
    - name: B_0x3
      description: Slave receiver
      value: 3
  - name: PRTCFG
    description: "Protocol configuration\nThese bits are set and cleared by software.
      These bits have to be configured when the audio block is disabled."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Free protocol. Free protocol allows to use the powerful 
        configuration of the audio block to address a specific audio protocol 
        (such as I2S, LSB/MSB justified, TDM, PCM/DSP...) by setting most of the
        configuration register bits as well as frame configuration register.
      value: 0
    - name: B_0x1
      description: SPDIF protocol
      value: 1
    - name: B_0x2
      description: AC'97 protocol
      value: 2
  - name: DS
    description: "Data size\nThese bits are set and cleared by software. These bits
      are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because
      the frame and the data size are fixed in such case. When the companding mode
      is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size
      is fixed to 8 bits by the algorithm.\nThese bits must be configured when the
      audio block is disabled."
    bitOffset: 5
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x2
      description: 8 bits
      value: 2
    - name: B_0x3
      description: 10 bits
      value: 3
    - name: B_0x4
      description: 16 bits
      value: 4
    - name: B_0x5
      description: 20 bits
      value: 5
    - name: B_0x6
      description: 24 bits
      value: 6
    - name: B_0x7
      description: 32 bits
      value: 7
  - name: LSBFIRST
    description: "Least significant bit first\nThis bit is set and cleared by software.
      It must be configured when the audio block is disabled. This bit has no meaning
      in AC'97 audio protocol since AC'97 data are always transferred with the MSB
      first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are
      always transferred with LSB first."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data are transferred with MSB first
      value: 0
    - name: B_0x1
      description: Data are transferred with LSB first
      value: 1
  - name: CKSTR
    description: "Clock strobing edge\nThis bit is set and cleared by software. It
      must be configured when the audio block is disabled. This bit has no meaning
      in SPDIF audio protocol."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Signals generated by the SAI change on SCK rising edge, while
        signals received by the SAI are sampled on the SCK falling edge.
      value: 0
    - name: B_0x1
      description: Signals generated by the SAI change on SCK falling edge, 
        while signals received by the SAI are sampled on the SCK rising edge.
      value: 1
  - name: SYNCEN
    description: "Synchronization enable\nThese bits are set and cleared by software.
      They must be configured when the audio subblock is disabled.\nNote: The audio
      subblock should be configured as asynchronous when SPDIF mode is enabled."
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: audio subblock in asynchronous mode.
      value: 0
    - name: B_0x1
      description: audio subblock is synchronous with the other internal audio 
        subblock. In this case, the audio subblock must be configured in slave 
        mode
      value: 1
    - name: B_0x2
      description: audio subblock is synchronous with an external SAI embedded 
        peripheral. In this case the audio subblock should be configured in 
        Slave mode.
      value: 2
  - name: MONO
    description: "Mono mode\nThis bit is set and cleared by software. It is meaningful
      only when the number of slots is equal to 2. When the mono mode is selected,
      slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter.
      In reception mode, the slot1 is discarded and only the data received from slot
      0 are stored. Refer to  for more details."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Stereo mode
      value: 0
    - name: B_0x1
      description: Mono mode.
      value: 1
  - name: OUTDRIV
    description: "Output drive\nThis bit is set and cleared by software.\nNote: This
      bit has to be set before enabling the audio block and after the audio block
      configuration."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Audio block output driven when SAIEN is set
      value: 0
    - name: B_0x1
      description: Audio block output driven immediately after the setting of 
        this bit.
      value: 1
  - name: SAIEN
    description: "Audio block enable\nThis bit is set by software.\nTo switch off
      the audio block, the application software must program this bit to 0 and poll
      the bit till it reads back 0, meaning that the block is completely disabled.
      Before setting this bit to 1, check that it is set to 0, otherwise the enable
      command is not taken into account.\nThis bit allows controlling the state of
      the SAI audio block. If it is disabled when an audio frame transfer is ongoing,
      the ongoing transfer completes and the cell is fully disabled at the end of
      this audio frame transfer.\nNote: When the SAI block (A or B) is configured
      in master mode, the clock must be present on the SAI block input before setting
      SAIEN bit."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI audio block disabled
      value: 0
    - name: B_0x1
      description: SAI audio block enabled.
      value: 1
  - name: DMAEN
    description: "DMA enable\nThis bit is set and cleared by software.\nNote: Since
      the audio block defaults to operate as a transmitter after reset, the MODE[1:0]
      bits must be configured before setting DMAEN to avoid a DMA request in receiver
      mode."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA disabled
      value: 0
    - name: B_0x1
      description: DMA enabled
      value: 1
  - name: NODIV
    description: "No divider\nThis bit is set and cleared by software."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the ratio between the Master clock generator and frame 
        synchronization is fixed to 256 or 512
      value: 0
    - name: B_0x1
      description: the ratio between the Master clock generator and frame 
        synchronization depends on FRL[7:0]
      value: 1
  - name: MCKDIV
    description: "Master clock divider\nThese bits are set and cleared by software.\n\
      Otherwise, The master clock frequency is calculated according to the formula
      given in .\nThese bits have no meaning when the audio block is slave.\nThey
      have to be configured when the audio block is disabled."
    bitOffset: 20
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Divides by 1 the kernel clock input (sai_x_ker_ck).
      value: 0
  - name: OSR
    description: "Oversampling ratio for master clock\nThis bit is meaningful only
      when NODIV bit is set to 0."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Master clock frequency = FFS x 256
      value: 0
    - name: B_0x1
      description: Master clock frequency = FFS x 512
      value: 1
  - name: MCKEN
    description: Master clock generation enable
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The master clock is not generated
      value: 0
    - name: B_0x1
      description: The master clock is generated independently of SAIEN bit
      value: 1
- name: SAI_ACR2
  displayName: SAI_ACR2
  description: SAI configuration register 2
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FTH
    description: "FIFO threshold.\nThis bit is set and cleared by software."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FIFO empty
      value: 0
    - name: B_0x1
      description: FIFO
      value: 1
    - name: B_0x2
      description: FIFO
      value: 2
    - name: B_0x3
      description: FIFO
      value: 3
    - name: B_0x4
      description: FIFO full
      value: 4
  - name: FFLUSH
    description: "FIFO flush.\nThis bit is set by software. It is always read as 0.
      This bit should be configured when the SAI is disabled."
    bitOffset: 3
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No FIFO flush.
      value: 0
    - name: B_0x1
      description: FIFO flush. Programming this bit to 1 triggers the FIFO 
        Flush. All the internal FIFO pointers (read and write) are cleared. In 
        this case data still present in the FIFO are lost (no more transmission 
        or received data lost). Before flushing, SAI DMA stream/interrupt must 
        be disabled
      value: 1
  - name: TRIS
    description: "Tristate management on data line.\nThis bit is set and cleared by
      software. It is meaningful only if the audio block is configured as a transmitter.
      This bit is not used when the audio block is configured in SPDIF mode. It should
      be configured when SAI is disabled.\nRefer to  for more details."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SD output line is still driven by the SAI when a slot is 
        inactive.
      value: 0
    - name: B_0x1
      description: SD output line is released (HI-Z) at the end of the last data
        bit of the last active slot if the next one is inactive.
      value: 1
  - name: MUTE
    description: "Mute.\nThis bit is set and cleared by software. It is meaningful
      only when the audio block operates as a transmitter. The MUTE value is linked
      to value of MUTEVAL if the number of slots is lower or equal to 2, or equal
      to 0 if it is greater than 2.\nRefer to  for more details.\nNote: This bit is
      meaningless and should not be used for SPDIF audio blocks."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No mute mode.
      value: 0
    - name: B_0x1
      description: Mute mode enabled.
      value: 1
  - name: MUTEVAL
    description: "Mute value.\nThis bit is set and cleared by software.It must be
      written before enabling the audio block: SAIEN. This bit is meaningful only
      when the audio block operates as a transmitter, the number of slots is lower
      or equal to 2 and the MUTE bit is set.\nIf more slots are declared, the bit
      value sent during the transmission in mute mode is equal to 0, whatever the
      value of MUTEVAL.\nif the number of slot is lower or equal to 2 and MUTEVAL
      = 1, the MUTE value transmitted for each slot is the one sent during the previous
      frame.\nRefer to  for more details.\nNote: This bit is meaningless and should
      not be used for SPDIF audio blocks."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bit value 0 is sent during the mute mode.
      value: 0
    - name: B_0x1
      description: Last values are sent during the mute mode.
      value: 1
  - name: MUTECNT
    description: "Mute counter.\nThese bits are set and cleared by software. They
      are used only in reception mode.\nThe value set in these bits is compared to
      the number of consecutive mute frames detected in reception. When the number
      of mute frames is equal to this value, the flag MUTEDET is set and an interrupt
      is generated if bit MUTEDETIE is set.\nRefer to  for more details."
    bitOffset: 7
    bitWidth: 6
    access: read-write
  - name: CPL
    description: "Complement bit.\nThis bit is set and cleared by software.\nIt defines
      the type of complement to be used for companding mode\nNote: This bit has effect
      only when the companding mode is -Law algorithm or A-Law algorithm."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1's complement representation.
      value: 0
    - name: B_0x1
      description: 2's complement representation.
      value: 1
  - name: COMP
    description: "Companding mode.\nThese bits are set and cleared by software. The
      -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type
      of complement that is used depends on CPL bit.\nThe data expansion or data compression
      are determined by the state of bit MODE[0].\nThe data compression is applied
      if the audio block is configured as a transmitter.\nThe data expansion is automatically
      applied when the audio block is configured as a receiver.\nRefer to  for more
      details.\nNote: Companding mode is applicable only when Free protocol mode is
      selected."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No companding algorithm
      value: 0
    - name: B_0x2
      description: -Law algorithm
      value: 2
    - name: B_0x3
      description: A-Law algorithm
      value: 3
- name: SAI_AFRCR
  displayName: SAI_AFRCR
  description: SAI frame configuration register
  addressOffset: 12
  size: 32
  resetValue: 7
  resetMask: 4294967295
  fields:
  - name: FRL
    description: "Frame length.\nThese bits are set and cleared by software. They
      define the audio frame length expressed in number of SCK clock cycles: the number
      of bits in the frame is equal to FRL[7:0] + 1.\nThe minimum number of bits to
      transfer in an audio frame must be equal to 8, otherwise the audio block behaves
      in an unexpected way. This is the case when the data size is 8 bits and only
      one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000).\n\
      In master mode, if the master clock (available on MCLK_x pin) is used, the frame
      length should be aligned with a number equal to a power of 2, ranging from 8
      to 256. When the master clock is not used (NODIV = 1), it is recommended to
      program the frame length to an value ranging from 8 to 256.\nThese bits are
      meaningless and are not used in AC'97 or SPDIF audio block configuration. They
      must be configured when the audio block is disabled."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: FSALL
    description: "Frame synchronization active level length.\nThese bits are set and
      cleared by software. They specify the length in number of bit clock\n(SCK) +
      1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame\n\
      These bits are meaningless and are not used in AC'97 or SPDIF audio block configuration.\n\
      They must be configured when the audio block is disabled."
    bitOffset: 8
    bitWidth: 7
    access: read-write
  - name: FSDEF
    description: "Frame synchronization definition.\nThis bit is set and cleared by
      software.\nWhen the bit is set, the number of slots defined in the SAI_xSLOTR
      register has to be even. It means that half of this number of slots are dedicated
      to the left channel and the other slots for the right channel (e.g: this bit
      has to be set for I2S or MSB/LSB-justified protocols...).\nThis bit is meaningless
      and is not used in AC'97 or SPDIF audio block configuration. It must be configured
      when the audio block is disabled."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: FS signal is a start frame signal
      value: 0
    - name: B_0x1
      description: FS signal is a start of frame signal + channel side 
        identification
      value: 1
  - name: FSPOL
    description: "Frame synchronization polarity.\nThis bit is set and cleared by
      software. It is used to configure the level of the start of frame on the FS
      signal. It is meaningless and is not used in AC'97 or SPDIF audio block configuration.\n\
      This bit must be configured when the audio block is disabled."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FS is active low (falling edge)
      value: 0
    - name: B_0x1
      description: FS is active high (rising edge)
      value: 1
  - name: FSOFF
    description: "Frame synchronization offset.\nThis bit is set and cleared by software.
      It is meaningless and is not used in AC'97 or SPDIF audio block configuration.
      This bit must be configured when the audio block is disabled."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FS is asserted on the first bit of the slot 0.
      value: 0
    - name: B_0x1
      description: FS is asserted one bit before the first bit of the slot 0.
      value: 1
- name: SAI_ASLOTR
  displayName: SAI_ASLOTR
  description: SAI slot register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FBOFF
    description: "First bit offset\nThese bits are set and cleared by software.\n\
      The value set in this bitfield defines the position of the first data transfer
      bit in the slot. It represents an offset value. In transmission mode, the bits
      outside the data field are forced to 0. In reception mode, the extra received
      bits are discarded.\nThese bits must be set when the audio block is disabled.\n\
      They are ignored in AC'97 or SPDIF mode."
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: SLOTSZ
    description: "Slot size\nThis bits is set and cleared by software.\nThe slot size
      must be higher or equal to the data size. If this condition is not respected,
      the behavior of the SAI is undetermined.\nRefer to  for information on how to
      drive SD line.\nThese bits must be set when the audio block is disabled.\nThey
      are ignored in AC'97 or SPDIF mode."
    bitOffset: 6
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The slot size is equivalent to the data size (specified in 
        DS[3:0] in the SAI_xCR1 register).
      value: 0
    - name: B_0x1
      description: 16-bit
      value: 1
    - name: B_0x2
      description: 32-bit
      value: 2
  - name: NBSLOT
    description: "Number of slots in an audio frame.\nThese bits are set and cleared
      by software.\nThe value set in this bitfield represents the number of slots
      + 1 in the audio frame (including the number of inactive slots). The maximum
      number of slots is 16.\nThe number of slots should be even if FSDEF bit in the
      SAI_xFRCR register is set.\nThe number of slots must be configured when the
      audio block is disabled.\nThey are ignored in AC'97 or SPDIF mode."
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: SLOTEN
    description: "Slot enable.\nThese bits are set and cleared by software.\nEach
      SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots).\n\
      The slot must be enabled when the audio block is disabled.\nThey are ignored
      in AC'97 or SPDIF mode."
    bitOffset: 16
    bitWidth: 16
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Inactive slot.
      value: 0
    - name: B_0x1
      description: Active slot.
      value: 1
- name: SAI_AIM
  displayName: SAI_AIM
  description: SAI interrupt mask register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OVRUDRIE
    description: "Overrun/underrun interrupt enable.\nThis bit is set and cleared
      by software.\nWhen this bit is set, an interrupt is generated if the OVRUDR
      bit in the SAI_xSR register is set."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: MUTEDETIE
    description: "Mute detection interrupt enable.\nThis bit is set and cleared by
      software.\nWhen this bit is set, an interrupt is generated if the MUTEDET bit
      in the SAI_xSR register is set.\nThis bit has a meaning only if the audio block
      is configured in receiver mode."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: WCKCFGIE
    description: "Wrong clock configuration interrupt enable.\nThis bit is set and
      cleared by software.\nThis bit is taken into account only if the audio block
      is configured as a master (MODE[1] = 0) and NODIV = 0.\nIt generates an interrupt
      if the WCKCFG flag in the SAI_xSR register is set.\nNote: This bit is used only
      in Free protocol mode and is meaningless in other modes."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: FREQIE
    description: "FIFO request interrupt enable.\nThis bit is set and cleared by software.\n\
      When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR
      register is set.\nSince the audio block defaults to operate as a transmitter
      after reset, the MODE bit must be configured before setting FREQIE to avoid
      a parasitic interrupt in receiver mode,"
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: CNRDYIE
    description: "Codec not ready interrupt enable (AC'97).\nThis bit is set and cleared
      by software.\nWhen the interrupt is enabled, the audio block detects in the
      slot 0 (tag0) of the AC'97 frame if the Codec connected to this line is ready
      or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and
      an interrupt is generated.\nThis bit has a meaning only if the AC'97 mode is
      selected through PRTCFG[1:0] bits and the audio block is operates as a receiver."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: AFSDETIE
    description: "Anticipated frame synchronization detection interrupt enable.\n\
      This bit is set and cleared by software.\nWhen this bit is set, an interrupt
      is generated if the AFSDET bit in the SAI_xSR register is set.\nThis bit is
      meaningless in AC'97, SPDIF mode or when the audio block operates as a master."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: LFSDETIE
    description: "Late frame synchronization detection interrupt enable.\nThis bit
      is set and cleared by software.\nWhen this bit is set, an interrupt is generated
      if the LFSDET bit is set in the SAI_xSR register.\nThis bit is meaningless in
      AC'97, SPDIF mode or when the audio block operates as a master."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
- name: SAI_ASR
  displayName: SAI_ASR
  description: SAI status register
  addressOffset: 24
  size: 32
  resetValue: 8
  resetMask: 4294967295
  fields:
  - name: OVRUDR
    description: "Overrun / underrun.\nThis bit is read only.\nThe overrun and underrun
      conditions can occur only when the audio block is configured as a receiver and
      a transmitter, respectively.\nIt can generate an interrupt if OVRUDRIE bit is
      set in SAI_xIM register.\nThis flag is cleared when the software sets COVRUDR
      bit in SAI_xCLRFR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No overrun/underrun error.
      value: 0
    - name: B_0x1
      description: Overrun/underrun error detection.
      value: 1
  - name: MUTEDET
    description: "Mute detection.\nThis bit is read only.\nThis flag is set if consecutive
      0 values are received in each slot of a given audio frame and for a consecutive
      number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register).\n\
      It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register.\n\
      This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No MUTE detection on the SD input line
      value: 0
    - name: B_0x1
      description: MUTE value detected on the SD input line (0 value) for a 
        specified number of consecutive audio frame
      value: 1
  - name: WCKCFG
    description: "Wrong clock configuration flag.\nThis bit is read only.\nThis bit
      is used only when the audio block operates in master mode (MODE[1] = 0) and
      NODIV = 0.\nIt can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.\n\
      This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Clock configuration is correct
      value: 0
    - name: B_0x1
      description: Clock configuration does not respect the rule concerning the 
        frame length specification defined in  (configuration of FRL[7:0] bit in
        the SAI_xFRCR register)
      value: 1
  - name: FREQ
    description: "FIFO request.\nThis bit is read only.\nThe request depends on the
      audio block configuration:\nIf the block is configured in transmission mode,
      the FIFO request is related to a write request operation in the SAI_xDR.\nIf
      the block configured in reception, the FIFO request related to a read request
      operation from the SAI_xDR.\nThis flag can generate an interrupt if FREQIE bit
      is set in SAI_xIM register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No FIFO request.
      value: 0
    - name: B_0x1
      description: FIFO request to read or to write the SAI_xDR.
      value: 1
  - name: CNRDY
    description: "Codec not ready.\nThis bit is read only.\nThis bit is used only
      when the AC'97 audio protocol is selected in the SAI_xCR1 register and configured
      in receiver mode.\nIt can generate an interrupt if CNRDYIE bit is set in SAI_xIM
      register.\nThis flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR
      register."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: External AC'97 Codec is ready
      value: 0
    - name: B_0x1
      description: External AC'97 Codec is not ready
      value: 1
  - name: AFSDET
    description: "Anticipated frame synchronization detection.\nThis bit is read only.\n\
      This flag can be set only if the audio block is configured in slave mode.\n\
      It is not used in AC'97 or SPDIF mode.\nIt can generate an interrupt if AFSDETIE
      bit is set in SAI_xIM register.\nThis flag is cleared when the software sets
      CAFSDET bit in SAI_xCLRFR register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No error.
      value: 0
    - name: B_0x1
      description: Frame synchronization signal is detected earlier than 
        expected.
      value: 1
  - name: LFSDET
    description: "Late frame synchronization detection.\nThis bit is read only.\n\
      This flag can be set only if the audio block is configured in slave mode.\n\
      It is not used in AC'97 or SPDIF mode.\nIt can generate an interrupt if LFSDETIE
      bit is set in the SAI_xIM register.\nThis flag is cleared when the software
      sets bit CLFSDET in SAI_xCLRFR register"
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No error.
      value: 0
    - name: B_0x1
      description: Frame synchronization signal is not present at the right 
        time.
      value: 1
  - name: FLVL
    description: "FIFO level threshold.\nThis bit is read only. The FIFO level threshold
      flag is managed only by hardware and its setting depends on SAI block configuration
      (transmitter or receiver mode).\nOthers: Reserved"
    bitOffset: 16
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: FIFO empty (transmitter and receiver modes)
      value: 0
    - name: B_0x1
      description: FIFO less than or equalbut not empty (transmitter mode), FIFO
        but not empty (receiver mode)
      value: 1
    - name: B_0x2
      description: FIFO less than or equal one half (transmitter mode),less than
        or equal FIFO(receiver mode)
      value: 2
    - name: B_0x3
      description: one half  FIFO less than or equal 3/4(transmitter mode), one 
        half less than or equal FIFO(receiver mode)
      value: 3
    - name: B_0x4
      description: 3/4 FIFO but not full (transmitter mode), 3/4less than or 
        equal FIFO but not full (receiver mode)
      value: 4
    - name: B_0x5
      description: FIFO full (transmitter and receiver modes)
      value: 5
- name: SAI_ACLRFR
  displayName: SAI_ACLRFR
  description: SAI clear flag register
  addressOffset: 28
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: COVRUDR
    description: "Clear overrun / underrun.\nThis bit is write only.\nProgramming
      this bit to 1 clears the OVRUDR flag in the SAI_xSR register.\nReading this
      bit always returns the value 0."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: CMUTEDET
    description: "Mute detection flag.\nThis bit is write only.\nProgramming this
      bit to 1 clears the MUTEDET flag in the SAI_xSR register.\nReading this bit
      always returns the value 0."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: CWCKCFG
    description: "Clear wrong clock configuration flag.\nThis bit is write only.\n\
      Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register.\n\
      This bit is used only when the audio block is set as master (MODE[1] = 0) and
      NODIV = 0 in the SAI_xCR1 register.\nReading this bit always returns the value
      0."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: CCNRDY
    description: "Clear Codec not ready flag.\nThis bit is write only.\nProgramming
      this bit to 1 clears the CNRDY flag in the SAI_xSR register.\nThis bit is used
      only when the AC'97 audio protocol is selected in the SAI_xCR1 register.\nReading
      this bit always returns the value 0."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: CAFSDET
    description: "Clear anticipated frame synchronization detection flag.\nThis bit
      is write only.\nProgramming this bit to 1 clears the AFSDET flag in the SAI_xSR
      register.\nIt is not used in AC'97 or SPDIF mode.\nReading this bit always returns
      the value 0."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: CLFSDET
    description: "Clear late frame synchronization detection flag.\nThis bit is write
      only.\nProgramming this bit to 1 clears the LFSDET flag in the SAI_xSR register.\n\
      This bit is not used in AC'97 or SPDIF mode\nReading this bit always returns
      the value 0."
    bitOffset: 6
    bitWidth: 1
    access: write-only
- name: SAI_ADR
  displayName: SAI_ADR
  description: SAI data register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DATA
    description: "Data\nA write to this register loads the FIFO provided the FIFO
      is not full.\nA read from this register empties the FIFO if the FIFO is not
      empty."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: SAI_BCR1
  displayName: SAI_BCR1
  description: SAI configuration register 1
  addressOffset: 36
  size: 32
  resetValue: 64
  resetMask: 4294967295
  fields:
  - name: MODE
    description: "SAIx audio block mode\nThese bits are set and cleared by software.
      They must be configured when SAIx audio block is disabled.\nNote: When the audio
      block is configured in SPDIF mode, the master transmitter mode is forced (MODE[1:0]
      = 00). In Master transmitter mode, the audio block starts generating the FS
      and the clocks immediately."
    bitOffset: 0
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Master transmitter
      value: 0
    - name: B_0x1
      description: Master receiver
      value: 1
    - name: B_0x2
      description: Slave transmitter
      value: 2
    - name: B_0x3
      description: Slave receiver
      value: 3
  - name: PRTCFG
    description: "Protocol configuration\nThese bits are set and cleared by software.
      These bits have to be configured when the audio block is disabled."
    bitOffset: 2
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Free protocol. Free protocol allows to use the powerful 
        config uration of the audio block to address a specific audio protocol 
        (such as I2S, LSB/MSB justified, TDM, PCM/DSP...) by setting most of the
        configuration register bits as well as frame configuration register.
      value: 0
    - name: B_0x1
      description: SPDIF protocol
      value: 1
    - name: B_0x2
      description: AC'97 protocol
      value: 2
  - name: DS
    description: "Data size\nThese bits are set and cleared by software. These bits
      are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because
      the frame and the data size are fixed in such case. When the companding mode
      is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size
      is fixed to 8 bits by the algorithm.\nThese bits must be configured when the
      audio block is disabled."
    bitOffset: 5
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x2
      description: 8 bits
      value: 2
    - name: B_0x3
      description: 10 bits
      value: 3
    - name: B_0x4
      description: 16 bits
      value: 4
    - name: B_0x5
      description: 20 bits
      value: 5
    - name: B_0x6
      description: 24 bits
      value: 6
    - name: B_0x7
      description: 32 bits
      value: 7
  - name: LSBFIRST
    description: "Least significant bit first\nThis bit is set and cleared by software.
      It must be configured when the audio block is disabled. This bit has no meaning
      in AC'97 audio protocol since AC'97 data are always transferred with the MSB
      first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are
      always transferred with LSB first."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Data are transferred with MSB first
      value: 0
    - name: B_0x1
      description: Data are transferred with LSB first
      value: 1
  - name: CKSTR
    description: "Clock strobing edge\nThis bit is set and cleared by software. It
      must be configured when the audio block is disabled. This bit has no meaning
      in SPDIF audio protocol."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Signals generated by the SAI change on SCK rising edge, while
        signals received by the SAI are sampled on the SCK falling edge.
      value: 0
    - name: B_0x1
      description: Signals generated by the SAI change on SCK falling edge, 
        while signals received by the SAI are sampled on the SCK rising edge.
      value: 1
  - name: SYNCEN
    description: "Synchronization enable\nThese bits are set and cleared by software.
      They must be configured when the audio subblock is disabled.\nNote: The audio
      subblock should be configured as asynchronous when SPDIF mode is enabled."
    bitOffset: 10
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: audio subblock in asynchronous mode.
      value: 0
    - name: B_0x1
      description: audio subblock is synchronous with the other internal audio 
        subblock. In this case, the audio subblock must be configured in slave 
        mode
      value: 1
    - name: B_0x2
      description: audio subblock is synchronous with an external SAI embedded 
        peripheral. In this case the audio subblock should be configured in 
        Slave mode.
      value: 2
  - name: MONO
    description: "Mono mode\nThis bit is set and cleared by software. It is meaningful
      only when the number of slots is equal to 2. When the mono mode is selected,
      slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter.
      In reception mode, the slot1 is discarded and only the data received from slot
      0 are stored. Refer to  for more details."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Stereo mode
      value: 0
    - name: B_0x1
      description: Mono mode.
      value: 1
  - name: OUTDRIV
    description: "Output drive\nThis bit is set and cleared by software.\nNote: This
      bit has to be set before enabling the audio block and after the audio block
      configuration."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Audio block output driven when SAIEN is set
      value: 0
    - name: B_0x1
      description: Audio block output driven immediately after the setting of 
        this bit.
      value: 1
  - name: SAIEN
    description: "Audio block enable\nThis bit is set by software.\nTo switch off
      the audio block, the application software must program this bit to 0 and poll
      the bit till it reads back 0, meaning that the block is completely disabled.
      Before setting this bit to 1, check that it is set to 0, otherwise the enable
      command is not taken into account.\nThis bit allows controlling the state of
      the SAI audio block. If it is disabled when an audio frame transfer is ongoing,
      the ongoing transfer completes and the cell is fully disabled at the end of
      this audio frame transfer.\nNote: When the SAI block (A or B) is configured
      in master mode, the clock must be present on the SAI block input before setting
      SAIEN bit."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI audio block disabled
      value: 0
    - name: B_0x1
      description: SAI audio block enabled.
      value: 1
  - name: DMAEN
    description: "DMA enable\nThis bit is set and cleared by software.\nNote: Since
      the audio block defaults to operate as a transmitter after reset, the MODE[1:0]
      bits must be configured before setting DMAEN to avoid a DMA request in receiver
      mode."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA disabled
      value: 0
    - name: B_0x1
      description: DMA enabled
      value: 1
  - name: NODIV
    description: "No divider\nThis bit is set and cleared by software."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: the ratio between the Master clock generator and frame 
        synchronization is fixed to 256 or 512
      value: 0
    - name: B_0x1
      description: the ratio between the Master clock generator and frame 
        synchronization depends on FRL[7:0]
      value: 1
  - name: MCKDIV
    description: "Master clock divider\nThese bits are set and cleared by software.\n\
      Otherwise, The master clock frequency is calculated according to the formula
      given in .\nThese bits have no meaning when the audio block is slave.\nThey
      have to be configured when the audio block is disabled."
    bitOffset: 20
    bitWidth: 6
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Divides by 1 the kernel clock input (sai_x_ker_ck).
      value: 0
  - name: OSR
    description: "Oversampling ratio for master clock\nThis bit is meaningful only
      when NODIV bit is set to 0."
    bitOffset: 26
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Master clock frequency = FFS x 256
      value: 0
    - name: B_0x1
      description: Master clock frequency = FFS x 512
      value: 1
  - name: MCKEN
    description: Master clock generation enable
    bitOffset: 27
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The master clock is not generated
      value: 0
    - name: B_0x1
      description: The master clock is generated independently of SAIEN bit
      value: 1
- name: SAI_BCR2
  displayName: SAI_BCR2
  description: SAI configuration register 2
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FTH
    description: "FIFO threshold.\nThis bit is set and cleared by software."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FIFO empty
      value: 0
    - name: B_0x1
      description: FIFO
      value: 1
    - name: B_0x2
      description: FIFO
      value: 2
    - name: B_0x3
      description: FIFO
      value: 3
    - name: B_0x4
      description: FIFO full
      value: 4
  - name: FFLUSH
    description: "FIFO flush.\nThis bit is set by software. It is always read as 0.
      This bit should be configured when the SAI is disabled."
    bitOffset: 3
    bitWidth: 1
    access: write-only
    enumeratedValues:
    - name: B_0x0
      description: No FIFO flush.
      value: 0
    - name: B_0x1
      description: FIFO flush. Programming this bit to 1 triggers the FIFO 
        Flush. All the internal FIFO pointers (read and write) are cleared. In 
        this case data still present in the FIFO are lost (no more transmission 
        or received data lost). Before flushing, SAI DMA stream/interrupt must 
        be disabled
      value: 1
  - name: TRIS
    description: "Tristate management on data line.\nThis bit is set and cleared by
      software. It is meaningful only if the audio block is configured as a transmitter.
      This bit is not used when the audio block is configured in SPDIF mode. It should
      be configured when SAI is disabled.\nRefer to  for more details."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SD output line is still driven by the SAI when a slot is 
        inactive.
      value: 0
    - name: B_0x1
      description: SD output line is released (HI-Z) at the end of the last data
        bit of the last active slot if the next one is inactive.
      value: 1
  - name: MUTE
    description: "Mute.\nThis bit is set and cleared by software. It is meaningful
      only when the audio block operates as a transmitter. The MUTE value is linked
      to value of MUTEVAL if the number of slots is lower or equal to 2, or equal
      to 0 if it is greater than 2.\nRefer to  for more details.\nNote: This bit is
      meaningless and should not be used for SPDIF audio blocks."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No mute mode.
      value: 0
    - name: B_0x1
      description: Mute mode enabled.
      value: 1
  - name: MUTEVAL
    description: "Mute value.\nThis bit is set and cleared by software.It must be
      written before enabling the audio block: SAIEN. This bit is meaningful only
      when the audio block operates as a transmitter, the number of slots is lower
      or equal to 2 and the MUTE bit is set.\nIf more slots are declared, the bit
      value sent during the transmission in mute mode is equal to 0, whatever the
      value of MUTEVAL.\nif the number of slot is lower or equal to 2 and MUTEVAL
      = 1, the MUTE value transmitted for each slot is the one sent during the previous
      frame.\nRefer to  for more details.\nNote: This bit is meaningless and should
      not be used for SPDIF audio blocks."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Bit value 0 is sent during the mute mode.
      value: 0
    - name: B_0x1
      description: Last values are sent during the mute mode.
      value: 1
  - name: MUTECNT
    description: "Mute counter.\nThese bits are set and cleared by software. They
      are used only in reception mode.\nThe value set in these bits is compared to
      the number of consecutive mute frames detected in reception. When the number
      of mute frames is equal to this value, the flag MUTEDET is set and an interrupt
      is generated if bit MUTEDETIE is set.\nRefer to  for more details."
    bitOffset: 7
    bitWidth: 6
    access: read-write
  - name: CPL
    description: "Complement bit.\nThis bit is set and cleared by software.\nIt defines
      the type of complement to be used for companding mode\nNote: This bit has effect
      only when the companding mode is -Law algorithm or A-Law algorithm."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1's complement representation.
      value: 0
    - name: B_0x1
      description: 2's complement representation.
      value: 1
  - name: COMP
    description: "Companding mode.\nThese bits are set and cleared by software. The
      -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type
      of complement that is used depends on CPL bit.\nThe data expansion or data compression
      are determined by the state of bit MODE[0].\nThe data compression is applied
      if the audio block is configured as a transmitter.\nThe data expansion is automatically
      applied when the audio block is configured as a receiver.\nRefer to  for more
      details.\nNote: Companding mode is applicable only when Free protocol mode is
      selected."
    bitOffset: 14
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No companding algorithm
      value: 0
    - name: B_0x2
      description: -Law algorithm
      value: 2
    - name: B_0x3
      description: A-Law algorithm
      value: 3
- name: SAI_BFRCR
  displayName: SAI_BFRCR
  description: SAI frame configuration register
  addressOffset: 44
  size: 32
  resetValue: 7
  resetMask: 4294967295
  fields:
  - name: FRL
    description: "Frame length.\nThese bits are set and cleared by software. They
      define the audio frame length expressed in number of SCK clock cycles: the number
      of bits in the frame is equal to FRL[7:0] + 1.\nThe minimum number of bits to
      transfer in an audio frame must be equal to 8, otherwise the audio block behaves
      in an unexpected way. This is the case when the data size is 8 bits and only
      one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000).\n\
      In master mode, if the master clock (available on MCLK_x pin) is used, the frame
      length should be aligned with a number equal to a power of 2, ranging from 8
      to 256. When the master clock is not used (NODIV = 1), it is recommended to
      program the frame length to an value ranging from 8 to 256.\nThese bits are
      meaningless and are not used in AC'97 or SPDIF audio block configuration."
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: FSALL
    description: "Frame synchronization active level length.\nThese bits are set and
      cleared by software. They specify the length in number of bit clock\n(SCK) +
      1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame\n\
      These bits are meaningless and are not used in AC'97 or SPDIF audio block configuration.\n\
      They must be configured when the audio block is disabled."
    bitOffset: 8
    bitWidth: 7
    access: read-write
  - name: FSDEF
    description: "Frame synchronization definition.\nThis bit is set and cleared by
      software.\nWhen the bit is set, the number of slots defined in the SAI_xSLOTR
      register has to be even. It means that half of this number of slots is dedicated
      to the left channel and the other slots for the right channel (e.g: this bit
      has to be set for I2S or MSB/LSB-justified protocols...).\nThis bit is meaningless
      and is not used in AC'97 or SPDIF audio block configuration. It must be configured
      when the audio block is disabled."
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: FS signal is a start frame signal
      value: 0
    - name: B_0x1
      description: FS signal is a start of frame signal + channel side 
        identification
      value: 1
  - name: FSPOL
    description: "Frame synchronization polarity.\nThis bit is set and cleared by
      software. It is used to configure the level of the start of frame on the FS
      signal. It is meaningless and is not used in AC'97 or SPDIF audio block configuration.\n\
      This bit must be configured when the audio block is disabled."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FS is active low (falling edge)
      value: 0
    - name: B_0x1
      description: FS is active high (rising edge)
      value: 1
  - name: FSOFF
    description: "Frame synchronization offset.\nThis bit is set and cleared by software.
      It is meaningless and is not used in AC'97 or SPDIF audio block configuration.
      This bit must be configured when the audio block is disabled."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FS is asserted on the first bit of the slot 0.
      value: 0
    - name: B_0x1
      description: FS is asserted one bit before the first bit of the slot 0.
      value: 1
- name: SAI_BSLOTR
  displayName: SAI_BSLOTR
  description: SAI slot register
  addressOffset: 48
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FBOFF
    description: "First bit offset\nThese bits are set and cleared by software.\n\
      The value set in this bitfield defines the position of the first data transfer
      bit in the slot. It represents an offset value. In transmission mode, the bits
      outside the data field are forced to 0. In reception mode, the extra received
      bits are discarded.\nThese bits must be set when the audio block is disabled.\n\
      They are ignored in AC'97 or SPDIF mode."
    bitOffset: 0
    bitWidth: 5
    access: read-write
  - name: SLOTSZ
    description: "Slot size\nThis bits is set and cleared by software.\nThe slot size
      must be higher or equal to the data size. If this condition is not respected,
      the behavior of the SAI is undetermined.\nRefer to  for information on how to
      drive SD line.\nThese bits must be set when the audio block is disabled.\nThey
      are ignored in AC'97 or SPDIF mode."
    bitOffset: 6
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: The slot size is equivalent to the data size (specified in 
        DS[3:0] in the SAI_xCR1 register).
      value: 0
    - name: B_0x1
      description: 16-bit
      value: 1
    - name: B_0x2
      description: 32-bit
      value: 2
  - name: NBSLOT
    description: "Number of slots in an audio frame.\nThese bits are set and cleared
      by software.\nThe value set in this bitfield represents the number of slots
      + 1 in the audio frame (including the number of inactive slots). The maximum
      number of slots is 16.\nThe number of slots should be even if FSDEF bit in the
      SAI_xFRCR register is set.\nThe number of slots must be configured when the
      audio block is disabled.\nThey are ignored in AC'97 or SPDIF mode."
    bitOffset: 8
    bitWidth: 4
    access: read-write
  - name: SLOTEN
    description: "Slot enable.\nThese bits are set and cleared by software.\nEach
      SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots).\n\
      The slot must be enabled when the audio block is disabled.\nThey are ignored
      in AC'97 or SPDIF mode."
    bitOffset: 16
    bitWidth: 16
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Inactive slot.
      value: 0
    - name: B_0x1
      description: Active slot.
      value: 1
- name: SAI_BIM
  displayName: SAI_BIM
  description: SAI interrupt mask register
  addressOffset: 52
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: OVRUDRIE
    description: "Overrun/underrun interrupt enable.\nThis bit is set and cleared
      by software.\nWhen this bit is set, an interrupt is generated if the OVRUDR
      bit in the SAI_xSR register is set."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: MUTEDETIE
    description: "Mute detection interrupt enable.\nThis bit is set and cleared by
      software.\nWhen this bit is set, an interrupt is generated if the MUTEDET bit
      in the SAI_xSR register is set.\nThis bit has a meaning only if the audio block
      is configured in receiver mode."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: WCKCFGIE
    description: "Wrong clock configuration interrupt enable.\nThis bit is set and
      cleared by software.\nThis bit is taken into account only if the audio block
      is configured as a master (MODE[1] = 0) and NODIV = 0.\nIt generates an interrupt
      if the WCKCFG flag in the SAI_xSR register is set.\nNote: This bit is used only
      in Free protocol mode and is meaningless in other modes."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: FREQIE
    description: "FIFO request interrupt enable.\nThis bit is set and cleared by software.\n\
      When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR
      register is set.\nSince the audio block defaults to operate as a transmitter
      after reset, the MODE bit must be configured before setting FREQIE to avoid
      a parasitic interrupt in receiver mode,"
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: CNRDYIE
    description: "Codec not ready interrupt enable (AC'97).\nThis bit is set and cleared
      by software.\nWhen the interrupt is enabled, the audio block detects in the
      slot 0 (tag0) of the AC'97 frame if the Codec connected to this line is ready
      or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and
      an interrupt is generated.\nThis bit has a meaning only if the AC'97 mode is
      selected through PRTCFG[1:0] bits and the audio block is operates as a receiver."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: AFSDETIE
    description: "Anticipated frame synchronization detection interrupt enable.\n\
      This bit is set and cleared by software.\nWhen this bit is set, an interrupt
      is generated if the AFSDET bit in the SAI_xSR register is set.\nThis bit is
      meaningless in AC'97, SPDIF mode or when the audio block operates as a master."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
  - name: LFSDETIE
    description: "Late frame synchronization detection interrupt enable.\nThis bit
      is set and cleared by software.\nWhen this bit is set, an interrupt is generated
      if the LFSDET bit is set in the SAI_xSR register.\nThis bit is meaningless in
      AC'97, SPDIF mode or when the audio block operates as a master."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is disabled
      value: 0
    - name: B_0x1
      description: Interrupt is enabled
      value: 1
- name: SAI_BSR
  displayName: SAI_BSR
  description: SAI status register
  addressOffset: 56
  size: 32
  resetValue: 8
  resetMask: 4294967295
  fields:
  - name: OVRUDR
    description: "Overrun / underrun.\nThis bit is read only.\nThe overrun and underrun
      conditions can occur only when the audio block is configured as a receiver and
      a transmitter, respectively.\nIt can generate an interrupt if OVRUDRIE bit is
      set in SAI_xIM register.\nThis flag is cleared when the software sets COVRUDR
      bit in SAI_xCLRFR register."
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No overrun/underrun error.
      value: 0
    - name: B_0x1
      description: Overrun/underrun error detection.
      value: 1
  - name: MUTEDET
    description: "Mute detection.\nThis bit is read only.\nThis flag is set if consecutive
      0 values are received in each slot of a given audio frame and for a consecutive
      number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register).\n\
      It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register.\n\
      This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register."
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No MUTE detection on the SD input line
      value: 0
    - name: B_0x1
      description: MUTE value detected on the SD input line (0 value) for a 
        specified number of consecutive audio frame
      value: 1
  - name: WCKCFG
    description: "Wrong clock configuration flag.\nThis bit is read only.\nThis bit
      is used only when the audio block operates in master mode (MODE[1] = 0) and
      NODIV = 0.\nIt can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register.\n\
      This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register."
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Clock configuration is correct
      value: 0
    - name: B_0x1
      description: Clock configuration does not respect the rule concerning the 
        frame length specification defined in  (configuration of FRL[7:0] bit in
        the SAI_xFRCR register)
      value: 1
  - name: FREQ
    description: "FIFO request.\nThis bit is read only.\nThe request depends on the
      audio block configuration:\nIf the block is configured in transmission mode,
      the FIFO request is related to a write request operation in the SAI_xDR.\nIf
      the block configured in reception, the FIFO request related to a read request
      operation from the SAI_xDR.\nThis flag can generate an interrupt if FREQIE bit
      is set in SAI_xIM register."
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No FIFO request.
      value: 0
    - name: B_0x1
      description: FIFO request to read or to write the SAI_xDR.
      value: 1
  - name: CNRDY
    description: "Codec not ready.\nThis bit is read only.\nThis bit is used only
      when the AC'97 audio protocol is selected in the SAI_xCR1 register and configured
      in receiver mode.\nIt can generate an interrupt if CNRDYIE bit is set in SAI_xIM
      register.\nThis flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR
      register."
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: External AC'97 Codec is ready
      value: 0
    - name: B_0x1
      description: External AC'97 Codec is not ready
      value: 1
  - name: AFSDET
    description: "Anticipated frame synchronization detection.\nThis bit is read only.\n\
      This flag can be set only if the audio block is configured in slave mode.\n\
      It is not used in AC'97or SPDIF mode.\nIt can generate an interrupt if AFSDETIE
      bit is set in SAI_xIM register.\nThis flag is cleared when the software sets
      CAFSDET bit in SAI_xCLRFR register."
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No error.
      value: 0
    - name: B_0x1
      description: Frame synchronization signal is detected earlier than 
        expected.
      value: 1
  - name: LFSDET
    description: "Late frame synchronization detection.\nThis bit is read only.\n\
      This flag can be set only if the audio block is configured in slave mode.\n\
      It is not used in AC'97 or SPDIF mode.\nIt can generate an interrupt if LFSDETIE
      bit is set in the SAI_xIM register.\nThis flag is cleared when the software
      sets bit CLFSDET in SAI_xCLRFR register"
    bitOffset: 6
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No error.
      value: 0
    - name: B_0x1
      description: Frame synchronization signal is not present at the right 
        time.
      value: 1
  - name: FLVL
    description: "FIFO level threshold.\nThis bit is read only. The FIFO level threshold
      flag is managed only by hardware and its setting depends on SAI block configuration
      (transmitter or receiver mode).\nOthers: Reserved"
    bitOffset: 16
    bitWidth: 3
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: FIFO empty (transmitter and receiver modes)
      value: 0
    - name: B_0x1
      description: FIFO less than or equalbut not empty (transmitter mode), FIFO
        but not empty (receiver mode)
      value: 1
    - name: B_0x2
      description: FIFO less than or equal one half (transmitter mode),less than
        or equal FIFO(receiver mode)
      value: 2
    - name: B_0x3
      description: one half  FIFO less than or equal 3/4(transmitter mode), one 
        half less than or equal FIFO  3/4(receiver mode)
      value: 3
    - name: B_0x4
      description: 3/4 FIFO but not full (transmitter mode), 3/4less than or 
        equal FIFO but not full (receiver mode)
      value: 4
    - name: B_0x5
      description: FIFO full (transmitter and receiver modes)
      value: 5
- name: SAI_BCLRFR
  displayName: SAI_BCLRFR
  description: SAI clear flag register
  addressOffset: 60
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: COVRUDR
    description: "Clear overrun / underrun.\nThis bit is write only.\nProgramming
      this bit to 1 clears the OVRUDR flag in the SAI_xSR register.\nReading this
      bit always returns the value 0."
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: CMUTEDET
    description: "Mute detection flag.\nThis bit is write only.\nProgramming this
      bit to 1 clears the MUTEDET flag in the SAI_xSR register.\nReading this bit
      always returns the value 0."
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: CWCKCFG
    description: "Clear wrong clock configuration flag.\nThis bit is write only.\n\
      Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register.\n\
      This bit is used only when the audio block is set as master (MODE[1] = 0) and
      NODIV = 0 in the SAI_xCR1 register.\nReading this bit always returns the value
      0."
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: CCNRDY
    description: "Clear Codec not ready flag.\nThis bit is write only.\nProgramming
      this bit to 1 clears the CNRDY flag in the SAI_xSR register.\nThis bit is used
      only when the AC'97 audio protocol is selected in the SAI_xCR1 register.\nReading
      this bit always returns the value 0."
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: CAFSDET
    description: "Clear anticipated frame synchronization detection flag.\nThis bit
      is write only.\nProgramming this bit to 1 clears the AFSDET flag in the SAI_xSR
      register.\nIt is not used in AC'97or SPDIF mode.\nReading this bit always returns
      the value 0."
    bitOffset: 5
    bitWidth: 1
    access: write-only
  - name: CLFSDET
    description: "Clear late frame synchronization detection flag.\nThis bit is write
      only.\nProgramming this bit to 1 clears the LFSDET flag in the SAI_xSR register.\n\
      This bit is not used in AC'97or SPDIF mode\nReading this bit always returns
      the value 0."
    bitOffset: 6
    bitWidth: 1
    access: write-only
- name: SAI_BDR
  displayName: SAI_BDR
  description: SAI data register
  addressOffset: 64
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DATA
    description: "Data\nA write to this register loads the FIFO provided the FIFO
      is not full.\nA read from this register empties the FIFO if the FIFO is not
      empty."
    bitOffset: 0
    bitWidth: 32
    access: read-write
- name: SAI_PDMCR
  displayName: SAI_PDMCR
  description: SAI PDM control register
  addressOffset: 68
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PDMEN
    description: "PDM enable\nThis bit is set and cleared by software. This bit allows
      to control the state of the PDM interface block.\nMake sure that the SAI in
      already operating in TDM master mode before enabling the PDM interface."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: PDM interface disabled
      value: 0
    - name: B_0x1
      description: PDM interface enabled
      value: 1
  - name: MICNBR
    description: "Number of microphones\nThis bit is set and cleared by software.\n\
      Note: It is not recommended to configure this field when PDMEN = 1.*\nThe complete
      set of data lines might not be available for all SAI instances. Refer to  for
      details."
    bitOffset: 4
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Configuration with 2 microphones
      value: 0
    - name: B_0x1
      description: Configuration with 4 microphones
      value: 1
    - name: B_0x2
      description: Configuration with 6 microphones
      value: 2
    - name: B_0x3
      description: Configuration with 8 microphones
      value: 3
  - name: CKEN1
    description: "Clock enable of bitstream clock number 1\nThis bit is set and cleared
      by software.\nNote: It is not recommended to configure this bit when PDMEN =
      1.\nSAI_CK1 might not be available for all SAI instances. Refer to implementation
      for details."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI_CK1 clock disabled
      value: 0
    - name: B_0x1
      description: SAI_CK1 clock enabled
      value: 1
  - name: CKEN2
    description: "Clock enable of bitstream clock number 2\nThis bit is set and cleared
      by software.\nNote: It is not recommended to configure this bit when PDMEN =
      1.\nSAI_CK2 might not be available for all SAI instances. Refer to implementation
      for details."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: SAI_CK2 clock disabled
      value: 0
    - name: B_0x1
      description: SAI_CK2 clock enabled
      value: 1
- name: SAI_PDMDLY
  displayName: SAI_PDMDLY
  description: SAI PDM delay register
  addressOffset: 72
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: DLYM1L
    description: "Delay line adjust for first microphone of pair 1\nThis bit is set
      and cleared by software.\n...\nThis field can be changed on-the-fly.\nNote:
      This field can be used only if D1 line is available.Refer to  to check if it
      is available."
    bitOffset: 0
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
  - name: DLYM1R
    description: "Delay line adjust for second microphone of pair 1\nThis bit is set
      and cleared by software.\n...\nThis field can be changed on-the-fly.\nNote:
      This field can be used only if D1 line is available.Refer to  to check if it
      is available."
    bitOffset: 4
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
  - name: DLYM2L
    description: "Delay line for first microphone of pair 2\nThis bit is set and cleared
      by software.\n...\nThis field can be changed on-the-fly.\nNote: This field can
      be used only if D2 line is available.Refer to  to check if it is available."
    bitOffset: 8
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
  - name: DLYM2R
    description: "Delay line for second microphone of pair 2\nThis bit is set and
      cleared by software.\n...\nThis field can be changed on-the-fly.\nNote: This
      field can be used only if D2 line is available.Refer to  to check if it is available."
    bitOffset: 12
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
  - name: DLYM3L
    description: "Delay line for first microphone of pair 3\nThis bit is set and cleared
      by software.\n...\nThis field can be changed on-the-fly.\nNote: This field can
      be used only if D3 line is available.Refer to  to check if it is available."
    bitOffset: 16
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
  - name: DLYM3R
    description: "Delay line for second microphone of pair 3\nThis bit is set and
      cleared by software.\n...\nThis field can be changed on-the-fly.\nNote: This
      field can be used only if D3 line is available.Refer to  to check if it is available."
    bitOffset: 20
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
  - name: DLYM4L
    description: "Delay line for first microphone of pair 4\nThis bit is set and cleared
      by software.\n...\nThis field can be changed on-the-fly.\nNote: This field can
      be used only if D4 line is available.Refer to  to check if it is available."
    bitOffset: 24
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 of TSAI_CK periods
      value: 7
  - name: DLYM4R
    description: "Delay line for second microphone of pair 4\nThis bit is set and
      cleared by software.\n...\nThis field can be changed on-the-fly.\nNote: This
      field can be used only if D4 line is available.Refer to  to check if it is available."
    bitOffset: 28
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No delay
      value: 0
    - name: B_0x1
      description: Delay of 1 TSAI_CK period
      value: 1
    - name: B_0x2
      description: Delay of 2 TSAI_CK periods
      value: 2
    - name: B_0x7
      description: Delay of 7 TSAI_CK periods
      value: 7
interrupts:
- name: SAI1
  description: SAI1 global interrupt
  value: 88
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
