// Seed: 1377581967
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wor id_2,
    input uwire id_3,
    input wire id_4,
    output uwire id_5,
    input tri0 id_6
);
  parameter id_8 = 1'b0;
  wire id_9;
  ;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd8,
    parameter id_2 = 32'd93
) (
    input supply0 _id_0,
    input tri id_1,
    input wire _id_2,
    output wand id_3,
    input wor id_4,
    output wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    output uwire id_8,
    input wand id_9,
    input supply0 id_10,
    output tri id_11
);
  logic [id_0 : id_2] id_13;
  ;
  parameter id_14 = 1;
  assign id_5 = id_14;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_9,
      id_10,
      id_6,
      id_5,
      id_4
  );
  logic [7:0] id_15;
  assign id_13 = id_2;
  assign id_15[1===1] = id_9;
  wire id_16;
  assign id_13 = -1'b0;
  wire id_17;
  parameter id_18 = -1;
  assign id_3 = 1;
endmodule
