irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Feb 15, 2023 at 13:51:24 IST
irun
	-access +rwc
	pipeline1_tb.v
Recompiling... reason: file './pipeline1_tb.v' is newer than expected.
	expected: Wed Feb 15 12:20:19 2023
	actual:   Wed Feb 15 12:21:03 2023
file: pipeline1_tb.v
	module worklib.pipeline1_tb:v
		errors: 0, warnings: 0
	module worklib.pipe1:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		pipeline1_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.pipe1:v <0x12345ed8>
			streams:  16, words:  9735
		worklib.pipeline1_tb:v <0x2d391677>
			streams:  12, words: 13703
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              2       2
		Registers:           20      20
		Scalar wires:         2       -
		Vectored wires:       6       -
		Always blocks:        4       4
		Initial blocks:       4       4
		Cont. assignments:    0       1
		Pseudo assignments:   7       7
	Writing initial simulation snapshot: worklib.pipeline1_tb:v
Loading snapshot worklib.pipeline1_tb:v .................... Done
ncsim> source /cad_area/install/INCISIVE152/tools/inca/files/ncsimrc
ncsim> run
regv[ 16]=  x
Time:   0, F=  x
Time:  27, F=  8
Time:  47, F= 24
Time:  67, F=  3
Time:  87, F= 14
Time: 107, F=  3
Time: 127, F= 38
Mem[125]=  8
Mem[126]= 24
Mem[127]= 14
Mem[128]=  3
Mem[129]=  3
Mem[130]= 38
Simulation complete via $finish(1) at time 300 NS + 0
./pipeline1_tb.v:39 #300 $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s051: Exiting on Feb 15, 2023 at 13:51:24 IST  (total: 00:00:00)
