
sources.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002844  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002950  08002950  00012950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002970  08002970  00020040  2**0
                  CONTENTS
  4 .ARM          00000000  08002970  08002970  00020040  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002970  08002970  00020040  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002970  08002970  00012970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002974  08002974  00012974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000040  20000000  08002978  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a0  20000040  080029b8  00020040  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000e0  080029b8  000200e0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 12 .debug_info   000088f4  00000000  00000000  00020069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016b1  00000000  00000000  0002895d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c8  00000000  00000000  0002a010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000900  00000000  00000000  0002a9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000164c2  00000000  00000000  0002b2d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009cf3  00000000  00000000  0004179a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000820f5  00000000  00000000  0004b48d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cd582  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027a0  00000000  00000000  000cd5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000040 	.word	0x20000040
 8000128:	00000000 	.word	0x00000000
 800012c:	08002938 	.word	0x08002938

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000044 	.word	0x20000044
 8000148:	08002938 	.word	0x08002938

0800014c <get_mode_input>:

int mode_reg_3 = NORMAL_STATE;

change_mode = 0;

void get_mode_input() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	mode_reg_0 = mode_reg_1;
 8000150:	4b17      	ldr	r3, [pc, #92]	; (80001b0 <get_mode_input+0x64>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a17      	ldr	r2, [pc, #92]	; (80001b4 <get_mode_input+0x68>)
 8000156:	6013      	str	r3, [r2, #0]
	mode_reg_1 = mode_reg_2;
 8000158:	4b17      	ldr	r3, [pc, #92]	; (80001b8 <get_mode_input+0x6c>)
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4a14      	ldr	r2, [pc, #80]	; (80001b0 <get_mode_input+0x64>)
 800015e:	6013      	str	r3, [r2, #0]
	mode_reg_2 = HAL_GPIO_ReadPin(GPIOA, MODE_Pin);
 8000160:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000164:	4815      	ldr	r0, [pc, #84]	; (80001bc <get_mode_input+0x70>)
 8000166:	f001 fba7 	bl	80018b8 <HAL_GPIO_ReadPin>
 800016a:	4603      	mov	r3, r0
 800016c:	461a      	mov	r2, r3
 800016e:	4b12      	ldr	r3, [pc, #72]	; (80001b8 <get_mode_input+0x6c>)
 8000170:	601a      	str	r2, [r3, #0]
	if ((mode_reg_0 == mode_reg_1) && (mode_reg_1 == mode_reg_2)) {
 8000172:	4b10      	ldr	r3, [pc, #64]	; (80001b4 <get_mode_input+0x68>)
 8000174:	681a      	ldr	r2, [r3, #0]
 8000176:	4b0e      	ldr	r3, [pc, #56]	; (80001b0 <get_mode_input+0x64>)
 8000178:	681b      	ldr	r3, [r3, #0]
 800017a:	429a      	cmp	r2, r3
 800017c:	d116      	bne.n	80001ac <get_mode_input+0x60>
 800017e:	4b0c      	ldr	r3, [pc, #48]	; (80001b0 <get_mode_input+0x64>)
 8000180:	681a      	ldr	r2, [r3, #0]
 8000182:	4b0d      	ldr	r3, [pc, #52]	; (80001b8 <get_mode_input+0x6c>)
 8000184:	681b      	ldr	r3, [r3, #0]
 8000186:	429a      	cmp	r2, r3
 8000188:	d110      	bne.n	80001ac <get_mode_input+0x60>
		if (mode_reg_3 != mode_reg_2) {
 800018a:	4b0d      	ldr	r3, [pc, #52]	; (80001c0 <get_mode_input+0x74>)
 800018c:	681a      	ldr	r2, [r3, #0]
 800018e:	4b0a      	ldr	r3, [pc, #40]	; (80001b8 <get_mode_input+0x6c>)
 8000190:	681b      	ldr	r3, [r3, #0]
 8000192:	429a      	cmp	r2, r3
 8000194:	d00a      	beq.n	80001ac <get_mode_input+0x60>
			mode_reg_3 = mode_reg_2;
 8000196:	4b08      	ldr	r3, [pc, #32]	; (80001b8 <get_mode_input+0x6c>)
 8000198:	681b      	ldr	r3, [r3, #0]
 800019a:	4a09      	ldr	r2, [pc, #36]	; (80001c0 <get_mode_input+0x74>)
 800019c:	6013      	str	r3, [r2, #0]
			if (mode_reg_2 == PRESSED_STATE) {
 800019e:	4b06      	ldr	r3, [pc, #24]	; (80001b8 <get_mode_input+0x6c>)
 80001a0:	681b      	ldr	r3, [r3, #0]
 80001a2:	2b00      	cmp	r3, #0
 80001a4:	d102      	bne.n	80001ac <get_mode_input+0x60>
				// TODO change mode
				change_mode = 1;
 80001a6:	4b07      	ldr	r3, [pc, #28]	; (80001c4 <get_mode_input+0x78>)
 80001a8:	2201      	movs	r2, #1
 80001aa:	601a      	str	r2, [r3, #0]
			}
		}
	}
}
 80001ac:	bf00      	nop
 80001ae:	bd80      	pop	{r7, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	20000000 	.word	0x20000000
 80001b8:	20000008 	.word	0x20000008
 80001bc:	40010800 	.word	0x40010800
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	2000005c 	.word	0x2000005c

080001c8 <get_inc_input>:

int inc_reg_3 = NORMAL_STATE;

inc_detect = 0;

void get_inc_input() {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
	inc_reg_0 = inc_reg_1;
 80001cc:	4b17      	ldr	r3, [pc, #92]	; (800022c <get_inc_input+0x64>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a17      	ldr	r2, [pc, #92]	; (8000230 <get_inc_input+0x68>)
 80001d2:	6013      	str	r3, [r2, #0]
	inc_reg_1 = inc_reg_2;
 80001d4:	4b17      	ldr	r3, [pc, #92]	; (8000234 <get_inc_input+0x6c>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	4a14      	ldr	r2, [pc, #80]	; (800022c <get_inc_input+0x64>)
 80001da:	6013      	str	r3, [r2, #0]
	inc_reg_2 = HAL_GPIO_ReadPin(GPIOA, INC_Pin);
 80001dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80001e0:	4815      	ldr	r0, [pc, #84]	; (8000238 <get_inc_input+0x70>)
 80001e2:	f001 fb69 	bl	80018b8 <HAL_GPIO_ReadPin>
 80001e6:	4603      	mov	r3, r0
 80001e8:	461a      	mov	r2, r3
 80001ea:	4b12      	ldr	r3, [pc, #72]	; (8000234 <get_inc_input+0x6c>)
 80001ec:	601a      	str	r2, [r3, #0]
	if ((inc_reg_0 == inc_reg_1) && (inc_reg_1 == inc_reg_2)) {
 80001ee:	4b10      	ldr	r3, [pc, #64]	; (8000230 <get_inc_input+0x68>)
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	4b0e      	ldr	r3, [pc, #56]	; (800022c <get_inc_input+0x64>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	429a      	cmp	r2, r3
 80001f8:	d116      	bne.n	8000228 <get_inc_input+0x60>
 80001fa:	4b0c      	ldr	r3, [pc, #48]	; (800022c <get_inc_input+0x64>)
 80001fc:	681a      	ldr	r2, [r3, #0]
 80001fe:	4b0d      	ldr	r3, [pc, #52]	; (8000234 <get_inc_input+0x6c>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	429a      	cmp	r2, r3
 8000204:	d110      	bne.n	8000228 <get_inc_input+0x60>
		if (inc_reg_3 != inc_reg_2) {
 8000206:	4b0d      	ldr	r3, [pc, #52]	; (800023c <get_inc_input+0x74>)
 8000208:	681a      	ldr	r2, [r3, #0]
 800020a:	4b0a      	ldr	r3, [pc, #40]	; (8000234 <get_inc_input+0x6c>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	429a      	cmp	r2, r3
 8000210:	d00a      	beq.n	8000228 <get_inc_input+0x60>
			inc_reg_3 = inc_reg_2;
 8000212:	4b08      	ldr	r3, [pc, #32]	; (8000234 <get_inc_input+0x6c>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	4a09      	ldr	r2, [pc, #36]	; (800023c <get_inc_input+0x74>)
 8000218:	6013      	str	r3, [r2, #0]
			if (inc_reg_2 == PRESSED_STATE) {
 800021a:	4b06      	ldr	r3, [pc, #24]	; (8000234 <get_inc_input+0x6c>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	2b00      	cmp	r3, #0
 8000220:	d102      	bne.n	8000228 <get_inc_input+0x60>
				// TODO
				inc_detect = 1;
 8000222:	4b07      	ldr	r3, [pc, #28]	; (8000240 <get_inc_input+0x78>)
 8000224:	2201      	movs	r2, #1
 8000226:	601a      	str	r2, [r3, #0]
			}
		}
	}
}
 8000228:	bf00      	nop
 800022a:	bd80      	pop	{r7, pc}
 800022c:	20000014 	.word	0x20000014
 8000230:	20000010 	.word	0x20000010
 8000234:	20000018 	.word	0x20000018
 8000238:	40010800 	.word	0x40010800
 800023c:	2000001c 	.word	0x2000001c
 8000240:	20000060 	.word	0x20000060

08000244 <get_set_input>:

int set_reg_3 = NORMAL_STATE;

save_all_change = 0;

void get_set_input() {
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
	set_reg_0 = set_reg_1;
 8000248:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <get_set_input+0x64>)
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	4a17      	ldr	r2, [pc, #92]	; (80002ac <get_set_input+0x68>)
 800024e:	6013      	str	r3, [r2, #0]
	set_reg_1 = set_reg_2;
 8000250:	4b17      	ldr	r3, [pc, #92]	; (80002b0 <get_set_input+0x6c>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4a14      	ldr	r2, [pc, #80]	; (80002a8 <get_set_input+0x64>)
 8000256:	6013      	str	r3, [r2, #0]
	set_reg_2 = HAL_GPIO_ReadPin(GPIOA, SET_Pin);
 8000258:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800025c:	4815      	ldr	r0, [pc, #84]	; (80002b4 <get_set_input+0x70>)
 800025e:	f001 fb2b 	bl	80018b8 <HAL_GPIO_ReadPin>
 8000262:	4603      	mov	r3, r0
 8000264:	461a      	mov	r2, r3
 8000266:	4b12      	ldr	r3, [pc, #72]	; (80002b0 <get_set_input+0x6c>)
 8000268:	601a      	str	r2, [r3, #0]
	if ((set_reg_0 == set_reg_1) && (set_reg_1 == set_reg_2)) {
 800026a:	4b10      	ldr	r3, [pc, #64]	; (80002ac <get_set_input+0x68>)
 800026c:	681a      	ldr	r2, [r3, #0]
 800026e:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <get_set_input+0x64>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	429a      	cmp	r2, r3
 8000274:	d116      	bne.n	80002a4 <get_set_input+0x60>
 8000276:	4b0c      	ldr	r3, [pc, #48]	; (80002a8 <get_set_input+0x64>)
 8000278:	681a      	ldr	r2, [r3, #0]
 800027a:	4b0d      	ldr	r3, [pc, #52]	; (80002b0 <get_set_input+0x6c>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	429a      	cmp	r2, r3
 8000280:	d110      	bne.n	80002a4 <get_set_input+0x60>
		if (set_reg_3 != set_reg_2) {
 8000282:	4b0d      	ldr	r3, [pc, #52]	; (80002b8 <get_set_input+0x74>)
 8000284:	681a      	ldr	r2, [r3, #0]
 8000286:	4b0a      	ldr	r3, [pc, #40]	; (80002b0 <get_set_input+0x6c>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	429a      	cmp	r2, r3
 800028c:	d00a      	beq.n	80002a4 <get_set_input+0x60>
			set_reg_3 = set_reg_2;
 800028e:	4b08      	ldr	r3, [pc, #32]	; (80002b0 <get_set_input+0x6c>)
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	4a09      	ldr	r2, [pc, #36]	; (80002b8 <get_set_input+0x74>)
 8000294:	6013      	str	r3, [r2, #0]
			if (set_reg_2 == PRESSED_STATE) {
 8000296:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <get_set_input+0x6c>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	2b00      	cmp	r3, #0
 800029c:	d102      	bne.n	80002a4 <get_set_input+0x60>
				// TODO
				save_all_change = 1;
 800029e:	4b07      	ldr	r3, [pc, #28]	; (80002bc <get_set_input+0x78>)
 80002a0:	2201      	movs	r2, #1
 80002a2:	601a      	str	r2, [r3, #0]
			}
		}
	}
}
 80002a4:	bf00      	nop
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	20000024 	.word	0x20000024
 80002ac:	20000020 	.word	0x20000020
 80002b0:	20000028 	.word	0x20000028
 80002b4:	40010800 	.word	0x40010800
 80002b8:	2000002c 	.word	0x2000002c
 80002bc:	20000064 	.word	0x20000064

080002c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b08a      	sub	sp, #40	; 0x28
 80002c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002c6:	f001 f80d 	bl	80012e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002ca:	f000 fab3 	bl	8000834 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002ce:	f000 fb39 	bl	8000944 <MX_GPIO_Init>
  MX_TIM2_Init();
 80002d2:	f000 faeb 	bl	80008ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(& htim2);
 80002d6:	484c      	ldr	r0, [pc, #304]	; (8000408 <main+0x148>)
 80002d8:	f001 ff6e 	bl	80021b8 <HAL_TIM_Base_Start_IT>

  int duration = 500;
 80002dc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80002e0:	607b      	str	r3, [r7, #4]
  int frequent = 1000 / duration;
 80002e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	fb92 f3f3 	sdiv	r3, r2, r3
 80002ec:	627b      	str	r3, [r7, #36]	; 0x24

  int red_count_down = DEFAULT_RED_COUNT_DOWN;
 80002ee:	2305      	movs	r3, #5
 80002f0:	623b      	str	r3, [r7, #32]
  int green_count_down = DEFAULT_GREEN_COUNT_DOWN;
 80002f2:	2303      	movs	r3, #3
 80002f4:	61fb      	str	r3, [r7, #28]
  int yellow_count_down = DEFAULT_YELLOW_COUNT_DOWN;
 80002f6:	2302      	movs	r3, #2
 80002f8:	61bb      	str	r3, [r7, #24]

  int current_state_trafic1 = 1; // 1: red, 2: green, 3: yellow
 80002fa:	2301      	movs	r3, #1
 80002fc:	617b      	str	r3, [r7, #20]
  int current_state_trafic2 = 2;
 80002fe:	2302      	movs	r3, #2
 8000300:	613b      	str	r3, [r7, #16]
  int trafic1_count_down = red_count_down;
 8000302:	6a3b      	ldr	r3, [r7, #32]
 8000304:	60fb      	str	r3, [r7, #12]
  int trafic2_count_down = green_count_down;
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	60bb      	str	r3, [r7, #8]

  seg7_led_buffer[0] = trafic1_count_down / 10;
 800030a:	68fb      	ldr	r3, [r7, #12]
 800030c:	4a3f      	ldr	r2, [pc, #252]	; (800040c <main+0x14c>)
 800030e:	fb82 1203 	smull	r1, r2, r2, r3
 8000312:	1092      	asrs	r2, r2, #2
 8000314:	17db      	asrs	r3, r3, #31
 8000316:	1ad3      	subs	r3, r2, r3
 8000318:	4a3d      	ldr	r2, [pc, #244]	; (8000410 <main+0x150>)
 800031a:	6013      	str	r3, [r2, #0]
  seg7_led_buffer[1] = trafic1_count_down % 10;
 800031c:	68f9      	ldr	r1, [r7, #12]
 800031e:	4b3b      	ldr	r3, [pc, #236]	; (800040c <main+0x14c>)
 8000320:	fb83 2301 	smull	r2, r3, r3, r1
 8000324:	109a      	asrs	r2, r3, #2
 8000326:	17cb      	asrs	r3, r1, #31
 8000328:	1ad2      	subs	r2, r2, r3
 800032a:	4613      	mov	r3, r2
 800032c:	009b      	lsls	r3, r3, #2
 800032e:	4413      	add	r3, r2
 8000330:	005b      	lsls	r3, r3, #1
 8000332:	1aca      	subs	r2, r1, r3
 8000334:	4b36      	ldr	r3, [pc, #216]	; (8000410 <main+0x150>)
 8000336:	605a      	str	r2, [r3, #4]
  seg7_led_buffer[2] = trafic2_count_down / 10;
 8000338:	68bb      	ldr	r3, [r7, #8]
 800033a:	4a34      	ldr	r2, [pc, #208]	; (800040c <main+0x14c>)
 800033c:	fb82 1203 	smull	r1, r2, r2, r3
 8000340:	1092      	asrs	r2, r2, #2
 8000342:	17db      	asrs	r3, r3, #31
 8000344:	1ad3      	subs	r3, r2, r3
 8000346:	4a32      	ldr	r2, [pc, #200]	; (8000410 <main+0x150>)
 8000348:	6093      	str	r3, [r2, #8]
  seg7_led_buffer[3] = trafic2_count_down % 10;
 800034a:	68b9      	ldr	r1, [r7, #8]
 800034c:	4b2f      	ldr	r3, [pc, #188]	; (800040c <main+0x14c>)
 800034e:	fb83 2301 	smull	r2, r3, r3, r1
 8000352:	109a      	asrs	r2, r3, #2
 8000354:	17cb      	asrs	r3, r1, #31
 8000356:	1ad2      	subs	r2, r2, r3
 8000358:	4613      	mov	r3, r2
 800035a:	009b      	lsls	r3, r3, #2
 800035c:	4413      	add	r3, r2
 800035e:	005b      	lsls	r3, r3, #1
 8000360:	1aca      	subs	r2, r1, r3
 8000362:	4b2b      	ldr	r3, [pc, #172]	; (8000410 <main+0x150>)
 8000364:	60da      	str	r2, [r3, #12]
  HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_RESET);
 8000366:	2200      	movs	r2, #0
 8000368:	2120      	movs	r1, #32
 800036a:	482a      	ldr	r0, [pc, #168]	; (8000414 <main+0x154>)
 800036c:	f001 fabb 	bl	80018e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_SET);
 8000370:	2201      	movs	r2, #1
 8000372:	2140      	movs	r1, #64	; 0x40
 8000374:	4827      	ldr	r0, [pc, #156]	; (8000414 <main+0x154>)
 8000376:	f001 fab6 	bl	80018e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_SET);
 800037a:	2201      	movs	r2, #1
 800037c:	2180      	movs	r1, #128	; 0x80
 800037e:	4825      	ldr	r0, [pc, #148]	; (8000414 <main+0x154>)
 8000380:	f001 fab1 	bl	80018e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_SET);
 8000384:	2201      	movs	r2, #1
 8000386:	f44f 7180 	mov.w	r1, #256	; 0x100
 800038a:	4822      	ldr	r0, [pc, #136]	; (8000414 <main+0x154>)
 800038c:	f001 faab 	bl	80018e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_SET);
 8000390:	2201      	movs	r2, #1
 8000392:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000396:	481f      	ldr	r0, [pc, #124]	; (8000414 <main+0x154>)
 8000398:	f001 faa5 	bl	80018e6 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003a2:	481c      	ldr	r0, [pc, #112]	; (8000414 <main+0x154>)
 80003a4:	f001 fa9f 	bl	80018e6 <HAL_GPIO_WritePin>
  set_seg7_led_timer(100);
 80003a8:	2064      	movs	r0, #100	; 0x64
 80003aa:	f000 ff09 	bl	80011c0 <set_seg7_led_timer>
  set_Trafic_Timer(duration);
 80003ae:	6878      	ldr	r0, [r7, #4]
 80003b0:	f000 fed0 	bl	8001154 <set_Trafic_Timer>
  set_blink_timer(500);
 80003b4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80003b8:	f000 ff38 	bl	800122c <set_blink_timer>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (change_mode == 1) {
 80003bc:	4b16      	ldr	r3, [pc, #88]	; (8000418 <main+0x158>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	2b01      	cmp	r3, #1
 80003c2:	d131      	bne.n	8000428 <main+0x168>
		  turn_off_all_led();
 80003c4:	f000 fde8 	bl	8000f98 <turn_off_all_led>
		  switch (mode) {
 80003c8:	4b14      	ldr	r3, [pc, #80]	; (800041c <main+0x15c>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	3b01      	subs	r3, #1
 80003ce:	2b03      	cmp	r3, #3
 80003d0:	d826      	bhi.n	8000420 <main+0x160>
 80003d2:	a201      	add	r2, pc, #4	; (adr r2, 80003d8 <main+0x118>)
 80003d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003d8:	080003e9 	.word	0x080003e9
 80003dc:	080003f1 	.word	0x080003f1
 80003e0:	080003f9 	.word	0x080003f9
 80003e4:	08000401 	.word	0x08000401
		  case 1:
			  mode = 2;
 80003e8:	4b0c      	ldr	r3, [pc, #48]	; (800041c <main+0x15c>)
 80003ea:	2202      	movs	r2, #2
 80003ec:	601a      	str	r2, [r3, #0]
			  break;
 80003ee:	e018      	b.n	8000422 <main+0x162>
		  case 2:
		  	  mode = 3;
 80003f0:	4b0a      	ldr	r3, [pc, #40]	; (800041c <main+0x15c>)
 80003f2:	2203      	movs	r2, #3
 80003f4:	601a      	str	r2, [r3, #0]
		  	  break;
 80003f6:	e014      	b.n	8000422 <main+0x162>
		  case 3:
			  mode = 4;
 80003f8:	4b08      	ldr	r3, [pc, #32]	; (800041c <main+0x15c>)
 80003fa:	2204      	movs	r2, #4
 80003fc:	601a      	str	r2, [r3, #0]
			  break;
 80003fe:	e010      	b.n	8000422 <main+0x162>
		  case 4:
			  mode = 2;
 8000400:	4b06      	ldr	r3, [pc, #24]	; (800041c <main+0x15c>)
 8000402:	2202      	movs	r2, #2
 8000404:	601a      	str	r2, [r3, #0]
			  break;
 8000406:	e00c      	b.n	8000422 <main+0x162>
 8000408:	20000090 	.word	0x20000090
 800040c:	66666667 	.word	0x66666667
 8000410:	20000068 	.word	0x20000068
 8000414:	40010800 	.word	0x40010800
 8000418:	2000005c 	.word	0x2000005c
 800041c:	20000030 	.word	0x20000030
		  default:
			  break;
 8000420:	bf00      	nop
		  }
		  change_mode = 0;
 8000422:	4b99      	ldr	r3, [pc, #612]	; (8000688 <main+0x3c8>)
 8000424:	2200      	movs	r2, #0
 8000426:	601a      	str	r2, [r3, #0]
	  }
	  if (save_all_change == 1) {
 8000428:	4b98      	ldr	r3, [pc, #608]	; (800068c <main+0x3cc>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	2b01      	cmp	r3, #1
 800042e:	d138      	bne.n	80004a2 <main+0x1e2>
		  mode = 1;
 8000430:	4b97      	ldr	r3, [pc, #604]	; (8000690 <main+0x3d0>)
 8000432:	2201      	movs	r2, #1
 8000434:	601a      	str	r2, [r3, #0]
		  current_state_trafic1 = 1; // 1: red, 2: green, 3: yellow
 8000436:	2301      	movs	r3, #1
 8000438:	617b      	str	r3, [r7, #20]
		  current_state_trafic2 = 2;
 800043a:	2302      	movs	r3, #2
 800043c:	613b      	str	r3, [r7, #16]
		  trafic1_count_down = red_count_down;
 800043e:	6a3b      	ldr	r3, [r7, #32]
 8000440:	60fb      	str	r3, [r7, #12]
		  trafic2_count_down = green_count_down;
 8000442:	69fb      	ldr	r3, [r7, #28]
 8000444:	60bb      	str	r3, [r7, #8]
		  HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	2120      	movs	r1, #32
 800044a:	4892      	ldr	r0, [pc, #584]	; (8000694 <main+0x3d4>)
 800044c:	f001 fa4b 	bl	80018e6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_SET);
 8000450:	2201      	movs	r2, #1
 8000452:	2140      	movs	r1, #64	; 0x40
 8000454:	488f      	ldr	r0, [pc, #572]	; (8000694 <main+0x3d4>)
 8000456:	f001 fa46 	bl	80018e6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_SET);
 800045a:	2201      	movs	r2, #1
 800045c:	2180      	movs	r1, #128	; 0x80
 800045e:	488d      	ldr	r0, [pc, #564]	; (8000694 <main+0x3d4>)
 8000460:	f001 fa41 	bl	80018e6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_SET);
 8000464:	2201      	movs	r2, #1
 8000466:	f44f 7180 	mov.w	r1, #256	; 0x100
 800046a:	488a      	ldr	r0, [pc, #552]	; (8000694 <main+0x3d4>)
 800046c:	f001 fa3b 	bl	80018e6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_SET);
 8000470:	2201      	movs	r2, #1
 8000472:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000476:	4887      	ldr	r0, [pc, #540]	; (8000694 <main+0x3d4>)
 8000478:	f001 fa35 	bl	80018e6 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_RESET);
 800047c:	2200      	movs	r2, #0
 800047e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000482:	4884      	ldr	r0, [pc, #528]	; (8000694 <main+0x3d4>)
 8000484:	f001 fa2f 	bl	80018e6 <HAL_GPIO_WritePin>
		  set_seg7_led_timer(100);
 8000488:	2064      	movs	r0, #100	; 0x64
 800048a:	f000 fe99 	bl	80011c0 <set_seg7_led_timer>
		  set_Trafic_Timer(duration);
 800048e:	6878      	ldr	r0, [r7, #4]
 8000490:	f000 fe60 	bl	8001154 <set_Trafic_Timer>
		  set_blink_timer(500);
 8000494:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000498:	f000 fec8 	bl	800122c <set_blink_timer>
		  save_all_change = 0;
 800049c:	4b7b      	ldr	r3, [pc, #492]	; (800068c <main+0x3cc>)
 800049e:	2200      	movs	r2, #0
 80004a0:	601a      	str	r2, [r3, #0]
	  }
	  if (mode == 1) {
 80004a2:	4b7b      	ldr	r3, [pc, #492]	; (8000690 <main+0x3d0>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b01      	cmp	r3, #1
 80004a8:	f040 80fc 	bne.w	80006a4 <main+0x3e4>
		  // TODO run system
		  seg7_led_buffer[0] = trafic1_count_down / 10;
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	4a7a      	ldr	r2, [pc, #488]	; (8000698 <main+0x3d8>)
 80004b0:	fb82 1203 	smull	r1, r2, r2, r3
 80004b4:	1092      	asrs	r2, r2, #2
 80004b6:	17db      	asrs	r3, r3, #31
 80004b8:	1ad3      	subs	r3, r2, r3
 80004ba:	4a78      	ldr	r2, [pc, #480]	; (800069c <main+0x3dc>)
 80004bc:	6013      	str	r3, [r2, #0]
		  seg7_led_buffer[1] = trafic1_count_down % 10;
 80004be:	68f9      	ldr	r1, [r7, #12]
 80004c0:	4b75      	ldr	r3, [pc, #468]	; (8000698 <main+0x3d8>)
 80004c2:	fb83 2301 	smull	r2, r3, r3, r1
 80004c6:	109a      	asrs	r2, r3, #2
 80004c8:	17cb      	asrs	r3, r1, #31
 80004ca:	1ad2      	subs	r2, r2, r3
 80004cc:	4613      	mov	r3, r2
 80004ce:	009b      	lsls	r3, r3, #2
 80004d0:	4413      	add	r3, r2
 80004d2:	005b      	lsls	r3, r3, #1
 80004d4:	1aca      	subs	r2, r1, r3
 80004d6:	4b71      	ldr	r3, [pc, #452]	; (800069c <main+0x3dc>)
 80004d8:	605a      	str	r2, [r3, #4]
		  seg7_led_buffer[2] = trafic2_count_down / 10;
 80004da:	68bb      	ldr	r3, [r7, #8]
 80004dc:	4a6e      	ldr	r2, [pc, #440]	; (8000698 <main+0x3d8>)
 80004de:	fb82 1203 	smull	r1, r2, r2, r3
 80004e2:	1092      	asrs	r2, r2, #2
 80004e4:	17db      	asrs	r3, r3, #31
 80004e6:	1ad3      	subs	r3, r2, r3
 80004e8:	4a6c      	ldr	r2, [pc, #432]	; (800069c <main+0x3dc>)
 80004ea:	6093      	str	r3, [r2, #8]
		  seg7_led_buffer[3] = trafic2_count_down % 10;
 80004ec:	68b9      	ldr	r1, [r7, #8]
 80004ee:	4b6a      	ldr	r3, [pc, #424]	; (8000698 <main+0x3d8>)
 80004f0:	fb83 2301 	smull	r2, r3, r3, r1
 80004f4:	109a      	asrs	r2, r3, #2
 80004f6:	17cb      	asrs	r3, r1, #31
 80004f8:	1ad2      	subs	r2, r2, r3
 80004fa:	4613      	mov	r3, r2
 80004fc:	009b      	lsls	r3, r3, #2
 80004fe:	4413      	add	r3, r2
 8000500:	005b      	lsls	r3, r3, #1
 8000502:	1aca      	subs	r2, r1, r3
 8000504:	4b65      	ldr	r3, [pc, #404]	; (800069c <main+0x3dc>)
 8000506:	60da      	str	r2, [r3, #12]
		  scan_seg7_led();
 8000508:	f000 fc6c 	bl	8000de4 <scan_seg7_led>
		  if (trafic_flag == 1) {
 800050c:	4b64      	ldr	r3, [pc, #400]	; (80006a0 <main+0x3e0>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d117      	bne.n	8000544 <main+0x284>
			  if (frequent > 0) {
 8000514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000516:	2b00      	cmp	r3, #0
 8000518:	dd11      	ble.n	800053e <main+0x27e>
				  frequent--;
 800051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051c:	3b01      	subs	r3, #1
 800051e:	627b      	str	r3, [r7, #36]	; 0x24
				  if (frequent == 0) {
 8000520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000522:	2b00      	cmp	r3, #0
 8000524:	d10b      	bne.n	800053e <main+0x27e>
					  trafic1_count_down--;
 8000526:	68fb      	ldr	r3, [r7, #12]
 8000528:	3b01      	subs	r3, #1
 800052a:	60fb      	str	r3, [r7, #12]
					  trafic2_count_down--;
 800052c:	68bb      	ldr	r3, [r7, #8]
 800052e:	3b01      	subs	r3, #1
 8000530:	60bb      	str	r3, [r7, #8]
					  frequent = 1000 / duration;
 8000532:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	fb92 f3f3 	sdiv	r3, r2, r3
 800053c:	627b      	str	r3, [r7, #36]	; 0x24
				  }
			  }
			  set_Trafic_Timer(duration);
 800053e:	6878      	ldr	r0, [r7, #4]
 8000540:	f000 fe08 	bl	8001154 <set_Trafic_Timer>
		  }
		  if (trafic1_count_down == 0 && current_state_trafic1 == 1) {
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	2b00      	cmp	r3, #0
 8000548:	d115      	bne.n	8000576 <main+0x2b6>
 800054a:	697b      	ldr	r3, [r7, #20]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d112      	bne.n	8000576 <main+0x2b6>
			  HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_SET);
 8000550:	2201      	movs	r2, #1
 8000552:	2120      	movs	r1, #32
 8000554:	484f      	ldr	r0, [pc, #316]	; (8000694 <main+0x3d4>)
 8000556:	f001 f9c6 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_SET);
 800055a:	2201      	movs	r2, #1
 800055c:	2140      	movs	r1, #64	; 0x40
 800055e:	484d      	ldr	r0, [pc, #308]	; (8000694 <main+0x3d4>)
 8000560:	f001 f9c1 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_RESET);
 8000564:	2200      	movs	r2, #0
 8000566:	2180      	movs	r1, #128	; 0x80
 8000568:	484a      	ldr	r0, [pc, #296]	; (8000694 <main+0x3d4>)
 800056a:	f001 f9bc 	bl	80018e6 <HAL_GPIO_WritePin>
			  trafic1_count_down = green_count_down;
 800056e:	69fb      	ldr	r3, [r7, #28]
 8000570:	60fb      	str	r3, [r7, #12]
			  current_state_trafic1 = 2;
 8000572:	2302      	movs	r3, #2
 8000574:	617b      	str	r3, [r7, #20]
		  }
		  if (trafic1_count_down == 0 && current_state_trafic1 == 2) {
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	2b00      	cmp	r3, #0
 800057a:	d115      	bne.n	80005a8 <main+0x2e8>
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	2b02      	cmp	r3, #2
 8000580:	d112      	bne.n	80005a8 <main+0x2e8>
			  HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_SET);
 8000582:	2201      	movs	r2, #1
 8000584:	2120      	movs	r1, #32
 8000586:	4843      	ldr	r0, [pc, #268]	; (8000694 <main+0x3d4>)
 8000588:	f001 f9ad 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_RESET);
 800058c:	2200      	movs	r2, #0
 800058e:	2140      	movs	r1, #64	; 0x40
 8000590:	4840      	ldr	r0, [pc, #256]	; (8000694 <main+0x3d4>)
 8000592:	f001 f9a8 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_SET);
 8000596:	2201      	movs	r2, #1
 8000598:	2180      	movs	r1, #128	; 0x80
 800059a:	483e      	ldr	r0, [pc, #248]	; (8000694 <main+0x3d4>)
 800059c:	f001 f9a3 	bl	80018e6 <HAL_GPIO_WritePin>
			  trafic1_count_down = yellow_count_down;
 80005a0:	69bb      	ldr	r3, [r7, #24]
 80005a2:	60fb      	str	r3, [r7, #12]
			  current_state_trafic1 = 3;
 80005a4:	2303      	movs	r3, #3
 80005a6:	617b      	str	r3, [r7, #20]
		  }
		  if (trafic1_count_down == 0 && current_state_trafic1 == 3) {
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d115      	bne.n	80005da <main+0x31a>
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	2b03      	cmp	r3, #3
 80005b2:	d112      	bne.n	80005da <main+0x31a>
			  HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_RESET);
 80005b4:	2200      	movs	r2, #0
 80005b6:	2120      	movs	r1, #32
 80005b8:	4836      	ldr	r0, [pc, #216]	; (8000694 <main+0x3d4>)
 80005ba:	f001 f994 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_SET);
 80005be:	2201      	movs	r2, #1
 80005c0:	2140      	movs	r1, #64	; 0x40
 80005c2:	4834      	ldr	r0, [pc, #208]	; (8000694 <main+0x3d4>)
 80005c4:	f001 f98f 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	2180      	movs	r1, #128	; 0x80
 80005cc:	4831      	ldr	r0, [pc, #196]	; (8000694 <main+0x3d4>)
 80005ce:	f001 f98a 	bl	80018e6 <HAL_GPIO_WritePin>
			  trafic1_count_down = red_count_down;
 80005d2:	6a3b      	ldr	r3, [r7, #32]
 80005d4:	60fb      	str	r3, [r7, #12]
			  current_state_trafic1 = 1;
 80005d6:	2301      	movs	r3, #1
 80005d8:	617b      	str	r3, [r7, #20]
		  }

		  if (trafic2_count_down == 0 && current_state_trafic2 == 1) {
 80005da:	68bb      	ldr	r3, [r7, #8]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d118      	bne.n	8000612 <main+0x352>
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	2b01      	cmp	r3, #1
 80005e4:	d115      	bne.n	8000612 <main+0x352>
			  HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_SET);
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ec:	4829      	ldr	r0, [pc, #164]	; (8000694 <main+0x3d4>)
 80005ee:	f001 f97a 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f8:	4826      	ldr	r0, [pc, #152]	; (8000694 <main+0x3d4>)
 80005fa:	f001 f974 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_RESET);
 80005fe:	2200      	movs	r2, #0
 8000600:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000604:	4823      	ldr	r0, [pc, #140]	; (8000694 <main+0x3d4>)
 8000606:	f001 f96e 	bl	80018e6 <HAL_GPIO_WritePin>
			  trafic2_count_down = green_count_down;
 800060a:	69fb      	ldr	r3, [r7, #28]
 800060c:	60bb      	str	r3, [r7, #8]
			  current_state_trafic2 = 2;
 800060e:	2302      	movs	r3, #2
 8000610:	613b      	str	r3, [r7, #16]
		  }
		  if (trafic2_count_down == 0 && current_state_trafic2 == 2) {
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d118      	bne.n	800064a <main+0x38a>
 8000618:	693b      	ldr	r3, [r7, #16]
 800061a:	2b02      	cmp	r3, #2
 800061c:	d115      	bne.n	800064a <main+0x38a>
			  HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_SET);
 800061e:	2201      	movs	r2, #1
 8000620:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000624:	481b      	ldr	r0, [pc, #108]	; (8000694 <main+0x3d4>)
 8000626:	f001 f95e 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_RESET);
 800062a:	2200      	movs	r2, #0
 800062c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000630:	4818      	ldr	r0, [pc, #96]	; (8000694 <main+0x3d4>)
 8000632:	f001 f958 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_SET);
 8000636:	2201      	movs	r2, #1
 8000638:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800063c:	4815      	ldr	r0, [pc, #84]	; (8000694 <main+0x3d4>)
 800063e:	f001 f952 	bl	80018e6 <HAL_GPIO_WritePin>
			  trafic2_count_down = yellow_count_down;
 8000642:	69bb      	ldr	r3, [r7, #24]
 8000644:	60bb      	str	r3, [r7, #8]
			  current_state_trafic2 = 3;
 8000646:	2303      	movs	r3, #3
 8000648:	613b      	str	r3, [r7, #16]
		  }
		  if (trafic2_count_down == 0 && current_state_trafic2 == 3) {
 800064a:	68bb      	ldr	r3, [r7, #8]
 800064c:	2b00      	cmp	r3, #0
 800064e:	f47f aeb5 	bne.w	80003bc <main+0xfc>
 8000652:	693b      	ldr	r3, [r7, #16]
 8000654:	2b03      	cmp	r3, #3
 8000656:	f47f aeb1 	bne.w	80003bc <main+0xfc>
			  HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_RESET);
 800065a:	2200      	movs	r2, #0
 800065c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000660:	480c      	ldr	r0, [pc, #48]	; (8000694 <main+0x3d4>)
 8000662:	f001 f940 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_SET);
 8000666:	2201      	movs	r2, #1
 8000668:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066c:	4809      	ldr	r0, [pc, #36]	; (8000694 <main+0x3d4>)
 800066e:	f001 f93a 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_SET);
 8000672:	2201      	movs	r2, #1
 8000674:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000678:	4806      	ldr	r0, [pc, #24]	; (8000694 <main+0x3d4>)
 800067a:	f001 f934 	bl	80018e6 <HAL_GPIO_WritePin>
			  trafic2_count_down = red_count_down;
 800067e:	6a3b      	ldr	r3, [r7, #32]
 8000680:	60bb      	str	r3, [r7, #8]
			  current_state_trafic2 = 1;
 8000682:	2301      	movs	r3, #1
 8000684:	613b      	str	r3, [r7, #16]
 8000686:	e699      	b.n	80003bc <main+0xfc>
 8000688:	2000005c 	.word	0x2000005c
 800068c:	20000064 	.word	0x20000064
 8000690:	20000030 	.word	0x20000030
 8000694:	40010800 	.word	0x40010800
 8000698:	66666667 	.word	0x66666667
 800069c:	20000068 	.word	0x20000068
 80006a0:	2000007c 	.word	0x2000007c
		  }
	  }
	  else if (mode == 2) {
 80006a4:	4b5e      	ldr	r3, [pc, #376]	; (8000820 <main+0x560>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	2b02      	cmp	r3, #2
 80006aa:	d13a      	bne.n	8000722 <main+0x462>
		  // TODO adjust red
		  seg7_led_buffer[0] = red_count_down / 10;
 80006ac:	6a3b      	ldr	r3, [r7, #32]
 80006ae:	4a5d      	ldr	r2, [pc, #372]	; (8000824 <main+0x564>)
 80006b0:	fb82 1203 	smull	r1, r2, r2, r3
 80006b4:	1092      	asrs	r2, r2, #2
 80006b6:	17db      	asrs	r3, r3, #31
 80006b8:	1ad3      	subs	r3, r2, r3
 80006ba:	4a5b      	ldr	r2, [pc, #364]	; (8000828 <main+0x568>)
 80006bc:	6013      	str	r3, [r2, #0]
		  seg7_led_buffer[1] = red_count_down % 10;
 80006be:	6a39      	ldr	r1, [r7, #32]
 80006c0:	4b58      	ldr	r3, [pc, #352]	; (8000824 <main+0x564>)
 80006c2:	fb83 2301 	smull	r2, r3, r3, r1
 80006c6:	109a      	asrs	r2, r3, #2
 80006c8:	17cb      	asrs	r3, r1, #31
 80006ca:	1ad2      	subs	r2, r2, r3
 80006cc:	4613      	mov	r3, r2
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	4413      	add	r3, r2
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	1aca      	subs	r2, r1, r3
 80006d6:	4b54      	ldr	r3, [pc, #336]	; (8000828 <main+0x568>)
 80006d8:	605a      	str	r2, [r3, #4]
		  seg7_led_buffer[2] = 0;
 80006da:	4b53      	ldr	r3, [pc, #332]	; (8000828 <main+0x568>)
 80006dc:	2200      	movs	r2, #0
 80006de:	609a      	str	r2, [r3, #8]
		  seg7_led_buffer[3] = mode;
 80006e0:	4b4f      	ldr	r3, [pc, #316]	; (8000820 <main+0x560>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a50      	ldr	r2, [pc, #320]	; (8000828 <main+0x568>)
 80006e6:	60d3      	str	r3, [r2, #12]
		  scan_seg7_led();
 80006e8:	f000 fb7c 	bl	8000de4 <scan_seg7_led>
		  if (blink_flag == 1) {
 80006ec:	4b4f      	ldr	r3, [pc, #316]	; (800082c <main+0x56c>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d105      	bne.n	8000700 <main+0x440>
			  blink();
 80006f4:	f000 fc78 	bl	8000fe8 <blink>
			  set_blink_timer(500);
 80006f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80006fc:	f000 fd96 	bl	800122c <set_blink_timer>
		  }
		  if (inc_detect == 1) {
 8000700:	4b4b      	ldr	r3, [pc, #300]	; (8000830 <main+0x570>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b01      	cmp	r3, #1
 8000706:	f47f ae59 	bne.w	80003bc <main+0xfc>
			  red_count_down += 1;
 800070a:	6a3b      	ldr	r3, [r7, #32]
 800070c:	3301      	adds	r3, #1
 800070e:	623b      	str	r3, [r7, #32]
			  if (red_count_down == 100) {
 8000710:	6a3b      	ldr	r3, [r7, #32]
 8000712:	2b64      	cmp	r3, #100	; 0x64
 8000714:	d101      	bne.n	800071a <main+0x45a>
				  red_count_down = DEFAULT_RED_COUNT_DOWN;
 8000716:	2305      	movs	r3, #5
 8000718:	623b      	str	r3, [r7, #32]
			  }
			  inc_detect = 0;
 800071a:	4b45      	ldr	r3, [pc, #276]	; (8000830 <main+0x570>)
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	e64c      	b.n	80003bc <main+0xfc>
		  }
	  }
	  else if (mode == 3) {
 8000722:	4b3f      	ldr	r3, [pc, #252]	; (8000820 <main+0x560>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	2b03      	cmp	r3, #3
 8000728:	d13a      	bne.n	80007a0 <main+0x4e0>
		  // TODO adjust green
		  seg7_led_buffer[0] = yellow_count_down / 10;
 800072a:	69bb      	ldr	r3, [r7, #24]
 800072c:	4a3d      	ldr	r2, [pc, #244]	; (8000824 <main+0x564>)
 800072e:	fb82 1203 	smull	r1, r2, r2, r3
 8000732:	1092      	asrs	r2, r2, #2
 8000734:	17db      	asrs	r3, r3, #31
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	4a3b      	ldr	r2, [pc, #236]	; (8000828 <main+0x568>)
 800073a:	6013      	str	r3, [r2, #0]
		  seg7_led_buffer[1] = yellow_count_down % 10;
 800073c:	69b9      	ldr	r1, [r7, #24]
 800073e:	4b39      	ldr	r3, [pc, #228]	; (8000824 <main+0x564>)
 8000740:	fb83 2301 	smull	r2, r3, r3, r1
 8000744:	109a      	asrs	r2, r3, #2
 8000746:	17cb      	asrs	r3, r1, #31
 8000748:	1ad2      	subs	r2, r2, r3
 800074a:	4613      	mov	r3, r2
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	4413      	add	r3, r2
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	1aca      	subs	r2, r1, r3
 8000754:	4b34      	ldr	r3, [pc, #208]	; (8000828 <main+0x568>)
 8000756:	605a      	str	r2, [r3, #4]
		  seg7_led_buffer[2] = 0;
 8000758:	4b33      	ldr	r3, [pc, #204]	; (8000828 <main+0x568>)
 800075a:	2200      	movs	r2, #0
 800075c:	609a      	str	r2, [r3, #8]
		  seg7_led_buffer[3] = mode;
 800075e:	4b30      	ldr	r3, [pc, #192]	; (8000820 <main+0x560>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	4a31      	ldr	r2, [pc, #196]	; (8000828 <main+0x568>)
 8000764:	60d3      	str	r3, [r2, #12]
		  scan_seg7_led();
 8000766:	f000 fb3d 	bl	8000de4 <scan_seg7_led>
		  if (blink_flag == 1) {
 800076a:	4b30      	ldr	r3, [pc, #192]	; (800082c <main+0x56c>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d105      	bne.n	800077e <main+0x4be>
			  blink();
 8000772:	f000 fc39 	bl	8000fe8 <blink>
			  set_blink_timer(500);
 8000776:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800077a:	f000 fd57 	bl	800122c <set_blink_timer>
		  }
		  if (inc_detect == 1) {
 800077e:	4b2c      	ldr	r3, [pc, #176]	; (8000830 <main+0x570>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2b01      	cmp	r3, #1
 8000784:	f47f ae1a 	bne.w	80003bc <main+0xfc>
			  yellow_count_down += 1;
 8000788:	69bb      	ldr	r3, [r7, #24]
 800078a:	3301      	adds	r3, #1
 800078c:	61bb      	str	r3, [r7, #24]
			  if (yellow_count_down == 100) {
 800078e:	69bb      	ldr	r3, [r7, #24]
 8000790:	2b64      	cmp	r3, #100	; 0x64
 8000792:	d101      	bne.n	8000798 <main+0x4d8>
				  yellow_count_down = DEFAULT_YELLOW_COUNT_DOWN;
 8000794:	2302      	movs	r3, #2
 8000796:	61bb      	str	r3, [r7, #24]
			  }
			  inc_detect = 0;
 8000798:	4b25      	ldr	r3, [pc, #148]	; (8000830 <main+0x570>)
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	e60d      	b.n	80003bc <main+0xfc>
		  }
	  }
	  else if (mode == 4) {
 80007a0:	4b1f      	ldr	r3, [pc, #124]	; (8000820 <main+0x560>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	f47f ae09 	bne.w	80003bc <main+0xfc>
		  // TODO adjust yellow
		  seg7_led_buffer[0] = green_count_down / 10;
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	4a1d      	ldr	r2, [pc, #116]	; (8000824 <main+0x564>)
 80007ae:	fb82 1203 	smull	r1, r2, r2, r3
 80007b2:	1092      	asrs	r2, r2, #2
 80007b4:	17db      	asrs	r3, r3, #31
 80007b6:	1ad3      	subs	r3, r2, r3
 80007b8:	4a1b      	ldr	r2, [pc, #108]	; (8000828 <main+0x568>)
 80007ba:	6013      	str	r3, [r2, #0]
		  seg7_led_buffer[1] = green_count_down % 10;
 80007bc:	69f9      	ldr	r1, [r7, #28]
 80007be:	4b19      	ldr	r3, [pc, #100]	; (8000824 <main+0x564>)
 80007c0:	fb83 2301 	smull	r2, r3, r3, r1
 80007c4:	109a      	asrs	r2, r3, #2
 80007c6:	17cb      	asrs	r3, r1, #31
 80007c8:	1ad2      	subs	r2, r2, r3
 80007ca:	4613      	mov	r3, r2
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	4413      	add	r3, r2
 80007d0:	005b      	lsls	r3, r3, #1
 80007d2:	1aca      	subs	r2, r1, r3
 80007d4:	4b14      	ldr	r3, [pc, #80]	; (8000828 <main+0x568>)
 80007d6:	605a      	str	r2, [r3, #4]
		  seg7_led_buffer[2] = 0;
 80007d8:	4b13      	ldr	r3, [pc, #76]	; (8000828 <main+0x568>)
 80007da:	2200      	movs	r2, #0
 80007dc:	609a      	str	r2, [r3, #8]
		  seg7_led_buffer[3] = mode;
 80007de:	4b10      	ldr	r3, [pc, #64]	; (8000820 <main+0x560>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	4a11      	ldr	r2, [pc, #68]	; (8000828 <main+0x568>)
 80007e4:	60d3      	str	r3, [r2, #12]
		  scan_seg7_led();
 80007e6:	f000 fafd 	bl	8000de4 <scan_seg7_led>
		  if (blink_flag == 1) {
 80007ea:	4b10      	ldr	r3, [pc, #64]	; (800082c <main+0x56c>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d105      	bne.n	80007fe <main+0x53e>
			  blink();
 80007f2:	f000 fbf9 	bl	8000fe8 <blink>
			  set_blink_timer(500);
 80007f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007fa:	f000 fd17 	bl	800122c <set_blink_timer>
		  }
		  if (inc_detect == 1) {
 80007fe:	4b0c      	ldr	r3, [pc, #48]	; (8000830 <main+0x570>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b01      	cmp	r3, #1
 8000804:	f47f adda 	bne.w	80003bc <main+0xfc>
			  green_count_down += 1;
 8000808:	69fb      	ldr	r3, [r7, #28]
 800080a:	3301      	adds	r3, #1
 800080c:	61fb      	str	r3, [r7, #28]
			  if (green_count_down == 100) {
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	2b64      	cmp	r3, #100	; 0x64
 8000812:	d101      	bne.n	8000818 <main+0x558>
				  green_count_down = DEFAULT_GREEN_COUNT_DOWN;
 8000814:	2303      	movs	r3, #3
 8000816:	61fb      	str	r3, [r7, #28]
			  }
			  inc_detect = 0;
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <main+0x570>)
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
	  if (change_mode == 1) {
 800081e:	e5cd      	b.n	80003bc <main+0xfc>
 8000820:	20000030 	.word	0x20000030
 8000824:	66666667 	.word	0x66666667
 8000828:	20000068 	.word	0x20000068
 800082c:	200000d8 	.word	0x200000d8
 8000830:	20000060 	.word	0x20000060

08000834 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b090      	sub	sp, #64	; 0x40
 8000838:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083a:	f107 0318 	add.w	r3, r7, #24
 800083e:	2228      	movs	r2, #40	; 0x28
 8000840:	2100      	movs	r1, #0
 8000842:	4618      	mov	r0, r3
 8000844:	f002 f870 	bl	8002928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000848:	1d3b      	adds	r3, r7, #4
 800084a:	2200      	movs	r2, #0
 800084c:	601a      	str	r2, [r3, #0]
 800084e:	605a      	str	r2, [r3, #4]
 8000850:	609a      	str	r2, [r3, #8]
 8000852:	60da      	str	r2, [r3, #12]
 8000854:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000856:	2302      	movs	r3, #2
 8000858:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800085a:	2301      	movs	r3, #1
 800085c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800085e:	2310      	movs	r3, #16
 8000860:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000862:	2300      	movs	r3, #0
 8000864:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 0318 	add.w	r3, r7, #24
 800086a:	4618      	mov	r0, r3
 800086c:	f001 f86c 	bl	8001948 <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000876:	f000 fbd9 	bl	800102c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087a:	230f      	movs	r3, #15
 800087c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800087e:	2300      	movs	r3, #0
 8000880:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000886:	2300      	movs	r3, #0
 8000888:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	2100      	movs	r1, #0
 8000892:	4618      	mov	r0, r3
 8000894:	f001 fad8 	bl	8001e48 <HAL_RCC_ClockConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800089e:	f000 fbc5 	bl	800102c <Error_Handler>
  }
}
 80008a2:	bf00      	nop
 80008a4:	3740      	adds	r7, #64	; 0x40
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b086      	sub	sp, #24
 80008b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b2:	f107 0308 	add.w	r3, r7, #8
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008c0:	463b      	mov	r3, r7
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008c8:	4b1d      	ldr	r3, [pc, #116]	; (8000940 <MX_TIM2_Init+0x94>)
 80008ca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80008ce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80008d0:	4b1b      	ldr	r3, [pc, #108]	; (8000940 <MX_TIM2_Init+0x94>)
 80008d2:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80008d6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008d8:	4b19      	ldr	r3, [pc, #100]	; (8000940 <MX_TIM2_Init+0x94>)
 80008da:	2200      	movs	r2, #0
 80008dc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80008de:	4b18      	ldr	r3, [pc, #96]	; (8000940 <MX_TIM2_Init+0x94>)
 80008e0:	2209      	movs	r2, #9
 80008e2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008e4:	4b16      	ldr	r3, [pc, #88]	; (8000940 <MX_TIM2_Init+0x94>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ea:	4b15      	ldr	r3, [pc, #84]	; (8000940 <MX_TIM2_Init+0x94>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008f0:	4813      	ldr	r0, [pc, #76]	; (8000940 <MX_TIM2_Init+0x94>)
 80008f2:	f001 fc11 	bl	8002118 <HAL_TIM_Base_Init>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80008fc:	f000 fb96 	bl	800102c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000900:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000904:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000906:	f107 0308 	add.w	r3, r7, #8
 800090a:	4619      	mov	r1, r3
 800090c:	480c      	ldr	r0, [pc, #48]	; (8000940 <MX_TIM2_Init+0x94>)
 800090e:	f001 fda7 	bl	8002460 <HAL_TIM_ConfigClockSource>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000918:	f000 fb88 	bl	800102c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800091c:	2300      	movs	r3, #0
 800091e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000920:	2300      	movs	r3, #0
 8000922:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000924:	463b      	mov	r3, r7
 8000926:	4619      	mov	r1, r3
 8000928:	4805      	ldr	r0, [pc, #20]	; (8000940 <MX_TIM2_Init+0x94>)
 800092a:	f001 ff6f 	bl	800280c <HAL_TIMEx_MasterConfigSynchronization>
 800092e:	4603      	mov	r3, r0
 8000930:	2b00      	cmp	r3, #0
 8000932:	d001      	beq.n	8000938 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000934:	f000 fb7a 	bl	800102c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000938:	bf00      	nop
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000090 	.word	0x20000090

08000944 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800094a:	f107 0308 	add.w	r3, r7, #8
 800094e:	2200      	movs	r2, #0
 8000950:	601a      	str	r2, [r3, #0]
 8000952:	605a      	str	r2, [r3, #4]
 8000954:	609a      	str	r2, [r3, #8]
 8000956:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000958:	4b28      	ldr	r3, [pc, #160]	; (80009fc <MX_GPIO_Init+0xb8>)
 800095a:	699b      	ldr	r3, [r3, #24]
 800095c:	4a27      	ldr	r2, [pc, #156]	; (80009fc <MX_GPIO_Init+0xb8>)
 800095e:	f043 0304 	orr.w	r3, r3, #4
 8000962:	6193      	str	r3, [r2, #24]
 8000964:	4b25      	ldr	r3, [pc, #148]	; (80009fc <MX_GPIO_Init+0xb8>)
 8000966:	699b      	ldr	r3, [r3, #24]
 8000968:	f003 0304 	and.w	r3, r3, #4
 800096c:	607b      	str	r3, [r7, #4]
 800096e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000970:	4b22      	ldr	r3, [pc, #136]	; (80009fc <MX_GPIO_Init+0xb8>)
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	4a21      	ldr	r2, [pc, #132]	; (80009fc <MX_GPIO_Init+0xb8>)
 8000976:	f043 0308 	orr.w	r3, r3, #8
 800097a:	6193      	str	r3, [r2, #24]
 800097c:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <MX_GPIO_Init+0xb8>)
 800097e:	699b      	ldr	r3, [r3, #24]
 8000980:	f003 0308 	and.w	r3, r3, #8
 8000984:	603b      	str	r3, [r7, #0]
 8000986:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8000988:	2200      	movs	r2, #0
 800098a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800098e:	481c      	ldr	r0, [pc, #112]	; (8000a00 <MX_GPIO_Init+0xbc>)
 8000990:	f000 ffa9 	bl	80018e6 <HAL_GPIO_WritePin>
                          |RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
                          |YELLOW2_Pin|GREEN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_1_Pin|b_1_Pin|c_1_Pin|d_1_Pin
 8000994:	2200      	movs	r2, #0
 8000996:	217f      	movs	r1, #127	; 0x7f
 8000998:	481a      	ldr	r0, [pc, #104]	; (8000a04 <MX_GPIO_Init+0xc0>)
 800099a:	f000 ffa4 	bl	80018e6 <HAL_GPIO_WritePin>
                          |e_1_Pin|f_1_Pin|g_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           RED1_Pin YELLOW1_Pin GREEN1_Pin RED2_Pin
                           YELLOW2_Pin GREEN2_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 800099e:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80009a2:	60bb      	str	r3, [r7, #8]
                          |RED1_Pin|YELLOW1_Pin|GREEN1_Pin|RED2_Pin
                          |YELLOW2_Pin|GREEN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a4:	2301      	movs	r3, #1
 80009a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a8:	2300      	movs	r3, #0
 80009aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ac:	2302      	movs	r3, #2
 80009ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b0:	f107 0308 	add.w	r3, r7, #8
 80009b4:	4619      	mov	r1, r3
 80009b6:	4812      	ldr	r0, [pc, #72]	; (8000a00 <MX_GPIO_Init+0xbc>)
 80009b8:	f000 fe04 	bl	80015c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_1_Pin b_1_Pin c_1_Pin d_1_Pin
                           e_1_Pin f_1_Pin g_1_Pin */
  GPIO_InitStruct.Pin = a_1_Pin|b_1_Pin|c_1_Pin|d_1_Pin
 80009bc:	237f      	movs	r3, #127	; 0x7f
 80009be:	60bb      	str	r3, [r7, #8]
                          |e_1_Pin|f_1_Pin|g_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009c0:	2301      	movs	r3, #1
 80009c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c8:	2302      	movs	r3, #2
 80009ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009cc:	f107 0308 	add.w	r3, r7, #8
 80009d0:	4619      	mov	r1, r3
 80009d2:	480c      	ldr	r0, [pc, #48]	; (8000a04 <MX_GPIO_Init+0xc0>)
 80009d4:	f000 fdf6 	bl	80015c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MODE_Pin INC_Pin SET_Pin */
  GPIO_InitStruct.Pin = MODE_Pin|INC_Pin|SET_Pin;
 80009d8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80009dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e6:	f107 0308 	add.w	r3, r7, #8
 80009ea:	4619      	mov	r1, r3
 80009ec:	4804      	ldr	r0, [pc, #16]	; (8000a00 <MX_GPIO_Init+0xbc>)
 80009ee:	f000 fde9 	bl	80015c4 <HAL_GPIO_Init>

}
 80009f2:	bf00      	nop
 80009f4:	3718      	adds	r7, #24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40021000 	.word	0x40021000
 8000a00:	40010800 	.word	0x40010800
 8000a04:	40010c00 	.word	0x40010c00

08000a08 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
	Trafic_Timer_Run();
 8000a10:	f000 fbbc 	bl	800118c <Trafic_Timer_Run>
	seg7_led_timer_run();
 8000a14:	f000 fbf0 	bl	80011f8 <seg7_led_timer_run>
	blink_timer_run();
 8000a18:	f000 fc24 	bl	8001264 <blink_timer_run>
	get_mode_input();
 8000a1c:	f7ff fb96 	bl	800014c <get_mode_input>
	get_inc_input();
 8000a20:	f7ff fbd2 	bl	80001c8 <get_inc_input>
	get_set_input();
 8000a24:	f7ff fc0e 	bl	8000244 <get_set_input>
}
 8000a28:	bf00      	nop
 8000a2a:	3708      	adds	r7, #8
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <display7SEG>:
void display7SEG(int num, GPIO_TypeDef * GPIO_TYPE, uint16_t a_Pin, uint16_t b_Pin, uint16_t c_Pin, uint16_t d_Pin, uint16_t e_Pin, uint16_t f_Pin, uint16_t g_Pin) {
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b084      	sub	sp, #16
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	60f8      	str	r0, [r7, #12]
 8000a38:	60b9      	str	r1, [r7, #8]
 8000a3a:	4611      	mov	r1, r2
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	460b      	mov	r3, r1
 8000a40:	80fb      	strh	r3, [r7, #6]
 8000a42:	4613      	mov	r3, r2
 8000a44:	80bb      	strh	r3, [r7, #4]
 8000a46:	68fb      	ldr	r3, [r7, #12]
 8000a48:	2b09      	cmp	r3, #9
 8000a4a:	f200 81c5 	bhi.w	8000dd8 <display7SEG+0x3a8>
 8000a4e:	a201      	add	r2, pc, #4	; (adr r2, 8000a54 <display7SEG+0x24>)
 8000a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a54:	08000a7d 	.word	0x08000a7d
 8000a58:	08000ad3 	.word	0x08000ad3
 8000a5c:	08000b29 	.word	0x08000b29
 8000a60:	08000b7f 	.word	0x08000b7f
 8000a64:	08000bd5 	.word	0x08000bd5
 8000a68:	08000c2b 	.word	0x08000c2b
 8000a6c:	08000c81 	.word	0x08000c81
 8000a70:	08000cd7 	.word	0x08000cd7
 8000a74:	08000d2d 	.word	0x08000d2d
 8000a78:	08000d83 	.word	0x08000d83
	switch (num){
		case 0:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000a7c:	88fb      	ldrh	r3, [r7, #6]
 8000a7e:	2200      	movs	r2, #0
 8000a80:	4619      	mov	r1, r3
 8000a82:	68b8      	ldr	r0, [r7, #8]
 8000a84:	f000 ff2f 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000a88:	88bb      	ldrh	r3, [r7, #4]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	68b8      	ldr	r0, [r7, #8]
 8000a90:	f000 ff29 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000a94:	8b3b      	ldrh	r3, [r7, #24]
 8000a96:	2200      	movs	r2, #0
 8000a98:	4619      	mov	r1, r3
 8000a9a:	68b8      	ldr	r0, [r7, #8]
 8000a9c:	f000 ff23 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000aa0:	8bbb      	ldrh	r3, [r7, #28]
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	4619      	mov	r1, r3
 8000aa6:	68b8      	ldr	r0, [r7, #8]
 8000aa8:	f000 ff1d 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_RESET);
 8000aac:	8c3b      	ldrh	r3, [r7, #32]
 8000aae:	2200      	movs	r2, #0
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	68b8      	ldr	r0, [r7, #8]
 8000ab4:	f000 ff17 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_RESET);
 8000ab8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000aba:	2200      	movs	r2, #0
 8000abc:	4619      	mov	r1, r3
 8000abe:	68b8      	ldr	r0, [r7, #8]
 8000ac0:	f000 ff11 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_SET);
 8000ac4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	68b8      	ldr	r0, [r7, #8]
 8000acc:	f000 ff0b 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000ad0:	e183      	b.n	8000dda <display7SEG+0x3aa>
		case 1:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_SET);
 8000ad2:	88fb      	ldrh	r3, [r7, #6]
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	68b8      	ldr	r0, [r7, #8]
 8000ada:	f000 ff04 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000ade:	88bb      	ldrh	r3, [r7, #4]
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	68b8      	ldr	r0, [r7, #8]
 8000ae6:	f000 fefe 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000aea:	8b3b      	ldrh	r3, [r7, #24]
 8000aec:	2200      	movs	r2, #0
 8000aee:	4619      	mov	r1, r3
 8000af0:	68b8      	ldr	r0, [r7, #8]
 8000af2:	f000 fef8 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_SET);
 8000af6:	8bbb      	ldrh	r3, [r7, #28]
 8000af8:	2201      	movs	r2, #1
 8000afa:	4619      	mov	r1, r3
 8000afc:	68b8      	ldr	r0, [r7, #8]
 8000afe:	f000 fef2 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_SET);
 8000b02:	8c3b      	ldrh	r3, [r7, #32]
 8000b04:	2201      	movs	r2, #1
 8000b06:	4619      	mov	r1, r3
 8000b08:	68b8      	ldr	r0, [r7, #8]
 8000b0a:	f000 feec 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_SET);
 8000b0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000b10:	2201      	movs	r2, #1
 8000b12:	4619      	mov	r1, r3
 8000b14:	68b8      	ldr	r0, [r7, #8]
 8000b16:	f000 fee6 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_SET);
 8000b1a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	4619      	mov	r1, r3
 8000b20:	68b8      	ldr	r0, [r7, #8]
 8000b22:	f000 fee0 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000b26:	e158      	b.n	8000dda <display7SEG+0x3aa>
		case 2:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000b28:	88fb      	ldrh	r3, [r7, #6]
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	68b8      	ldr	r0, [r7, #8]
 8000b30:	f000 fed9 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000b34:	88bb      	ldrh	r3, [r7, #4]
 8000b36:	2200      	movs	r2, #0
 8000b38:	4619      	mov	r1, r3
 8000b3a:	68b8      	ldr	r0, [r7, #8]
 8000b3c:	f000 fed3 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_SET);
 8000b40:	8b3b      	ldrh	r3, [r7, #24]
 8000b42:	2201      	movs	r2, #1
 8000b44:	4619      	mov	r1, r3
 8000b46:	68b8      	ldr	r0, [r7, #8]
 8000b48:	f000 fecd 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000b4c:	8bbb      	ldrh	r3, [r7, #28]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	4619      	mov	r1, r3
 8000b52:	68b8      	ldr	r0, [r7, #8]
 8000b54:	f000 fec7 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_RESET);
 8000b58:	8c3b      	ldrh	r3, [r7, #32]
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	68b8      	ldr	r0, [r7, #8]
 8000b60:	f000 fec1 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_SET);
 8000b64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000b66:	2201      	movs	r2, #1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	68b8      	ldr	r0, [r7, #8]
 8000b6c:	f000 febb 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000b70:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000b72:	2200      	movs	r2, #0
 8000b74:	4619      	mov	r1, r3
 8000b76:	68b8      	ldr	r0, [r7, #8]
 8000b78:	f000 feb5 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000b7c:	e12d      	b.n	8000dda <display7SEG+0x3aa>
		case 3:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000b7e:	88fb      	ldrh	r3, [r7, #6]
 8000b80:	2200      	movs	r2, #0
 8000b82:	4619      	mov	r1, r3
 8000b84:	68b8      	ldr	r0, [r7, #8]
 8000b86:	f000 feae 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000b8a:	88bb      	ldrh	r3, [r7, #4]
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	4619      	mov	r1, r3
 8000b90:	68b8      	ldr	r0, [r7, #8]
 8000b92:	f000 fea8 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000b96:	8b3b      	ldrh	r3, [r7, #24]
 8000b98:	2200      	movs	r2, #0
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	68b8      	ldr	r0, [r7, #8]
 8000b9e:	f000 fea2 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000ba2:	8bbb      	ldrh	r3, [r7, #28]
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	68b8      	ldr	r0, [r7, #8]
 8000baa:	f000 fe9c 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_SET);
 8000bae:	8c3b      	ldrh	r3, [r7, #32]
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	68b8      	ldr	r0, [r7, #8]
 8000bb6:	f000 fe96 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_SET);
 8000bba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000bbc:	2201      	movs	r2, #1
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	68b8      	ldr	r0, [r7, #8]
 8000bc2:	f000 fe90 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000bc6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000bc8:	2200      	movs	r2, #0
 8000bca:	4619      	mov	r1, r3
 8000bcc:	68b8      	ldr	r0, [r7, #8]
 8000bce:	f000 fe8a 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000bd2:	e102      	b.n	8000dda <display7SEG+0x3aa>
		case 4:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_SET);
 8000bd4:	88fb      	ldrh	r3, [r7, #6]
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	4619      	mov	r1, r3
 8000bda:	68b8      	ldr	r0, [r7, #8]
 8000bdc:	f000 fe83 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000be0:	88bb      	ldrh	r3, [r7, #4]
 8000be2:	2200      	movs	r2, #0
 8000be4:	4619      	mov	r1, r3
 8000be6:	68b8      	ldr	r0, [r7, #8]
 8000be8:	f000 fe7d 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000bec:	8b3b      	ldrh	r3, [r7, #24]
 8000bee:	2200      	movs	r2, #0
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	68b8      	ldr	r0, [r7, #8]
 8000bf4:	f000 fe77 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_SET);
 8000bf8:	8bbb      	ldrh	r3, [r7, #28]
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	68b8      	ldr	r0, [r7, #8]
 8000c00:	f000 fe71 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_SET);
 8000c04:	8c3b      	ldrh	r3, [r7, #32]
 8000c06:	2201      	movs	r2, #1
 8000c08:	4619      	mov	r1, r3
 8000c0a:	68b8      	ldr	r0, [r7, #8]
 8000c0c:	f000 fe6b 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_RESET);
 8000c10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c12:	2200      	movs	r2, #0
 8000c14:	4619      	mov	r1, r3
 8000c16:	68b8      	ldr	r0, [r7, #8]
 8000c18:	f000 fe65 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000c1c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c1e:	2200      	movs	r2, #0
 8000c20:	4619      	mov	r1, r3
 8000c22:	68b8      	ldr	r0, [r7, #8]
 8000c24:	f000 fe5f 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000c28:	e0d7      	b.n	8000dda <display7SEG+0x3aa>
		case 5:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000c2a:	88fb      	ldrh	r3, [r7, #6]
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	4619      	mov	r1, r3
 8000c30:	68b8      	ldr	r0, [r7, #8]
 8000c32:	f000 fe58 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_SET);
 8000c36:	88bb      	ldrh	r3, [r7, #4]
 8000c38:	2201      	movs	r2, #1
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	68b8      	ldr	r0, [r7, #8]
 8000c3e:	f000 fe52 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000c42:	8b3b      	ldrh	r3, [r7, #24]
 8000c44:	2200      	movs	r2, #0
 8000c46:	4619      	mov	r1, r3
 8000c48:	68b8      	ldr	r0, [r7, #8]
 8000c4a:	f000 fe4c 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000c4e:	8bbb      	ldrh	r3, [r7, #28]
 8000c50:	2200      	movs	r2, #0
 8000c52:	4619      	mov	r1, r3
 8000c54:	68b8      	ldr	r0, [r7, #8]
 8000c56:	f000 fe46 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_SET);
 8000c5a:	8c3b      	ldrh	r3, [r7, #32]
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	4619      	mov	r1, r3
 8000c60:	68b8      	ldr	r0, [r7, #8]
 8000c62:	f000 fe40 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_RESET);
 8000c66:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000c68:	2200      	movs	r2, #0
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	68b8      	ldr	r0, [r7, #8]
 8000c6e:	f000 fe3a 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000c72:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000c74:	2200      	movs	r2, #0
 8000c76:	4619      	mov	r1, r3
 8000c78:	68b8      	ldr	r0, [r7, #8]
 8000c7a:	f000 fe34 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000c7e:	e0ac      	b.n	8000dda <display7SEG+0x3aa>
		case 6:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000c80:	88fb      	ldrh	r3, [r7, #6]
 8000c82:	2200      	movs	r2, #0
 8000c84:	4619      	mov	r1, r3
 8000c86:	68b8      	ldr	r0, [r7, #8]
 8000c88:	f000 fe2d 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_SET);
 8000c8c:	88bb      	ldrh	r3, [r7, #4]
 8000c8e:	2201      	movs	r2, #1
 8000c90:	4619      	mov	r1, r3
 8000c92:	68b8      	ldr	r0, [r7, #8]
 8000c94:	f000 fe27 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000c98:	8b3b      	ldrh	r3, [r7, #24]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	68b8      	ldr	r0, [r7, #8]
 8000ca0:	f000 fe21 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000ca4:	8bbb      	ldrh	r3, [r7, #28]
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	4619      	mov	r1, r3
 8000caa:	68b8      	ldr	r0, [r7, #8]
 8000cac:	f000 fe1b 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_RESET);
 8000cb0:	8c3b      	ldrh	r3, [r7, #32]
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	68b8      	ldr	r0, [r7, #8]
 8000cb8:	f000 fe15 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_RESET);
 8000cbc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	68b8      	ldr	r0, [r7, #8]
 8000cc4:	f000 fe0f 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000cc8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000cca:	2200      	movs	r2, #0
 8000ccc:	4619      	mov	r1, r3
 8000cce:	68b8      	ldr	r0, [r7, #8]
 8000cd0:	f000 fe09 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000cd4:	e081      	b.n	8000dda <display7SEG+0x3aa>
		case 7:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000cd6:	88fb      	ldrh	r3, [r7, #6]
 8000cd8:	2200      	movs	r2, #0
 8000cda:	4619      	mov	r1, r3
 8000cdc:	68b8      	ldr	r0, [r7, #8]
 8000cde:	f000 fe02 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000ce2:	88bb      	ldrh	r3, [r7, #4]
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	68b8      	ldr	r0, [r7, #8]
 8000cea:	f000 fdfc 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000cee:	8b3b      	ldrh	r3, [r7, #24]
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	4619      	mov	r1, r3
 8000cf4:	68b8      	ldr	r0, [r7, #8]
 8000cf6:	f000 fdf6 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_SET);
 8000cfa:	8bbb      	ldrh	r3, [r7, #28]
 8000cfc:	2201      	movs	r2, #1
 8000cfe:	4619      	mov	r1, r3
 8000d00:	68b8      	ldr	r0, [r7, #8]
 8000d02:	f000 fdf0 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_SET);
 8000d06:	8c3b      	ldrh	r3, [r7, #32]
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	68b8      	ldr	r0, [r7, #8]
 8000d0e:	f000 fdea 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_SET);
 8000d12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000d14:	2201      	movs	r2, #1
 8000d16:	4619      	mov	r1, r3
 8000d18:	68b8      	ldr	r0, [r7, #8]
 8000d1a:	f000 fde4 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_SET);
 8000d1e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d20:	2201      	movs	r2, #1
 8000d22:	4619      	mov	r1, r3
 8000d24:	68b8      	ldr	r0, [r7, #8]
 8000d26:	f000 fdde 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000d2a:	e056      	b.n	8000dda <display7SEG+0x3aa>
		case 8:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000d2c:	88fb      	ldrh	r3, [r7, #6]
 8000d2e:	2200      	movs	r2, #0
 8000d30:	4619      	mov	r1, r3
 8000d32:	68b8      	ldr	r0, [r7, #8]
 8000d34:	f000 fdd7 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000d38:	88bb      	ldrh	r3, [r7, #4]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	68b8      	ldr	r0, [r7, #8]
 8000d40:	f000 fdd1 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000d44:	8b3b      	ldrh	r3, [r7, #24]
 8000d46:	2200      	movs	r2, #0
 8000d48:	4619      	mov	r1, r3
 8000d4a:	68b8      	ldr	r0, [r7, #8]
 8000d4c:	f000 fdcb 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000d50:	8bbb      	ldrh	r3, [r7, #28]
 8000d52:	2200      	movs	r2, #0
 8000d54:	4619      	mov	r1, r3
 8000d56:	68b8      	ldr	r0, [r7, #8]
 8000d58:	f000 fdc5 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_RESET);
 8000d5c:	8c3b      	ldrh	r3, [r7, #32]
 8000d5e:	2200      	movs	r2, #0
 8000d60:	4619      	mov	r1, r3
 8000d62:	68b8      	ldr	r0, [r7, #8]
 8000d64:	f000 fdbf 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_RESET);
 8000d68:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	68b8      	ldr	r0, [r7, #8]
 8000d70:	f000 fdb9 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000d74:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000d76:	2200      	movs	r2, #0
 8000d78:	4619      	mov	r1, r3
 8000d7a:	68b8      	ldr	r0, [r7, #8]
 8000d7c:	f000 fdb3 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000d80:	e02b      	b.n	8000dda <display7SEG+0x3aa>
		case 9:
			HAL_GPIO_WritePin(GPIO_TYPE, a_Pin, GPIO_PIN_RESET);
 8000d82:	88fb      	ldrh	r3, [r7, #6]
 8000d84:	2200      	movs	r2, #0
 8000d86:	4619      	mov	r1, r3
 8000d88:	68b8      	ldr	r0, [r7, #8]
 8000d8a:	f000 fdac 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, b_Pin, GPIO_PIN_RESET);
 8000d8e:	88bb      	ldrh	r3, [r7, #4]
 8000d90:	2200      	movs	r2, #0
 8000d92:	4619      	mov	r1, r3
 8000d94:	68b8      	ldr	r0, [r7, #8]
 8000d96:	f000 fda6 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, c_Pin, GPIO_PIN_RESET);
 8000d9a:	8b3b      	ldrh	r3, [r7, #24]
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4619      	mov	r1, r3
 8000da0:	68b8      	ldr	r0, [r7, #8]
 8000da2:	f000 fda0 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, d_Pin, GPIO_PIN_RESET);
 8000da6:	8bbb      	ldrh	r3, [r7, #28]
 8000da8:	2200      	movs	r2, #0
 8000daa:	4619      	mov	r1, r3
 8000dac:	68b8      	ldr	r0, [r7, #8]
 8000dae:	f000 fd9a 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, e_Pin, GPIO_PIN_SET);
 8000db2:	8c3b      	ldrh	r3, [r7, #32]
 8000db4:	2201      	movs	r2, #1
 8000db6:	4619      	mov	r1, r3
 8000db8:	68b8      	ldr	r0, [r7, #8]
 8000dba:	f000 fd94 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, f_Pin, GPIO_PIN_RESET);
 8000dbe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	68b8      	ldr	r0, [r7, #8]
 8000dc6:	f000 fd8e 	bl	80018e6 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIO_TYPE, g_Pin, GPIO_PIN_RESET);
 8000dca:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4619      	mov	r1, r3
 8000dd0:	68b8      	ldr	r0, [r7, #8]
 8000dd2:	f000 fd88 	bl	80018e6 <HAL_GPIO_WritePin>
			break;
 8000dd6:	e000      	b.n	8000dda <display7SEG+0x3aa>
		default:
			break;
 8000dd8:	bf00      	nop
	}
}
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop

08000de4 <scan_seg7_led>:

void scan_seg7_led() {
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b086      	sub	sp, #24
 8000de8:	af06      	add	r7, sp, #24
	  if (seg7_flag == 1) {
 8000dea:	4b66      	ldr	r3, [pc, #408]	; (8000f84 <scan_seg7_led+0x1a0>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	2b01      	cmp	r3, #1
 8000df0:	f040 80c4 	bne.w	8000f7c <scan_seg7_led+0x198>
		 switch (seg7_led_order) {
 8000df4:	4b64      	ldr	r3, [pc, #400]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	2b03      	cmp	r3, #3
 8000dfa:	f200 80bb 	bhi.w	8000f74 <scan_seg7_led+0x190>
 8000dfe:	a201      	add	r2, pc, #4	; (adr r2, 8000e04 <scan_seg7_led+0x20>)
 8000e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e04:	08000e15 	.word	0x08000e15
 8000e08:	08000e6d 	.word	0x08000e6d
 8000e0c:	08000ec5 	.word	0x08000ec5
 8000e10:	08000f1d 	.word	0x08000f1d
		 case 0:
			  HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_RESET);
 8000e14:	2200      	movs	r2, #0
 8000e16:	2102      	movs	r1, #2
 8000e18:	485c      	ldr	r0, [pc, #368]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e1a:	f000 fd64 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_SET);
 8000e1e:	2201      	movs	r2, #1
 8000e20:	2104      	movs	r1, #4
 8000e22:	485a      	ldr	r0, [pc, #360]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e24:	f000 fd5f 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_SET);
 8000e28:	2201      	movs	r2, #1
 8000e2a:	2108      	movs	r1, #8
 8000e2c:	4857      	ldr	r0, [pc, #348]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e2e:	f000 fd5a 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	2110      	movs	r1, #16
 8000e36:	4855      	ldr	r0, [pc, #340]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e38:	f000 fd55 	bl	80018e6 <HAL_GPIO_WritePin>
			  display7SEG(seg7_led_buffer[seg7_led_order], GPIOB, a_1_Pin, b_1_Pin, c_1_Pin, d_1_Pin, e_1_Pin, f_1_Pin, g_1_Pin);
 8000e3c:	4b52      	ldr	r3, [pc, #328]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a53      	ldr	r2, [pc, #332]	; (8000f90 <scan_seg7_led+0x1ac>)
 8000e42:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e46:	2340      	movs	r3, #64	; 0x40
 8000e48:	9304      	str	r3, [sp, #16]
 8000e4a:	2320      	movs	r3, #32
 8000e4c:	9303      	str	r3, [sp, #12]
 8000e4e:	2310      	movs	r3, #16
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	2308      	movs	r3, #8
 8000e54:	9301      	str	r3, [sp, #4]
 8000e56:	2304      	movs	r3, #4
 8000e58:	9300      	str	r3, [sp, #0]
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	494d      	ldr	r1, [pc, #308]	; (8000f94 <scan_seg7_led+0x1b0>)
 8000e60:	f7ff fde6 	bl	8000a30 <display7SEG>
			  seg7_led_order = 1;
 8000e64:	4b48      	ldr	r3, [pc, #288]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000e66:	2201      	movs	r2, #1
 8000e68:	601a      	str	r2, [r3, #0]
			  break;
 8000e6a:	e084      	b.n	8000f76 <scan_seg7_led+0x192>
		 case 1:
			  HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_SET);
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	2102      	movs	r1, #2
 8000e70:	4846      	ldr	r0, [pc, #280]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e72:	f000 fd38 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2104      	movs	r1, #4
 8000e7a:	4844      	ldr	r0, [pc, #272]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e7c:	f000 fd33 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2108      	movs	r1, #8
 8000e84:	4841      	ldr	r0, [pc, #260]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e86:	f000 fd2e 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	2110      	movs	r1, #16
 8000e8e:	483f      	ldr	r0, [pc, #252]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000e90:	f000 fd29 	bl	80018e6 <HAL_GPIO_WritePin>
			  display7SEG(seg7_led_buffer[seg7_led_order], GPIOB, a_1_Pin, b_1_Pin, c_1_Pin, d_1_Pin, e_1_Pin, f_1_Pin, g_1_Pin);
 8000e94:	4b3c      	ldr	r3, [pc, #240]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a3d      	ldr	r2, [pc, #244]	; (8000f90 <scan_seg7_led+0x1ac>)
 8000e9a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e9e:	2340      	movs	r3, #64	; 0x40
 8000ea0:	9304      	str	r3, [sp, #16]
 8000ea2:	2320      	movs	r3, #32
 8000ea4:	9303      	str	r3, [sp, #12]
 8000ea6:	2310      	movs	r3, #16
 8000ea8:	9302      	str	r3, [sp, #8]
 8000eaa:	2308      	movs	r3, #8
 8000eac:	9301      	str	r3, [sp, #4]
 8000eae:	2304      	movs	r3, #4
 8000eb0:	9300      	str	r3, [sp, #0]
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	4937      	ldr	r1, [pc, #220]	; (8000f94 <scan_seg7_led+0x1b0>)
 8000eb8:	f7ff fdba 	bl	8000a30 <display7SEG>
			  seg7_led_order = 2;
 8000ebc:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	601a      	str	r2, [r3, #0]
			  break;
 8000ec2:	e058      	b.n	8000f76 <scan_seg7_led+0x192>
		 case 2:
			  HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_SET);
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	2102      	movs	r1, #2
 8000ec8:	4830      	ldr	r0, [pc, #192]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000eca:	f000 fd0c 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_SET);
 8000ece:	2201      	movs	r2, #1
 8000ed0:	2104      	movs	r1, #4
 8000ed2:	482e      	ldr	r0, [pc, #184]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000ed4:	f000 fd07 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_RESET);
 8000ed8:	2200      	movs	r2, #0
 8000eda:	2108      	movs	r1, #8
 8000edc:	482b      	ldr	r0, [pc, #172]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000ede:	f000 fd02 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_SET);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	2110      	movs	r1, #16
 8000ee6:	4829      	ldr	r0, [pc, #164]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000ee8:	f000 fcfd 	bl	80018e6 <HAL_GPIO_WritePin>
			  display7SEG(seg7_led_buffer[seg7_led_order], GPIOB, a_1_Pin, b_1_Pin, c_1_Pin, d_1_Pin, e_1_Pin, f_1_Pin, g_1_Pin);
 8000eec:	4b26      	ldr	r3, [pc, #152]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4a27      	ldr	r2, [pc, #156]	; (8000f90 <scan_seg7_led+0x1ac>)
 8000ef2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ef6:	2340      	movs	r3, #64	; 0x40
 8000ef8:	9304      	str	r3, [sp, #16]
 8000efa:	2320      	movs	r3, #32
 8000efc:	9303      	str	r3, [sp, #12]
 8000efe:	2310      	movs	r3, #16
 8000f00:	9302      	str	r3, [sp, #8]
 8000f02:	2308      	movs	r3, #8
 8000f04:	9301      	str	r3, [sp, #4]
 8000f06:	2304      	movs	r3, #4
 8000f08:	9300      	str	r3, [sp, #0]
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	4921      	ldr	r1, [pc, #132]	; (8000f94 <scan_seg7_led+0x1b0>)
 8000f10:	f7ff fd8e 	bl	8000a30 <display7SEG>
			  seg7_led_order = 3;
 8000f14:	4b1c      	ldr	r3, [pc, #112]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000f16:	2203      	movs	r2, #3
 8000f18:	601a      	str	r2, [r3, #0]
			  break;
 8000f1a:	e02c      	b.n	8000f76 <scan_seg7_led+0x192>
		 case 3:
			  HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_SET);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	2102      	movs	r1, #2
 8000f20:	481a      	ldr	r0, [pc, #104]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000f22:	f000 fce0 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_SET);
 8000f26:	2201      	movs	r2, #1
 8000f28:	2104      	movs	r1, #4
 8000f2a:	4818      	ldr	r0, [pc, #96]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000f2c:	f000 fcdb 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_SET);
 8000f30:	2201      	movs	r2, #1
 8000f32:	2108      	movs	r1, #8
 8000f34:	4815      	ldr	r0, [pc, #84]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000f36:	f000 fcd6 	bl	80018e6 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_RESET);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2110      	movs	r1, #16
 8000f3e:	4813      	ldr	r0, [pc, #76]	; (8000f8c <scan_seg7_led+0x1a8>)
 8000f40:	f000 fcd1 	bl	80018e6 <HAL_GPIO_WritePin>
			  display7SEG(seg7_led_buffer[seg7_led_order], GPIOB, a_1_Pin, b_1_Pin, c_1_Pin, d_1_Pin, e_1_Pin, f_1_Pin, g_1_Pin);
 8000f44:	4b10      	ldr	r3, [pc, #64]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a11      	ldr	r2, [pc, #68]	; (8000f90 <scan_seg7_led+0x1ac>)
 8000f4a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000f4e:	2340      	movs	r3, #64	; 0x40
 8000f50:	9304      	str	r3, [sp, #16]
 8000f52:	2320      	movs	r3, #32
 8000f54:	9303      	str	r3, [sp, #12]
 8000f56:	2310      	movs	r3, #16
 8000f58:	9302      	str	r3, [sp, #8]
 8000f5a:	2308      	movs	r3, #8
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	2304      	movs	r3, #4
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	2302      	movs	r3, #2
 8000f64:	2201      	movs	r2, #1
 8000f66:	490b      	ldr	r1, [pc, #44]	; (8000f94 <scan_seg7_led+0x1b0>)
 8000f68:	f7ff fd62 	bl	8000a30 <display7SEG>
			  seg7_led_order = 0;
 8000f6c:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <scan_seg7_led+0x1a4>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	601a      	str	r2, [r3, #0]
			  break;
 8000f72:	e000      	b.n	8000f76 <scan_seg7_led+0x192>
		 default:
			 break;
 8000f74:	bf00      	nop
		 }
		  set_seg7_led_timer(100);
 8000f76:	2064      	movs	r0, #100	; 0x64
 8000f78:	f000 f922 	bl	80011c0 <set_seg7_led_timer>
	  }
}
 8000f7c:	bf00      	nop
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000084 	.word	0x20000084
 8000f88:	20000078 	.word	0x20000078
 8000f8c:	40010800 	.word	0x40010800
 8000f90:	20000068 	.word	0x20000068
 8000f94:	40010c00 	.word	0x40010c00

08000f98 <turn_off_all_led>:
void turn_off_all_led() {
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, RED1_Pin, GPIO_PIN_SET);
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	2120      	movs	r1, #32
 8000fa0:	4810      	ldr	r0, [pc, #64]	; (8000fe4 <turn_off_all_led+0x4c>)
 8000fa2:	f000 fca0 	bl	80018e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, YELLOW1_Pin, GPIO_PIN_SET);
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	2140      	movs	r1, #64	; 0x40
 8000faa:	480e      	ldr	r0, [pc, #56]	; (8000fe4 <turn_off_all_led+0x4c>)
 8000fac:	f000 fc9b 	bl	80018e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GREEN1_Pin, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	2180      	movs	r1, #128	; 0x80
 8000fb4:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <turn_off_all_led+0x4c>)
 8000fb6:	f000 fc96 	bl	80018e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, RED2_Pin, GPIO_PIN_SET);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc0:	4808      	ldr	r0, [pc, #32]	; (8000fe4 <turn_off_all_led+0x4c>)
 8000fc2:	f000 fc90 	bl	80018e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, YELLOW2_Pin, GPIO_PIN_SET);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fcc:	4805      	ldr	r0, [pc, #20]	; (8000fe4 <turn_off_all_led+0x4c>)
 8000fce:	f000 fc8a 	bl	80018e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GREEN2_Pin, GPIO_PIN_SET);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fd8:	4802      	ldr	r0, [pc, #8]	; (8000fe4 <turn_off_all_led+0x4c>)
 8000fda:	f000 fc84 	bl	80018e6 <HAL_GPIO_WritePin>
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40010800 	.word	0x40010800

08000fe8 <blink>:
void blink() {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOA, RED1_Pin);
 8000fec:	2120      	movs	r1, #32
 8000fee:	480e      	ldr	r0, [pc, #56]	; (8001028 <blink+0x40>)
 8000ff0:	f000 fc91 	bl	8001916 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, RED2_Pin);
 8000ff4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ff8:	480b      	ldr	r0, [pc, #44]	; (8001028 <blink+0x40>)
 8000ffa:	f000 fc8c 	bl	8001916 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GREEN1_Pin);
 8000ffe:	2180      	movs	r1, #128	; 0x80
 8001000:	4809      	ldr	r0, [pc, #36]	; (8001028 <blink+0x40>)
 8001002:	f000 fc88 	bl	8001916 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, GREEN2_Pin);
 8001006:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800100a:	4807      	ldr	r0, [pc, #28]	; (8001028 <blink+0x40>)
 800100c:	f000 fc83 	bl	8001916 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, YELLOW1_Pin);
 8001010:	2140      	movs	r1, #64	; 0x40
 8001012:	4805      	ldr	r0, [pc, #20]	; (8001028 <blink+0x40>)
 8001014:	f000 fc7f 	bl	8001916 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOA, YELLOW2_Pin);
 8001018:	f44f 7100 	mov.w	r1, #512	; 0x200
 800101c:	4802      	ldr	r0, [pc, #8]	; (8001028 <blink+0x40>)
 800101e:	f000 fc7a 	bl	8001916 <HAL_GPIO_TogglePin>
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	40010800 	.word	0x40010800

0800102c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001030:	b672      	cpsid	i
}
 8001032:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001034:	e7fe      	b.n	8001034 <Error_Handler+0x8>
	...

08001038 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800103e:	4b15      	ldr	r3, [pc, #84]	; (8001094 <HAL_MspInit+0x5c>)
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	4a14      	ldr	r2, [pc, #80]	; (8001094 <HAL_MspInit+0x5c>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6193      	str	r3, [r2, #24]
 800104a:	4b12      	ldr	r3, [pc, #72]	; (8001094 <HAL_MspInit+0x5c>)
 800104c:	699b      	ldr	r3, [r3, #24]
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	4b0f      	ldr	r3, [pc, #60]	; (8001094 <HAL_MspInit+0x5c>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	4a0e      	ldr	r2, [pc, #56]	; (8001094 <HAL_MspInit+0x5c>)
 800105c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001060:	61d3      	str	r3, [r2, #28]
 8001062:	4b0c      	ldr	r3, [pc, #48]	; (8001094 <HAL_MspInit+0x5c>)
 8001064:	69db      	ldr	r3, [r3, #28]
 8001066:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106a:	607b      	str	r3, [r7, #4]
 800106c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800106e:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <HAL_MspInit+0x60>)
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	4a04      	ldr	r2, [pc, #16]	; (8001098 <HAL_MspInit+0x60>)
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800108a:	bf00      	nop
 800108c:	3714      	adds	r7, #20
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr
 8001094:	40021000 	.word	0x40021000
 8001098:	40010000 	.word	0x40010000

0800109c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010ac:	d113      	bne.n	80010d6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ae:	4b0c      	ldr	r3, [pc, #48]	; (80010e0 <HAL_TIM_Base_MspInit+0x44>)
 80010b0:	69db      	ldr	r3, [r3, #28]
 80010b2:	4a0b      	ldr	r2, [pc, #44]	; (80010e0 <HAL_TIM_Base_MspInit+0x44>)
 80010b4:	f043 0301 	orr.w	r3, r3, #1
 80010b8:	61d3      	str	r3, [r2, #28]
 80010ba:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <HAL_TIM_Base_MspInit+0x44>)
 80010bc:	69db      	ldr	r3, [r3, #28]
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	60fb      	str	r3, [r7, #12]
 80010c4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2100      	movs	r1, #0
 80010ca:	201c      	movs	r0, #28
 80010cc:	f000 fa43 	bl	8001556 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80010d0:	201c      	movs	r0, #28
 80010d2:	f000 fa5c 	bl	800158e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010d6:	bf00      	nop
 80010d8:	3710      	adds	r7, #16
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000

080010e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80010e8:	e7fe      	b.n	80010e8 <NMI_Handler+0x4>

080010ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ea:	b480      	push	{r7}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ee:	e7fe      	b.n	80010ee <HardFault_Handler+0x4>

080010f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010f4:	e7fe      	b.n	80010f4 <MemManage_Handler+0x4>

080010f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010f6:	b480      	push	{r7}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010fa:	e7fe      	b.n	80010fa <BusFault_Handler+0x4>

080010fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010fc:	b480      	push	{r7}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001100:	e7fe      	b.n	8001100 <UsageFault_Handler+0x4>

08001102 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001102:	b480      	push	{r7}
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	46bd      	mov	sp, r7
 800110a:	bc80      	pop	{r7}
 800110c:	4770      	bx	lr

0800110e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001112:	bf00      	nop
 8001114:	46bd      	mov	sp, r7
 8001116:	bc80      	pop	{r7}
 8001118:	4770      	bx	lr

0800111a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr

08001126 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001126:	b580      	push	{r7, lr}
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800112a:	f000 f921 	bl	8001370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001138:	4802      	ldr	r0, [pc, #8]	; (8001144 <TIM2_IRQHandler+0x10>)
 800113a:	f001 f889 	bl	8002250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800113e:	bf00      	nop
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	20000090 	.word	0x20000090

08001148 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800114c:	bf00      	nop
 800114e:	46bd      	mov	sp, r7
 8001150:	bc80      	pop	{r7}
 8001152:	4770      	bx	lr

08001154 <set_Trafic_Timer>:
trafic_flag = 0;
trafic_counter = 0;
seg7_flag = 0;
seg7_counter = 0;

void set_Trafic_Timer(int duration) {
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
	trafic_counter = duration / TIMER_CYCLE;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a08      	ldr	r2, [pc, #32]	; (8001180 <set_Trafic_Timer+0x2c>)
 8001160:	fb82 1203 	smull	r1, r2, r2, r3
 8001164:	1092      	asrs	r2, r2, #2
 8001166:	17db      	asrs	r3, r3, #31
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	4a06      	ldr	r2, [pc, #24]	; (8001184 <set_Trafic_Timer+0x30>)
 800116c:	6013      	str	r3, [r2, #0]
	trafic_flag = 0;
 800116e:	4b06      	ldr	r3, [pc, #24]	; (8001188 <set_Trafic_Timer+0x34>)
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	66666667 	.word	0x66666667
 8001184:	20000080 	.word	0x20000080
 8001188:	2000007c 	.word	0x2000007c

0800118c <Trafic_Timer_Run>:

void Trafic_Timer_Run() {
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
	if (trafic_counter > 0) {
 8001190:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <Trafic_Timer_Run+0x2c>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	dd0b      	ble.n	80011b0 <Trafic_Timer_Run+0x24>
		trafic_counter--;
 8001198:	4b07      	ldr	r3, [pc, #28]	; (80011b8 <Trafic_Timer_Run+0x2c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3b01      	subs	r3, #1
 800119e:	4a06      	ldr	r2, [pc, #24]	; (80011b8 <Trafic_Timer_Run+0x2c>)
 80011a0:	6013      	str	r3, [r2, #0]
		if (trafic_counter == 0) {
 80011a2:	4b05      	ldr	r3, [pc, #20]	; (80011b8 <Trafic_Timer_Run+0x2c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d102      	bne.n	80011b0 <Trafic_Timer_Run+0x24>
			trafic_flag = 1;
 80011aa:	4b04      	ldr	r3, [pc, #16]	; (80011bc <Trafic_Timer_Run+0x30>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	601a      	str	r2, [r3, #0]
		}
	}
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr
 80011b8:	20000080 	.word	0x20000080
 80011bc:	2000007c 	.word	0x2000007c

080011c0 <set_seg7_led_timer>:

void set_seg7_led_timer(int duration) {
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	seg7_counter = duration / TIMER_CYCLE;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a08      	ldr	r2, [pc, #32]	; (80011ec <set_seg7_led_timer+0x2c>)
 80011cc:	fb82 1203 	smull	r1, r2, r2, r3
 80011d0:	1092      	asrs	r2, r2, #2
 80011d2:	17db      	asrs	r3, r3, #31
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	4a06      	ldr	r2, [pc, #24]	; (80011f0 <set_seg7_led_timer+0x30>)
 80011d8:	6013      	str	r3, [r2, #0]
	seg7_flag = 0;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <set_seg7_led_timer+0x34>)
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bc80      	pop	{r7}
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	66666667 	.word	0x66666667
 80011f0:	20000088 	.word	0x20000088
 80011f4:	20000084 	.word	0x20000084

080011f8 <seg7_led_timer_run>:
void seg7_led_timer_run() {
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
	if (seg7_counter > 0) {
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <seg7_led_timer_run+0x2c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	dd0b      	ble.n	800121c <seg7_led_timer_run+0x24>
		seg7_counter--;
 8001204:	4b07      	ldr	r3, [pc, #28]	; (8001224 <seg7_led_timer_run+0x2c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	3b01      	subs	r3, #1
 800120a:	4a06      	ldr	r2, [pc, #24]	; (8001224 <seg7_led_timer_run+0x2c>)
 800120c:	6013      	str	r3, [r2, #0]
		if (seg7_counter == 0) {
 800120e:	4b05      	ldr	r3, [pc, #20]	; (8001224 <seg7_led_timer_run+0x2c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d102      	bne.n	800121c <seg7_led_timer_run+0x24>
			seg7_flag = 1;
 8001216:	4b04      	ldr	r3, [pc, #16]	; (8001228 <seg7_led_timer_run+0x30>)
 8001218:	2201      	movs	r2, #1
 800121a:	601a      	str	r2, [r3, #0]
		}
	}
}
 800121c:	bf00      	nop
 800121e:	46bd      	mov	sp, r7
 8001220:	bc80      	pop	{r7}
 8001222:	4770      	bx	lr
 8001224:	20000088 	.word	0x20000088
 8001228:	20000084 	.word	0x20000084

0800122c <set_blink_timer>:

void set_blink_timer(int duration) {
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	blink_counter = duration / TIMER_CYCLE;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a08      	ldr	r2, [pc, #32]	; (8001258 <set_blink_timer+0x2c>)
 8001238:	fb82 1203 	smull	r1, r2, r2, r3
 800123c:	1092      	asrs	r2, r2, #2
 800123e:	17db      	asrs	r3, r3, #31
 8001240:	1ad3      	subs	r3, r2, r3
 8001242:	4a06      	ldr	r2, [pc, #24]	; (800125c <set_blink_timer+0x30>)
 8001244:	6013      	str	r3, [r2, #0]
	blink_flag = 0;
 8001246:	4b06      	ldr	r3, [pc, #24]	; (8001260 <set_blink_timer+0x34>)
 8001248:	2200      	movs	r2, #0
 800124a:	601a      	str	r2, [r3, #0]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	66666667 	.word	0x66666667
 800125c:	2000008c 	.word	0x2000008c
 8001260:	200000d8 	.word	0x200000d8

08001264 <blink_timer_run>:
void blink_timer_run() {
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
	if (blink_counter > 0) {
 8001268:	4b09      	ldr	r3, [pc, #36]	; (8001290 <blink_timer_run+0x2c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	2b00      	cmp	r3, #0
 800126e:	dd0b      	ble.n	8001288 <blink_timer_run+0x24>
		blink_counter--;
 8001270:	4b07      	ldr	r3, [pc, #28]	; (8001290 <blink_timer_run+0x2c>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3b01      	subs	r3, #1
 8001276:	4a06      	ldr	r2, [pc, #24]	; (8001290 <blink_timer_run+0x2c>)
 8001278:	6013      	str	r3, [r2, #0]
		if (blink_counter == 0) {
 800127a:	4b05      	ldr	r3, [pc, #20]	; (8001290 <blink_timer_run+0x2c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d102      	bne.n	8001288 <blink_timer_run+0x24>
			blink_flag = 1;
 8001282:	4b04      	ldr	r3, [pc, #16]	; (8001294 <blink_timer_run+0x30>)
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr
 8001290:	2000008c 	.word	0x2000008c
 8001294:	200000d8 	.word	0x200000d8

08001298 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001298:	480c      	ldr	r0, [pc, #48]	; (80012cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800129a:	490d      	ldr	r1, [pc, #52]	; (80012d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800129c:	4a0d      	ldr	r2, [pc, #52]	; (80012d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800129e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012a0:	e002      	b.n	80012a8 <LoopCopyDataInit>

080012a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012a6:	3304      	adds	r3, #4

080012a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012ac:	d3f9      	bcc.n	80012a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ae:	4a0a      	ldr	r2, [pc, #40]	; (80012d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012b0:	4c0a      	ldr	r4, [pc, #40]	; (80012dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012b4:	e001      	b.n	80012ba <LoopFillZerobss>

080012b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012b8:	3204      	adds	r2, #4

080012ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012bc:	d3fb      	bcc.n	80012b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012be:	f7ff ff43 	bl	8001148 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012c2:	f001 fb0d 	bl	80028e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012c6:	f7fe fffb 	bl	80002c0 <main>
  bx lr
 80012ca:	4770      	bx	lr
  ldr r0, =_sdata
 80012cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012d0:	20000040 	.word	0x20000040
  ldr r2, =_sidata
 80012d4:	08002978 	.word	0x08002978
  ldr r2, =_sbss
 80012d8:	20000040 	.word	0x20000040
  ldr r4, =_ebss
 80012dc:	200000e0 	.word	0x200000e0

080012e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012e0:	e7fe      	b.n	80012e0 <ADC1_2_IRQHandler>
	...

080012e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e8:	4b08      	ldr	r3, [pc, #32]	; (800130c <HAL_Init+0x28>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a07      	ldr	r2, [pc, #28]	; (800130c <HAL_Init+0x28>)
 80012ee:	f043 0310 	orr.w	r3, r3, #16
 80012f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f4:	2003      	movs	r0, #3
 80012f6:	f000 f923 	bl	8001540 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012fa:	200f      	movs	r0, #15
 80012fc:	f000 f808 	bl	8001310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001300:	f7ff fe9a 	bl	8001038 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001304:	2300      	movs	r3, #0
}
 8001306:	4618      	mov	r0, r3
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40022000 	.word	0x40022000

08001310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001318:	4b12      	ldr	r3, [pc, #72]	; (8001364 <HAL_InitTick+0x54>)
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <HAL_InitTick+0x58>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4619      	mov	r1, r3
 8001322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001326:	fbb3 f3f1 	udiv	r3, r3, r1
 800132a:	fbb2 f3f3 	udiv	r3, r2, r3
 800132e:	4618      	mov	r0, r3
 8001330:	f000 f93b 	bl	80015aa <HAL_SYSTICK_Config>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e00e      	b.n	800135c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2b0f      	cmp	r3, #15
 8001342:	d80a      	bhi.n	800135a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001344:	2200      	movs	r2, #0
 8001346:	6879      	ldr	r1, [r7, #4]
 8001348:	f04f 30ff 	mov.w	r0, #4294967295
 800134c:	f000 f903 	bl	8001556 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001350:	4a06      	ldr	r2, [pc, #24]	; (800136c <HAL_InitTick+0x5c>)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001356:	2300      	movs	r3, #0
 8001358:	e000      	b.n	800135c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
}
 800135c:	4618      	mov	r0, r3
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000034 	.word	0x20000034
 8001368:	2000003c 	.word	0x2000003c
 800136c:	20000038 	.word	0x20000038

08001370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001374:	4b05      	ldr	r3, [pc, #20]	; (800138c <HAL_IncTick+0x1c>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	461a      	mov	r2, r3
 800137a:	4b05      	ldr	r3, [pc, #20]	; (8001390 <HAL_IncTick+0x20>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4413      	add	r3, r2
 8001380:	4a03      	ldr	r2, [pc, #12]	; (8001390 <HAL_IncTick+0x20>)
 8001382:	6013      	str	r3, [r2, #0]
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	2000003c 	.word	0x2000003c
 8001390:	200000dc 	.word	0x200000dc

08001394 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return uwTick;
 8001398:	4b02      	ldr	r3, [pc, #8]	; (80013a4 <HAL_GetTick+0x10>)
 800139a:	681b      	ldr	r3, [r3, #0]
}
 800139c:	4618      	mov	r0, r3
 800139e:	46bd      	mov	sp, r7
 80013a0:	bc80      	pop	{r7}
 80013a2:	4770      	bx	lr
 80013a4:	200000dc 	.word	0x200000dc

080013a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f003 0307 	and.w	r3, r3, #7
 80013b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <__NVIC_SetPriorityGrouping+0x44>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013be:	68ba      	ldr	r2, [r7, #8]
 80013c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013c4:	4013      	ands	r3, r2
 80013c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013da:	4a04      	ldr	r2, [pc, #16]	; (80013ec <__NVIC_SetPriorityGrouping+0x44>)
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	60d3      	str	r3, [r2, #12]
}
 80013e0:	bf00      	nop
 80013e2:	3714      	adds	r7, #20
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bc80      	pop	{r7}
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013f0:	b480      	push	{r7}
 80013f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f4:	4b04      	ldr	r3, [pc, #16]	; (8001408 <__NVIC_GetPriorityGrouping+0x18>)
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	0a1b      	lsrs	r3, r3, #8
 80013fa:	f003 0307 	and.w	r3, r3, #7
}
 80013fe:	4618      	mov	r0, r3
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800141a:	2b00      	cmp	r3, #0
 800141c:	db0b      	blt.n	8001436 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800141e:	79fb      	ldrb	r3, [r7, #7]
 8001420:	f003 021f 	and.w	r2, r3, #31
 8001424:	4906      	ldr	r1, [pc, #24]	; (8001440 <__NVIC_EnableIRQ+0x34>)
 8001426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142a:	095b      	lsrs	r3, r3, #5
 800142c:	2001      	movs	r0, #1
 800142e:	fa00 f202 	lsl.w	r2, r0, r2
 8001432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001436:	bf00      	nop
 8001438:	370c      	adds	r7, #12
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	e000e100 	.word	0xe000e100

08001444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	6039      	str	r1, [r7, #0]
 800144e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	2b00      	cmp	r3, #0
 8001456:	db0a      	blt.n	800146e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	b2da      	uxtb	r2, r3
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <__NVIC_SetPriority+0x4c>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	0112      	lsls	r2, r2, #4
 8001464:	b2d2      	uxtb	r2, r2
 8001466:	440b      	add	r3, r1
 8001468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800146c:	e00a      	b.n	8001484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4908      	ldr	r1, [pc, #32]	; (8001494 <__NVIC_SetPriority+0x50>)
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	3b04      	subs	r3, #4
 800147c:	0112      	lsls	r2, r2, #4
 800147e:	b2d2      	uxtb	r2, r2
 8001480:	440b      	add	r3, r1
 8001482:	761a      	strb	r2, [r3, #24]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	bc80      	pop	{r7}
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000e100 	.word	0xe000e100
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001498:	b480      	push	{r7}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f1c3 0307 	rsb	r3, r3, #7
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	bf28      	it	cs
 80014b6:	2304      	movcs	r3, #4
 80014b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3304      	adds	r3, #4
 80014be:	2b06      	cmp	r3, #6
 80014c0:	d902      	bls.n	80014c8 <NVIC_EncodePriority+0x30>
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3b03      	subs	r3, #3
 80014c6:	e000      	b.n	80014ca <NVIC_EncodePriority+0x32>
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43da      	mvns	r2, r3
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	401a      	ands	r2, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43d9      	mvns	r1, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	4313      	orrs	r3, r2
         );
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3724      	adds	r7, #36	; 0x24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr

080014fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3b01      	subs	r3, #1
 8001508:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800150c:	d301      	bcc.n	8001512 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800150e:	2301      	movs	r3, #1
 8001510:	e00f      	b.n	8001532 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001512:	4a0a      	ldr	r2, [pc, #40]	; (800153c <SysTick_Config+0x40>)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	3b01      	subs	r3, #1
 8001518:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800151a:	210f      	movs	r1, #15
 800151c:	f04f 30ff 	mov.w	r0, #4294967295
 8001520:	f7ff ff90 	bl	8001444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001524:	4b05      	ldr	r3, [pc, #20]	; (800153c <SysTick_Config+0x40>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152a:	4b04      	ldr	r3, [pc, #16]	; (800153c <SysTick_Config+0x40>)
 800152c:	2207      	movs	r2, #7
 800152e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	3708      	adds	r7, #8
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	e000e010 	.word	0xe000e010

08001540 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f7ff ff2d 	bl	80013a8 <__NVIC_SetPriorityGrouping>
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001556:	b580      	push	{r7, lr}
 8001558:	b086      	sub	sp, #24
 800155a:	af00      	add	r7, sp, #0
 800155c:	4603      	mov	r3, r0
 800155e:	60b9      	str	r1, [r7, #8]
 8001560:	607a      	str	r2, [r7, #4]
 8001562:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001564:	2300      	movs	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001568:	f7ff ff42 	bl	80013f0 <__NVIC_GetPriorityGrouping>
 800156c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800156e:	687a      	ldr	r2, [r7, #4]
 8001570:	68b9      	ldr	r1, [r7, #8]
 8001572:	6978      	ldr	r0, [r7, #20]
 8001574:	f7ff ff90 	bl	8001498 <NVIC_EncodePriority>
 8001578:	4602      	mov	r2, r0
 800157a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800157e:	4611      	mov	r1, r2
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff ff5f 	bl	8001444 <__NVIC_SetPriority>
}
 8001586:	bf00      	nop
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}

0800158e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800158e:	b580      	push	{r7, lr}
 8001590:	b082      	sub	sp, #8
 8001592:	af00      	add	r7, sp, #0
 8001594:	4603      	mov	r3, r0
 8001596:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001598:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff35 	bl	800140c <__NVIC_EnableIRQ>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	f7ff ffa2 	bl	80014fc <SysTick_Config>
 80015b8:	4603      	mov	r3, r0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3708      	adds	r7, #8
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
	...

080015c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b08b      	sub	sp, #44	; 0x2c
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
 80015cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ce:	2300      	movs	r3, #0
 80015d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015d2:	2300      	movs	r3, #0
 80015d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015d6:	e148      	b.n	800186a <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015d8:	2201      	movs	r2, #1
 80015da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	69fa      	ldr	r2, [r7, #28]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015ec:	69ba      	ldr	r2, [r7, #24]
 80015ee:	69fb      	ldr	r3, [r7, #28]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	f040 8137 	bne.w	8001864 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	4aa3      	ldr	r2, [pc, #652]	; (8001888 <HAL_GPIO_Init+0x2c4>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d05e      	beq.n	80016be <HAL_GPIO_Init+0xfa>
 8001600:	4aa1      	ldr	r2, [pc, #644]	; (8001888 <HAL_GPIO_Init+0x2c4>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d875      	bhi.n	80016f2 <HAL_GPIO_Init+0x12e>
 8001606:	4aa1      	ldr	r2, [pc, #644]	; (800188c <HAL_GPIO_Init+0x2c8>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d058      	beq.n	80016be <HAL_GPIO_Init+0xfa>
 800160c:	4a9f      	ldr	r2, [pc, #636]	; (800188c <HAL_GPIO_Init+0x2c8>)
 800160e:	4293      	cmp	r3, r2
 8001610:	d86f      	bhi.n	80016f2 <HAL_GPIO_Init+0x12e>
 8001612:	4a9f      	ldr	r2, [pc, #636]	; (8001890 <HAL_GPIO_Init+0x2cc>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d052      	beq.n	80016be <HAL_GPIO_Init+0xfa>
 8001618:	4a9d      	ldr	r2, [pc, #628]	; (8001890 <HAL_GPIO_Init+0x2cc>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d869      	bhi.n	80016f2 <HAL_GPIO_Init+0x12e>
 800161e:	4a9d      	ldr	r2, [pc, #628]	; (8001894 <HAL_GPIO_Init+0x2d0>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d04c      	beq.n	80016be <HAL_GPIO_Init+0xfa>
 8001624:	4a9b      	ldr	r2, [pc, #620]	; (8001894 <HAL_GPIO_Init+0x2d0>)
 8001626:	4293      	cmp	r3, r2
 8001628:	d863      	bhi.n	80016f2 <HAL_GPIO_Init+0x12e>
 800162a:	4a9b      	ldr	r2, [pc, #620]	; (8001898 <HAL_GPIO_Init+0x2d4>)
 800162c:	4293      	cmp	r3, r2
 800162e:	d046      	beq.n	80016be <HAL_GPIO_Init+0xfa>
 8001630:	4a99      	ldr	r2, [pc, #612]	; (8001898 <HAL_GPIO_Init+0x2d4>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d85d      	bhi.n	80016f2 <HAL_GPIO_Init+0x12e>
 8001636:	2b12      	cmp	r3, #18
 8001638:	d82a      	bhi.n	8001690 <HAL_GPIO_Init+0xcc>
 800163a:	2b12      	cmp	r3, #18
 800163c:	d859      	bhi.n	80016f2 <HAL_GPIO_Init+0x12e>
 800163e:	a201      	add	r2, pc, #4	; (adr r2, 8001644 <HAL_GPIO_Init+0x80>)
 8001640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001644:	080016bf 	.word	0x080016bf
 8001648:	08001699 	.word	0x08001699
 800164c:	080016ab 	.word	0x080016ab
 8001650:	080016ed 	.word	0x080016ed
 8001654:	080016f3 	.word	0x080016f3
 8001658:	080016f3 	.word	0x080016f3
 800165c:	080016f3 	.word	0x080016f3
 8001660:	080016f3 	.word	0x080016f3
 8001664:	080016f3 	.word	0x080016f3
 8001668:	080016f3 	.word	0x080016f3
 800166c:	080016f3 	.word	0x080016f3
 8001670:	080016f3 	.word	0x080016f3
 8001674:	080016f3 	.word	0x080016f3
 8001678:	080016f3 	.word	0x080016f3
 800167c:	080016f3 	.word	0x080016f3
 8001680:	080016f3 	.word	0x080016f3
 8001684:	080016f3 	.word	0x080016f3
 8001688:	080016a1 	.word	0x080016a1
 800168c:	080016b5 	.word	0x080016b5
 8001690:	4a82      	ldr	r2, [pc, #520]	; (800189c <HAL_GPIO_Init+0x2d8>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d013      	beq.n	80016be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001696:	e02c      	b.n	80016f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	68db      	ldr	r3, [r3, #12]
 800169c:	623b      	str	r3, [r7, #32]
          break;
 800169e:	e029      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	3304      	adds	r3, #4
 80016a6:	623b      	str	r3, [r7, #32]
          break;
 80016a8:	e024      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	3308      	adds	r3, #8
 80016b0:	623b      	str	r3, [r7, #32]
          break;
 80016b2:	e01f      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	330c      	adds	r3, #12
 80016ba:	623b      	str	r3, [r7, #32]
          break;
 80016bc:	e01a      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d102      	bne.n	80016cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016c6:	2304      	movs	r3, #4
 80016c8:	623b      	str	r3, [r7, #32]
          break;
 80016ca:	e013      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	689b      	ldr	r3, [r3, #8]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d105      	bne.n	80016e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d4:	2308      	movs	r3, #8
 80016d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69fa      	ldr	r2, [r7, #28]
 80016dc:	611a      	str	r2, [r3, #16]
          break;
 80016de:	e009      	b.n	80016f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016e0:	2308      	movs	r3, #8
 80016e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69fa      	ldr	r2, [r7, #28]
 80016e8:	615a      	str	r2, [r3, #20]
          break;
 80016ea:	e003      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016ec:	2300      	movs	r3, #0
 80016ee:	623b      	str	r3, [r7, #32]
          break;
 80016f0:	e000      	b.n	80016f4 <HAL_GPIO_Init+0x130>
          break;
 80016f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016f4:	69bb      	ldr	r3, [r7, #24]
 80016f6:	2bff      	cmp	r3, #255	; 0xff
 80016f8:	d801      	bhi.n	80016fe <HAL_GPIO_Init+0x13a>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	e001      	b.n	8001702 <HAL_GPIO_Init+0x13e>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	3304      	adds	r3, #4
 8001702:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	2bff      	cmp	r3, #255	; 0xff
 8001708:	d802      	bhi.n	8001710 <HAL_GPIO_Init+0x14c>
 800170a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	e002      	b.n	8001716 <HAL_GPIO_Init+0x152>
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	3b08      	subs	r3, #8
 8001714:	009b      	lsls	r3, r3, #2
 8001716:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	210f      	movs	r1, #15
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	fa01 f303 	lsl.w	r3, r1, r3
 8001724:	43db      	mvns	r3, r3
 8001726:	401a      	ands	r2, r3
 8001728:	6a39      	ldr	r1, [r7, #32]
 800172a:	693b      	ldr	r3, [r7, #16]
 800172c:	fa01 f303 	lsl.w	r3, r1, r3
 8001730:	431a      	orrs	r2, r3
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173e:	2b00      	cmp	r3, #0
 8001740:	f000 8090 	beq.w	8001864 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001744:	4b56      	ldr	r3, [pc, #344]	; (80018a0 <HAL_GPIO_Init+0x2dc>)
 8001746:	699b      	ldr	r3, [r3, #24]
 8001748:	4a55      	ldr	r2, [pc, #340]	; (80018a0 <HAL_GPIO_Init+0x2dc>)
 800174a:	f043 0301 	orr.w	r3, r3, #1
 800174e:	6193      	str	r3, [r2, #24]
 8001750:	4b53      	ldr	r3, [pc, #332]	; (80018a0 <HAL_GPIO_Init+0x2dc>)
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800175c:	4a51      	ldr	r2, [pc, #324]	; (80018a4 <HAL_GPIO_Init+0x2e0>)
 800175e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001760:	089b      	lsrs	r3, r3, #2
 8001762:	3302      	adds	r3, #2
 8001764:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001768:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176c:	f003 0303 	and.w	r3, r3, #3
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	220f      	movs	r2, #15
 8001774:	fa02 f303 	lsl.w	r3, r2, r3
 8001778:	43db      	mvns	r3, r3
 800177a:	68fa      	ldr	r2, [r7, #12]
 800177c:	4013      	ands	r3, r2
 800177e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	4a49      	ldr	r2, [pc, #292]	; (80018a8 <HAL_GPIO_Init+0x2e4>)
 8001784:	4293      	cmp	r3, r2
 8001786:	d00d      	beq.n	80017a4 <HAL_GPIO_Init+0x1e0>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	4a48      	ldr	r2, [pc, #288]	; (80018ac <HAL_GPIO_Init+0x2e8>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d007      	beq.n	80017a0 <HAL_GPIO_Init+0x1dc>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4a47      	ldr	r2, [pc, #284]	; (80018b0 <HAL_GPIO_Init+0x2ec>)
 8001794:	4293      	cmp	r3, r2
 8001796:	d101      	bne.n	800179c <HAL_GPIO_Init+0x1d8>
 8001798:	2302      	movs	r3, #2
 800179a:	e004      	b.n	80017a6 <HAL_GPIO_Init+0x1e2>
 800179c:	2303      	movs	r3, #3
 800179e:	e002      	b.n	80017a6 <HAL_GPIO_Init+0x1e2>
 80017a0:	2301      	movs	r3, #1
 80017a2:	e000      	b.n	80017a6 <HAL_GPIO_Init+0x1e2>
 80017a4:	2300      	movs	r3, #0
 80017a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a8:	f002 0203 	and.w	r2, r2, #3
 80017ac:	0092      	lsls	r2, r2, #2
 80017ae:	4093      	lsls	r3, r2
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017b6:	493b      	ldr	r1, [pc, #236]	; (80018a4 <HAL_GPIO_Init+0x2e0>)
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	089b      	lsrs	r3, r3, #2
 80017bc:	3302      	adds	r3, #2
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d006      	beq.n	80017de <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017d0:	4b38      	ldr	r3, [pc, #224]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	4937      	ldr	r1, [pc, #220]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 80017d6:	69bb      	ldr	r3, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	600b      	str	r3, [r1, #0]
 80017dc:	e006      	b.n	80017ec <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017de:	4b35      	ldr	r3, [pc, #212]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	43db      	mvns	r3, r3
 80017e6:	4933      	ldr	r1, [pc, #204]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 80017e8:	4013      	ands	r3, r2
 80017ea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d006      	beq.n	8001806 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017f8:	4b2e      	ldr	r3, [pc, #184]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	492d      	ldr	r1, [pc, #180]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	604b      	str	r3, [r1, #4]
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001806:	4b2b      	ldr	r3, [pc, #172]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001808:	685a      	ldr	r2, [r3, #4]
 800180a:	69bb      	ldr	r3, [r7, #24]
 800180c:	43db      	mvns	r3, r3
 800180e:	4929      	ldr	r1, [pc, #164]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001810:	4013      	ands	r3, r2
 8001812:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d006      	beq.n	800182e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001820:	4b24      	ldr	r3, [pc, #144]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	4923      	ldr	r1, [pc, #140]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	608b      	str	r3, [r1, #8]
 800182c:	e006      	b.n	800183c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800182e:	4b21      	ldr	r3, [pc, #132]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001830:	689a      	ldr	r2, [r3, #8]
 8001832:	69bb      	ldr	r3, [r7, #24]
 8001834:	43db      	mvns	r3, r3
 8001836:	491f      	ldr	r1, [pc, #124]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001838:	4013      	ands	r3, r2
 800183a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d006      	beq.n	8001856 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001848:	4b1a      	ldr	r3, [pc, #104]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 800184a:	68da      	ldr	r2, [r3, #12]
 800184c:	4919      	ldr	r1, [pc, #100]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 800184e:	69bb      	ldr	r3, [r7, #24]
 8001850:	4313      	orrs	r3, r2
 8001852:	60cb      	str	r3, [r1, #12]
 8001854:	e006      	b.n	8001864 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001856:	4b17      	ldr	r3, [pc, #92]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001858:	68da      	ldr	r2, [r3, #12]
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	43db      	mvns	r3, r3
 800185e:	4915      	ldr	r1, [pc, #84]	; (80018b4 <HAL_GPIO_Init+0x2f0>)
 8001860:	4013      	ands	r3, r2
 8001862:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001866:	3301      	adds	r3, #1
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	fa22 f303 	lsr.w	r3, r2, r3
 8001874:	2b00      	cmp	r3, #0
 8001876:	f47f aeaf 	bne.w	80015d8 <HAL_GPIO_Init+0x14>
  }
}
 800187a:	bf00      	nop
 800187c:	bf00      	nop
 800187e:	372c      	adds	r7, #44	; 0x2c
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	10320000 	.word	0x10320000
 800188c:	10310000 	.word	0x10310000
 8001890:	10220000 	.word	0x10220000
 8001894:	10210000 	.word	0x10210000
 8001898:	10120000 	.word	0x10120000
 800189c:	10110000 	.word	0x10110000
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010000 	.word	0x40010000
 80018a8:	40010800 	.word	0x40010800
 80018ac:	40010c00 	.word	0x40010c00
 80018b0:	40011000 	.word	0x40011000
 80018b4:	40010400 	.word	0x40010400

080018b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	460b      	mov	r3, r1
 80018c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	887b      	ldrh	r3, [r7, #2]
 80018ca:	4013      	ands	r3, r2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d002      	beq.n	80018d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80018d0:	2301      	movs	r3, #1
 80018d2:	73fb      	strb	r3, [r7, #15]
 80018d4:	e001      	b.n	80018da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80018d6:	2300      	movs	r3, #0
 80018d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80018da:	7bfb      	ldrb	r3, [r7, #15]
}
 80018dc:	4618      	mov	r0, r3
 80018de:	3714      	adds	r7, #20
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr

080018e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018e6:	b480      	push	{r7}
 80018e8:	b083      	sub	sp, #12
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
 80018ee:	460b      	mov	r3, r1
 80018f0:	807b      	strh	r3, [r7, #2]
 80018f2:	4613      	mov	r3, r2
 80018f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018f6:	787b      	ldrb	r3, [r7, #1]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d003      	beq.n	8001904 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018fc:	887a      	ldrh	r2, [r7, #2]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001902:	e003      	b.n	800190c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001904:	887b      	ldrh	r3, [r7, #2]
 8001906:	041a      	lsls	r2, r3, #16
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	611a      	str	r2, [r3, #16]
}
 800190c:	bf00      	nop
 800190e:	370c      	adds	r7, #12
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001916:	b480      	push	{r7}
 8001918:	b085      	sub	sp, #20
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	460b      	mov	r3, r1
 8001920:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	68db      	ldr	r3, [r3, #12]
 8001926:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001928:	887a      	ldrh	r2, [r7, #2]
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	4013      	ands	r3, r2
 800192e:	041a      	lsls	r2, r3, #16
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	43d9      	mvns	r1, r3
 8001934:	887b      	ldrh	r3, [r7, #2]
 8001936:	400b      	ands	r3, r1
 8001938:	431a      	orrs	r2, r3
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	611a      	str	r2, [r3, #16]
}
 800193e:	bf00      	nop
 8001940:	3714      	adds	r7, #20
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr

08001948 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e26c      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	f000 8087 	beq.w	8001a76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001968:	4b92      	ldr	r3, [pc, #584]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 030c 	and.w	r3, r3, #12
 8001970:	2b04      	cmp	r3, #4
 8001972:	d00c      	beq.n	800198e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001974:	4b8f      	ldr	r3, [pc, #572]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b08      	cmp	r3, #8
 800197e:	d112      	bne.n	80019a6 <HAL_RCC_OscConfig+0x5e>
 8001980:	4b8c      	ldr	r3, [pc, #560]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001988:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800198c:	d10b      	bne.n	80019a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800198e:	4b89      	ldr	r3, [pc, #548]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d06c      	beq.n	8001a74 <HAL_RCC_OscConfig+0x12c>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d168      	bne.n	8001a74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019a2:	2301      	movs	r3, #1
 80019a4:	e246      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ae:	d106      	bne.n	80019be <HAL_RCC_OscConfig+0x76>
 80019b0:	4b80      	ldr	r3, [pc, #512]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4a7f      	ldr	r2, [pc, #508]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019ba:	6013      	str	r3, [r2, #0]
 80019bc:	e02e      	b.n	8001a1c <HAL_RCC_OscConfig+0xd4>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x98>
 80019c6:	4b7b      	ldr	r3, [pc, #492]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a7a      	ldr	r2, [pc, #488]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	4b78      	ldr	r3, [pc, #480]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a77      	ldr	r2, [pc, #476]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e01d      	b.n	8001a1c <HAL_RCC_OscConfig+0xd4>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019e8:	d10c      	bne.n	8001a04 <HAL_RCC_OscConfig+0xbc>
 80019ea:	4b72      	ldr	r3, [pc, #456]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4a71      	ldr	r2, [pc, #452]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019f4:	6013      	str	r3, [r2, #0]
 80019f6:	4b6f      	ldr	r3, [pc, #444]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a6e      	ldr	r2, [pc, #440]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	e00b      	b.n	8001a1c <HAL_RCC_OscConfig+0xd4>
 8001a04:	4b6b      	ldr	r3, [pc, #428]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a6a      	ldr	r2, [pc, #424]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a0e:	6013      	str	r3, [r2, #0]
 8001a10:	4b68      	ldr	r3, [pc, #416]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a67      	ldr	r2, [pc, #412]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a1a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d013      	beq.n	8001a4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a24:	f7ff fcb6 	bl	8001394 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a2a:	e008      	b.n	8001a3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a2c:	f7ff fcb2 	bl	8001394 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	2b64      	cmp	r3, #100	; 0x64
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e1fa      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3e:	4b5d      	ldr	r3, [pc, #372]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f0      	beq.n	8001a2c <HAL_RCC_OscConfig+0xe4>
 8001a4a:	e014      	b.n	8001a76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a4c:	f7ff fca2 	bl	8001394 <HAL_GetTick>
 8001a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a54:	f7ff fc9e 	bl	8001394 <HAL_GetTick>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	2b64      	cmp	r3, #100	; 0x64
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e1e6      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a66:	4b53      	ldr	r3, [pc, #332]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1f0      	bne.n	8001a54 <HAL_RCC_OscConfig+0x10c>
 8001a72:	e000      	b.n	8001a76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0302 	and.w	r3, r3, #2
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d063      	beq.n	8001b4a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a82:	4b4c      	ldr	r3, [pc, #304]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f003 030c 	and.w	r3, r3, #12
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d00b      	beq.n	8001aa6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a8e:	4b49      	ldr	r3, [pc, #292]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f003 030c 	and.w	r3, r3, #12
 8001a96:	2b08      	cmp	r3, #8
 8001a98:	d11c      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x18c>
 8001a9a:	4b46      	ldr	r3, [pc, #280]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d116      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aa6:	4b43      	ldr	r3, [pc, #268]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <HAL_RCC_OscConfig+0x176>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d001      	beq.n	8001abe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e1ba      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001abe:	4b3d      	ldr	r3, [pc, #244]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	4939      	ldr	r1, [pc, #228]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ad2:	e03a      	b.n	8001b4a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	691b      	ldr	r3, [r3, #16]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d020      	beq.n	8001b1e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001adc:	4b36      	ldr	r3, [pc, #216]	; (8001bb8 <HAL_RCC_OscConfig+0x270>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae2:	f7ff fc57 	bl	8001394 <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001aea:	f7ff fc53 	bl	8001394 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e19b      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afc:	4b2d      	ldr	r3, [pc, #180]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0f0      	beq.n	8001aea <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b08:	4b2a      	ldr	r3, [pc, #168]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	4927      	ldr	r1, [pc, #156]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	600b      	str	r3, [r1, #0]
 8001b1c:	e015      	b.n	8001b4a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b1e:	4b26      	ldr	r3, [pc, #152]	; (8001bb8 <HAL_RCC_OscConfig+0x270>)
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7ff fc36 	bl	8001394 <HAL_GetTick>
 8001b28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b2a:	e008      	b.n	8001b3e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b2c:	f7ff fc32 	bl	8001394 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e17a      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b3e:	4b1d      	ldr	r3, [pc, #116]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1f0      	bne.n	8001b2c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0308 	and.w	r3, r3, #8
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d03a      	beq.n	8001bcc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d019      	beq.n	8001b92 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b5e:	4b17      	ldr	r3, [pc, #92]	; (8001bbc <HAL_RCC_OscConfig+0x274>)
 8001b60:	2201      	movs	r2, #1
 8001b62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b64:	f7ff fc16 	bl	8001394 <HAL_GetTick>
 8001b68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b6a:	e008      	b.n	8001b7e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b6c:	f7ff fc12 	bl	8001394 <HAL_GetTick>
 8001b70:	4602      	mov	r2, r0
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	1ad3      	subs	r3, r2, r3
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d901      	bls.n	8001b7e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	e15a      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b7e:	4b0d      	ldr	r3, [pc, #52]	; (8001bb4 <HAL_RCC_OscConfig+0x26c>)
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d0f0      	beq.n	8001b6c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b8a:	2001      	movs	r0, #1
 8001b8c:	f000 faa6 	bl	80020dc <RCC_Delay>
 8001b90:	e01c      	b.n	8001bcc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b92:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <HAL_RCC_OscConfig+0x274>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b98:	f7ff fbfc 	bl	8001394 <HAL_GetTick>
 8001b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b9e:	e00f      	b.n	8001bc0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ba0:	f7ff fbf8 	bl	8001394 <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	2b02      	cmp	r3, #2
 8001bac:	d908      	bls.n	8001bc0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e140      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
 8001bb2:	bf00      	nop
 8001bb4:	40021000 	.word	0x40021000
 8001bb8:	42420000 	.word	0x42420000
 8001bbc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bc0:	4b9e      	ldr	r3, [pc, #632]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001bc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bc4:	f003 0302 	and.w	r3, r3, #2
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1e9      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	f000 80a6 	beq.w	8001d26 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bde:	4b97      	ldr	r3, [pc, #604]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d10d      	bne.n	8001c06 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bea:	4b94      	ldr	r3, [pc, #592]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	4a93      	ldr	r2, [pc, #588]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bf4:	61d3      	str	r3, [r2, #28]
 8001bf6:	4b91      	ldr	r3, [pc, #580]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c02:	2301      	movs	r3, #1
 8001c04:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c06:	4b8e      	ldr	r3, [pc, #568]	; (8001e40 <HAL_RCC_OscConfig+0x4f8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d118      	bne.n	8001c44 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c12:	4b8b      	ldr	r3, [pc, #556]	; (8001e40 <HAL_RCC_OscConfig+0x4f8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a8a      	ldr	r2, [pc, #552]	; (8001e40 <HAL_RCC_OscConfig+0x4f8>)
 8001c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c1e:	f7ff fbb9 	bl	8001394 <HAL_GetTick>
 8001c22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c24:	e008      	b.n	8001c38 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c26:	f7ff fbb5 	bl	8001394 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b64      	cmp	r3, #100	; 0x64
 8001c32:	d901      	bls.n	8001c38 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c34:	2303      	movs	r3, #3
 8001c36:	e0fd      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c38:	4b81      	ldr	r3, [pc, #516]	; (8001e40 <HAL_RCC_OscConfig+0x4f8>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d0f0      	beq.n	8001c26 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68db      	ldr	r3, [r3, #12]
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d106      	bne.n	8001c5a <HAL_RCC_OscConfig+0x312>
 8001c4c:	4b7b      	ldr	r3, [pc, #492]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	4a7a      	ldr	r2, [pc, #488]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	6213      	str	r3, [r2, #32]
 8001c58:	e02d      	b.n	8001cb6 <HAL_RCC_OscConfig+0x36e>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d10c      	bne.n	8001c7c <HAL_RCC_OscConfig+0x334>
 8001c62:	4b76      	ldr	r3, [pc, #472]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c64:	6a1b      	ldr	r3, [r3, #32]
 8001c66:	4a75      	ldr	r2, [pc, #468]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c68:	f023 0301 	bic.w	r3, r3, #1
 8001c6c:	6213      	str	r3, [r2, #32]
 8001c6e:	4b73      	ldr	r3, [pc, #460]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	4a72      	ldr	r2, [pc, #456]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c74:	f023 0304 	bic.w	r3, r3, #4
 8001c78:	6213      	str	r3, [r2, #32]
 8001c7a:	e01c      	b.n	8001cb6 <HAL_RCC_OscConfig+0x36e>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	68db      	ldr	r3, [r3, #12]
 8001c80:	2b05      	cmp	r3, #5
 8001c82:	d10c      	bne.n	8001c9e <HAL_RCC_OscConfig+0x356>
 8001c84:	4b6d      	ldr	r3, [pc, #436]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c86:	6a1b      	ldr	r3, [r3, #32]
 8001c88:	4a6c      	ldr	r2, [pc, #432]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	6213      	str	r3, [r2, #32]
 8001c90:	4b6a      	ldr	r3, [pc, #424]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	4a69      	ldr	r2, [pc, #420]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001c96:	f043 0301 	orr.w	r3, r3, #1
 8001c9a:	6213      	str	r3, [r2, #32]
 8001c9c:	e00b      	b.n	8001cb6 <HAL_RCC_OscConfig+0x36e>
 8001c9e:	4b67      	ldr	r3, [pc, #412]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001ca0:	6a1b      	ldr	r3, [r3, #32]
 8001ca2:	4a66      	ldr	r2, [pc, #408]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001ca4:	f023 0301 	bic.w	r3, r3, #1
 8001ca8:	6213      	str	r3, [r2, #32]
 8001caa:	4b64      	ldr	r3, [pc, #400]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	4a63      	ldr	r2, [pc, #396]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001cb0:	f023 0304 	bic.w	r3, r3, #4
 8001cb4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d015      	beq.n	8001cea <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cbe:	f7ff fb69 	bl	8001394 <HAL_GetTick>
 8001cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cc4:	e00a      	b.n	8001cdc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc6:	f7ff fb65 	bl	8001394 <HAL_GetTick>
 8001cca:	4602      	mov	r2, r0
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e0ab      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cdc:	4b57      	ldr	r3, [pc, #348]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001cde:	6a1b      	ldr	r3, [r3, #32]
 8001ce0:	f003 0302 	and.w	r3, r3, #2
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d0ee      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x37e>
 8001ce8:	e014      	b.n	8001d14 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cea:	f7ff fb53 	bl	8001394 <HAL_GetTick>
 8001cee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cf0:	e00a      	b.n	8001d08 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf2:	f7ff fb4f 	bl	8001394 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e095      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d08:	4b4c      	ldr	r3, [pc, #304]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d0a:	6a1b      	ldr	r3, [r3, #32]
 8001d0c:	f003 0302 	and.w	r3, r3, #2
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1ee      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d14:	7dfb      	ldrb	r3, [r7, #23]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d105      	bne.n	8001d26 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d1a:	4b48      	ldr	r3, [pc, #288]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d1c:	69db      	ldr	r3, [r3, #28]
 8001d1e:	4a47      	ldr	r2, [pc, #284]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d24:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	f000 8081 	beq.w	8001e32 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d30:	4b42      	ldr	r3, [pc, #264]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 030c 	and.w	r3, r3, #12
 8001d38:	2b08      	cmp	r3, #8
 8001d3a:	d061      	beq.n	8001e00 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	2b02      	cmp	r3, #2
 8001d42:	d146      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d44:	4b3f      	ldr	r3, [pc, #252]	; (8001e44 <HAL_RCC_OscConfig+0x4fc>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d4a:	f7ff fb23 	bl	8001394 <HAL_GetTick>
 8001d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d50:	e008      	b.n	8001d64 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d52:	f7ff fb1f 	bl	8001394 <HAL_GetTick>
 8001d56:	4602      	mov	r2, r0
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	2b02      	cmp	r3, #2
 8001d5e:	d901      	bls.n	8001d64 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d60:	2303      	movs	r3, #3
 8001d62:	e067      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d64:	4b35      	ldr	r3, [pc, #212]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d1f0      	bne.n	8001d52 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d78:	d108      	bne.n	8001d8c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d7a:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	689b      	ldr	r3, [r3, #8]
 8001d86:	492d      	ldr	r1, [pc, #180]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d8c:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	6a19      	ldr	r1, [r3, #32]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d9c:	430b      	orrs	r3, r1
 8001d9e:	4927      	ldr	r1, [pc, #156]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001da0:	4313      	orrs	r3, r2
 8001da2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001da4:	4b27      	ldr	r3, [pc, #156]	; (8001e44 <HAL_RCC_OscConfig+0x4fc>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001daa:	f7ff faf3 	bl	8001394 <HAL_GetTick>
 8001dae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001db0:	e008      	b.n	8001dc4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001db2:	f7ff faef 	bl	8001394 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d901      	bls.n	8001dc4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001dc0:	2303      	movs	r3, #3
 8001dc2:	e037      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0f0      	beq.n	8001db2 <HAL_RCC_OscConfig+0x46a>
 8001dd0:	e02f      	b.n	8001e32 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	; (8001e44 <HAL_RCC_OscConfig+0x4fc>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd8:	f7ff fadc 	bl	8001394 <HAL_GetTick>
 8001ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dde:	e008      	b.n	8001df2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001de0:	f7ff fad8 	bl	8001394 <HAL_GetTick>
 8001de4:	4602      	mov	r2, r0
 8001de6:	693b      	ldr	r3, [r7, #16]
 8001de8:	1ad3      	subs	r3, r2, r3
 8001dea:	2b02      	cmp	r3, #2
 8001dec:	d901      	bls.n	8001df2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dee:	2303      	movs	r3, #3
 8001df0:	e020      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001df2:	4b12      	ldr	r3, [pc, #72]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d1f0      	bne.n	8001de0 <HAL_RCC_OscConfig+0x498>
 8001dfe:	e018      	b.n	8001e32 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	69db      	ldr	r3, [r3, #28]
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d101      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001e08:	2301      	movs	r3, #1
 8001e0a:	e013      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e0c:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <HAL_RCC_OscConfig+0x4f4>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a1b      	ldr	r3, [r3, #32]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d106      	bne.n	8001e2e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d001      	beq.n	8001e32 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	e000      	b.n	8001e34 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001e32:	2300      	movs	r3, #0
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	3718      	adds	r7, #24
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40007000 	.word	0x40007000
 8001e44:	42420060 	.word	0x42420060

08001e48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b084      	sub	sp, #16
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
 8001e50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d101      	bne.n	8001e5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e0d0      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e5c:	4b6a      	ldr	r3, [pc, #424]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d910      	bls.n	8001e8c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6a:	4b67      	ldr	r3, [pc, #412]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f023 0207 	bic.w	r2, r3, #7
 8001e72:	4965      	ldr	r1, [pc, #404]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e7a:	4b63      	ldr	r3, [pc, #396]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0307 	and.w	r3, r3, #7
 8001e82:	683a      	ldr	r2, [r7, #0]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d001      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e0b8      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d020      	beq.n	8001eda <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 0304 	and.w	r3, r3, #4
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ea4:	4b59      	ldr	r3, [pc, #356]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	4a58      	ldr	r2, [pc, #352]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001eaa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001eae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f003 0308 	and.w	r3, r3, #8
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d005      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ebc:	4b53      	ldr	r3, [pc, #332]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	4a52      	ldr	r2, [pc, #328]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001ec2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ec6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec8:	4b50      	ldr	r3, [pc, #320]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	494d      	ldr	r1, [pc, #308]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d040      	beq.n	8001f68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b01      	cmp	r3, #1
 8001eec:	d107      	bne.n	8001efe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eee:	4b47      	ldr	r3, [pc, #284]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d115      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e07f      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d107      	bne.n	8001f16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f06:	4b41      	ldr	r3, [pc, #260]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d109      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e073      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f16:	4b3d      	ldr	r3, [pc, #244]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e06b      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f26:	4b39      	ldr	r3, [pc, #228]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f023 0203 	bic.w	r2, r3, #3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	4936      	ldr	r1, [pc, #216]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f38:	f7ff fa2c 	bl	8001394 <HAL_GetTick>
 8001f3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f3e:	e00a      	b.n	8001f56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f40:	f7ff fa28 	bl	8001394 <HAL_GetTick>
 8001f44:	4602      	mov	r2, r0
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e053      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f56:	4b2d      	ldr	r3, [pc, #180]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	f003 020c 	and.w	r2, r3, #12
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d1eb      	bne.n	8001f40 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f68:	4b27      	ldr	r3, [pc, #156]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 0307 	and.w	r3, r3, #7
 8001f70:	683a      	ldr	r2, [r7, #0]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	d210      	bcs.n	8001f98 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f76:	4b24      	ldr	r3, [pc, #144]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f023 0207 	bic.w	r2, r3, #7
 8001f7e:	4922      	ldr	r1, [pc, #136]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f86:	4b20      	ldr	r3, [pc, #128]	; (8002008 <HAL_RCC_ClockConfig+0x1c0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f003 0307 	and.w	r3, r3, #7
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d001      	beq.n	8001f98 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e032      	b.n	8001ffe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0304 	and.w	r3, r3, #4
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d008      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fa4:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	4916      	ldr	r1, [pc, #88]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f003 0308 	and.w	r3, r3, #8
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d009      	beq.n	8001fd6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fc2:	4b12      	ldr	r3, [pc, #72]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	691b      	ldr	r3, [r3, #16]
 8001fce:	00db      	lsls	r3, r3, #3
 8001fd0:	490e      	ldr	r1, [pc, #56]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fd6:	f000 f821 	bl	800201c <HAL_RCC_GetSysClockFreq>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	4b0b      	ldr	r3, [pc, #44]	; (800200c <HAL_RCC_ClockConfig+0x1c4>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	091b      	lsrs	r3, r3, #4
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	490a      	ldr	r1, [pc, #40]	; (8002010 <HAL_RCC_ClockConfig+0x1c8>)
 8001fe8:	5ccb      	ldrb	r3, [r1, r3]
 8001fea:	fa22 f303 	lsr.w	r3, r2, r3
 8001fee:	4a09      	ldr	r2, [pc, #36]	; (8002014 <HAL_RCC_ClockConfig+0x1cc>)
 8001ff0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ff2:	4b09      	ldr	r3, [pc, #36]	; (8002018 <HAL_RCC_ClockConfig+0x1d0>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f7ff f98a 	bl	8001310 <HAL_InitTick>

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3710      	adds	r7, #16
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	40022000 	.word	0x40022000
 800200c:	40021000 	.word	0x40021000
 8002010:	08002960 	.word	0x08002960
 8002014:	20000034 	.word	0x20000034
 8002018:	20000038 	.word	0x20000038

0800201c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800201c:	b490      	push	{r4, r7}
 800201e:	b08a      	sub	sp, #40	; 0x28
 8002020:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002022:	4b2a      	ldr	r3, [pc, #168]	; (80020cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002024:	1d3c      	adds	r4, r7, #4
 8002026:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002028:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800202c:	f240 2301 	movw	r3, #513	; 0x201
 8002030:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002032:	2300      	movs	r3, #0
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	2300      	movs	r3, #0
 8002038:	61bb      	str	r3, [r7, #24]
 800203a:	2300      	movs	r3, #0
 800203c:	627b      	str	r3, [r7, #36]	; 0x24
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002046:	4b22      	ldr	r3, [pc, #136]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	f003 030c 	and.w	r3, r3, #12
 8002052:	2b04      	cmp	r3, #4
 8002054:	d002      	beq.n	800205c <HAL_RCC_GetSysClockFreq+0x40>
 8002056:	2b08      	cmp	r3, #8
 8002058:	d003      	beq.n	8002062 <HAL_RCC_GetSysClockFreq+0x46>
 800205a:	e02d      	b.n	80020b8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800205c:	4b1d      	ldr	r3, [pc, #116]	; (80020d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800205e:	623b      	str	r3, [r7, #32]
      break;
 8002060:	e02d      	b.n	80020be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	0c9b      	lsrs	r3, r3, #18
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800206e:	4413      	add	r3, r2
 8002070:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002074:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d013      	beq.n	80020a8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002080:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	0c5b      	lsrs	r3, r3, #17
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800208e:	4413      	add	r3, r2
 8002090:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002094:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	4a0e      	ldr	r2, [pc, #56]	; (80020d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800209a:	fb02 f203 	mul.w	r2, r2, r3
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a4:	627b      	str	r3, [r7, #36]	; 0x24
 80020a6:	e004      	b.n	80020b2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	4a0b      	ldr	r2, [pc, #44]	; (80020d8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80020ac:	fb02 f303 	mul.w	r3, r2, r3
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	623b      	str	r3, [r7, #32]
      break;
 80020b6:	e002      	b.n	80020be <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020ba:	623b      	str	r3, [r7, #32]
      break;
 80020bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020be:	6a3b      	ldr	r3, [r7, #32]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3728      	adds	r7, #40	; 0x28
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc90      	pop	{r4, r7}
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	08002950 	.word	0x08002950
 80020d0:	40021000 	.word	0x40021000
 80020d4:	007a1200 	.word	0x007a1200
 80020d8:	003d0900 	.word	0x003d0900

080020dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <RCC_Delay+0x34>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <RCC_Delay+0x38>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	0a5b      	lsrs	r3, r3, #9
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	fb02 f303 	mul.w	r3, r2, r3
 80020f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020f8:	bf00      	nop
  }
  while (Delay --);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	1e5a      	subs	r2, r3, #1
 80020fe:	60fa      	str	r2, [r7, #12]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f9      	bne.n	80020f8 <RCC_Delay+0x1c>
}
 8002104:	bf00      	nop
 8002106:	bf00      	nop
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr
 8002110:	20000034 	.word	0x20000034
 8002114:	10624dd3 	.word	0x10624dd3

08002118 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d101      	bne.n	800212a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e041      	b.n	80021ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002130:	b2db      	uxtb	r3, r3
 8002132:	2b00      	cmp	r3, #0
 8002134:	d106      	bne.n	8002144 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f7fe ffac 	bl	800109c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2202      	movs	r2, #2
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681a      	ldr	r2, [r3, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	3304      	adds	r3, #4
 8002154:	4619      	mov	r1, r3
 8002156:	4610      	mov	r0, r2
 8002158:	f000 fa6a 	bl	8002630 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2201      	movs	r2, #1
 8002170:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2201      	movs	r2, #1
 8002178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2201      	movs	r2, #1
 8002198:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3708      	adds	r7, #8
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
	...

080021b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d001      	beq.n	80021d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e035      	b.n	800223c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2202      	movs	r2, #2
 80021d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68da      	ldr	r2, [r3, #12]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f042 0201 	orr.w	r2, r2, #1
 80021e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a16      	ldr	r2, [pc, #88]	; (8002248 <HAL_TIM_Base_Start_IT+0x90>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d009      	beq.n	8002206 <HAL_TIM_Base_Start_IT+0x4e>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021fa:	d004      	beq.n	8002206 <HAL_TIM_Base_Start_IT+0x4e>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	4a12      	ldr	r2, [pc, #72]	; (800224c <HAL_TIM_Base_Start_IT+0x94>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d111      	bne.n	800222a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2b06      	cmp	r3, #6
 8002216:	d010      	beq.n	800223a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	681a      	ldr	r2, [r3, #0]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f042 0201 	orr.w	r2, r2, #1
 8002226:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002228:	e007      	b.n	800223a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f042 0201 	orr.w	r2, r2, #1
 8002238:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	bc80      	pop	{r7}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	40012c00 	.word	0x40012c00
 800224c:	40000400 	.word	0x40000400

08002250 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	f003 0302 	and.w	r3, r3, #2
 8002262:	2b02      	cmp	r3, #2
 8002264:	d122      	bne.n	80022ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	f003 0302 	and.w	r3, r3, #2
 8002270:	2b02      	cmp	r3, #2
 8002272:	d11b      	bne.n	80022ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f06f 0202 	mvn.w	r2, #2
 800227c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2201      	movs	r2, #1
 8002282:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f000 f9b1 	bl	80025fa <HAL_TIM_IC_CaptureCallback>
 8002298:	e005      	b.n	80022a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f9a4 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	f000 f9b3 	bl	800260c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2200      	movs	r2, #0
 80022aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	d122      	bne.n	8002300 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	68db      	ldr	r3, [r3, #12]
 80022c0:	f003 0304 	and.w	r3, r3, #4
 80022c4:	2b04      	cmp	r3, #4
 80022c6:	d11b      	bne.n	8002300 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f06f 0204 	mvn.w	r2, #4
 80022d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2202      	movs	r2, #2
 80022d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	699b      	ldr	r3, [r3, #24]
 80022de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d003      	beq.n	80022ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f000 f987 	bl	80025fa <HAL_TIM_IC_CaptureCallback>
 80022ec:	e005      	b.n	80022fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f97a 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f000 f989 	bl	800260c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	f003 0308 	and.w	r3, r3, #8
 800230a:	2b08      	cmp	r3, #8
 800230c:	d122      	bne.n	8002354 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	f003 0308 	and.w	r3, r3, #8
 8002318:	2b08      	cmp	r3, #8
 800231a:	d11b      	bne.n	8002354 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f06f 0208 	mvn.w	r2, #8
 8002324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2204      	movs	r2, #4
 800232a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	69db      	ldr	r3, [r3, #28]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 f95d 	bl	80025fa <HAL_TIM_IC_CaptureCallback>
 8002340:	e005      	b.n	800234e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002342:	6878      	ldr	r0, [r7, #4]
 8002344:	f000 f950 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f000 f95f 	bl	800260c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	f003 0310 	and.w	r3, r3, #16
 800235e:	2b10      	cmp	r3, #16
 8002360:	d122      	bne.n	80023a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	f003 0310 	and.w	r3, r3, #16
 800236c:	2b10      	cmp	r3, #16
 800236e:	d11b      	bne.n	80023a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f06f 0210 	mvn.w	r2, #16
 8002378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2208      	movs	r2, #8
 800237e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800238a:	2b00      	cmp	r3, #0
 800238c:	d003      	beq.n	8002396 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f000 f933 	bl	80025fa <HAL_TIM_IC_CaptureCallback>
 8002394:	e005      	b.n	80023a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002396:	6878      	ldr	r0, [r7, #4]
 8002398:	f000 f926 	bl	80025e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f000 f935 	bl	800260c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2200      	movs	r2, #0
 80023a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d10e      	bne.n	80023d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	f003 0301 	and.w	r3, r3, #1
 80023c0:	2b01      	cmp	r3, #1
 80023c2:	d107      	bne.n	80023d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0201 	mvn.w	r2, #1
 80023cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fe fb1a 	bl	8000a08 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	691b      	ldr	r3, [r3, #16]
 80023da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023de:	2b80      	cmp	r3, #128	; 0x80
 80023e0:	d10e      	bne.n	8002400 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023ec:	2b80      	cmp	r3, #128	; 0x80
 80023ee:	d107      	bne.n	8002400 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80023f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 fa67 	bl	80028ce <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	691b      	ldr	r3, [r3, #16]
 8002406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800240a:	2b40      	cmp	r3, #64	; 0x40
 800240c:	d10e      	bne.n	800242c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002418:	2b40      	cmp	r3, #64	; 0x40
 800241a:	d107      	bne.n	800242c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f8f9 	bl	800261e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	691b      	ldr	r3, [r3, #16]
 8002432:	f003 0320 	and.w	r3, r3, #32
 8002436:	2b20      	cmp	r3, #32
 8002438:	d10e      	bne.n	8002458 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	f003 0320 	and.w	r3, r3, #32
 8002444:	2b20      	cmp	r3, #32
 8002446:	d107      	bne.n	8002458 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f06f 0220 	mvn.w	r2, #32
 8002450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002452:	6878      	ldr	r0, [r7, #4]
 8002454:	f000 fa32 	bl	80028bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002458:	bf00      	nop
 800245a:	3708      	adds	r7, #8
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}

08002460 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <HAL_TIM_ConfigClockSource+0x18>
 8002474:	2302      	movs	r3, #2
 8002476:	e0b3      	b.n	80025e0 <HAL_TIM_ConfigClockSource+0x180>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2202      	movs	r2, #2
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002496:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800249e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024b0:	d03e      	beq.n	8002530 <HAL_TIM_ConfigClockSource+0xd0>
 80024b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80024b6:	f200 8087 	bhi.w	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024be:	f000 8085 	beq.w	80025cc <HAL_TIM_ConfigClockSource+0x16c>
 80024c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024c6:	d87f      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024c8:	2b70      	cmp	r3, #112	; 0x70
 80024ca:	d01a      	beq.n	8002502 <HAL_TIM_ConfigClockSource+0xa2>
 80024cc:	2b70      	cmp	r3, #112	; 0x70
 80024ce:	d87b      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024d0:	2b60      	cmp	r3, #96	; 0x60
 80024d2:	d050      	beq.n	8002576 <HAL_TIM_ConfigClockSource+0x116>
 80024d4:	2b60      	cmp	r3, #96	; 0x60
 80024d6:	d877      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024d8:	2b50      	cmp	r3, #80	; 0x50
 80024da:	d03c      	beq.n	8002556 <HAL_TIM_ConfigClockSource+0xf6>
 80024dc:	2b50      	cmp	r3, #80	; 0x50
 80024de:	d873      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024e0:	2b40      	cmp	r3, #64	; 0x40
 80024e2:	d058      	beq.n	8002596 <HAL_TIM_ConfigClockSource+0x136>
 80024e4:	2b40      	cmp	r3, #64	; 0x40
 80024e6:	d86f      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024e8:	2b30      	cmp	r3, #48	; 0x30
 80024ea:	d064      	beq.n	80025b6 <HAL_TIM_ConfigClockSource+0x156>
 80024ec:	2b30      	cmp	r3, #48	; 0x30
 80024ee:	d86b      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024f0:	2b20      	cmp	r3, #32
 80024f2:	d060      	beq.n	80025b6 <HAL_TIM_ConfigClockSource+0x156>
 80024f4:	2b20      	cmp	r3, #32
 80024f6:	d867      	bhi.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d05c      	beq.n	80025b6 <HAL_TIM_ConfigClockSource+0x156>
 80024fc:	2b10      	cmp	r3, #16
 80024fe:	d05a      	beq.n	80025b6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002500:	e062      	b.n	80025c8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	6899      	ldr	r1, [r3, #8]
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	68db      	ldr	r3, [r3, #12]
 8002512:	f000 f95c 	bl	80027ce <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002524:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68fa      	ldr	r2, [r7, #12]
 800252c:	609a      	str	r2, [r3, #8]
      break;
 800252e:	e04e      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6818      	ldr	r0, [r3, #0]
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	6899      	ldr	r1, [r3, #8]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	68db      	ldr	r3, [r3, #12]
 8002540:	f000 f945 	bl	80027ce <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689a      	ldr	r2, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002552:	609a      	str	r2, [r3, #8]
      break;
 8002554:	e03b      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	6859      	ldr	r1, [r3, #4]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	68db      	ldr	r3, [r3, #12]
 8002562:	461a      	mov	r2, r3
 8002564:	f000 f8bc 	bl	80026e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	2150      	movs	r1, #80	; 0x50
 800256e:	4618      	mov	r0, r3
 8002570:	f000 f913 	bl	800279a <TIM_ITRx_SetConfig>
      break;
 8002574:	e02b      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6818      	ldr	r0, [r3, #0]
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	6859      	ldr	r1, [r3, #4]
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68db      	ldr	r3, [r3, #12]
 8002582:	461a      	mov	r2, r3
 8002584:	f000 f8da 	bl	800273c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2160      	movs	r1, #96	; 0x60
 800258e:	4618      	mov	r0, r3
 8002590:	f000 f903 	bl	800279a <TIM_ITRx_SetConfig>
      break;
 8002594:	e01b      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6818      	ldr	r0, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	6859      	ldr	r1, [r3, #4]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	461a      	mov	r2, r3
 80025a4:	f000 f89c 	bl	80026e0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	2140      	movs	r1, #64	; 0x40
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 f8f3 	bl	800279a <TIM_ITRx_SetConfig>
      break;
 80025b4:	e00b      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4619      	mov	r1, r3
 80025c0:	4610      	mov	r0, r2
 80025c2:	f000 f8ea 	bl	800279a <TIM_ITRx_SetConfig>
        break;
 80025c6:	e002      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80025c8:	bf00      	nop
 80025ca:	e000      	b.n	80025ce <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80025cc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3710      	adds	r7, #16
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}

080025e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr

080025fa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b083      	sub	sp, #12
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	bc80      	pop	{r7}
 800260a:	4770      	bx	lr

0800260c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr

0800261e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr

08002630 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a25      	ldr	r2, [pc, #148]	; (80026d8 <TIM_Base_SetConfig+0xa8>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d007      	beq.n	8002658 <TIM_Base_SetConfig+0x28>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800264e:	d003      	beq.n	8002658 <TIM_Base_SetConfig+0x28>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a22      	ldr	r2, [pc, #136]	; (80026dc <TIM_Base_SetConfig+0xac>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d108      	bne.n	800266a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800265e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	68fa      	ldr	r2, [r7, #12]
 8002666:	4313      	orrs	r3, r2
 8002668:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a1a      	ldr	r2, [pc, #104]	; (80026d8 <TIM_Base_SetConfig+0xa8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d007      	beq.n	8002682 <TIM_Base_SetConfig+0x52>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002678:	d003      	beq.n	8002682 <TIM_Base_SetConfig+0x52>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a17      	ldr	r2, [pc, #92]	; (80026dc <TIM_Base_SetConfig+0xac>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d108      	bne.n	8002694 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002688:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	4313      	orrs	r3, r2
 8002692:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	695b      	ldr	r3, [r3, #20]
 800269e:	4313      	orrs	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	68fa      	ldr	r2, [r7, #12]
 80026a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	689a      	ldr	r2, [r3, #8]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4a07      	ldr	r2, [pc, #28]	; (80026d8 <TIM_Base_SetConfig+0xa8>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d103      	bne.n	80026c8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	691a      	ldr	r2, [r3, #16]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	615a      	str	r2, [r3, #20]
}
 80026ce:	bf00      	nop
 80026d0:	3714      	adds	r7, #20
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr
 80026d8:	40012c00 	.word	0x40012c00
 80026dc:	40000400 	.word	0x40000400

080026e0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b087      	sub	sp, #28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6a1b      	ldr	r3, [r3, #32]
 80026f0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6a1b      	ldr	r3, [r3, #32]
 80026f6:	f023 0201 	bic.w	r2, r3, #1
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	699b      	ldr	r3, [r3, #24]
 8002702:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800270a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	011b      	lsls	r3, r3, #4
 8002710:	693a      	ldr	r2, [r7, #16]
 8002712:	4313      	orrs	r3, r2
 8002714:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002716:	697b      	ldr	r3, [r7, #20]
 8002718:	f023 030a 	bic.w	r3, r3, #10
 800271c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800271e:	697a      	ldr	r2, [r7, #20]
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	4313      	orrs	r3, r2
 8002724:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	621a      	str	r2, [r3, #32]
}
 8002732:	bf00      	nop
 8002734:	371c      	adds	r7, #28
 8002736:	46bd      	mov	sp, r7
 8002738:	bc80      	pop	{r7}
 800273a:	4770      	bx	lr

0800273c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800273c:	b480      	push	{r7}
 800273e:	b087      	sub	sp, #28
 8002740:	af00      	add	r7, sp, #0
 8002742:	60f8      	str	r0, [r7, #12]
 8002744:	60b9      	str	r1, [r7, #8]
 8002746:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	6a1b      	ldr	r3, [r3, #32]
 800274c:	f023 0210 	bic.w	r2, r3, #16
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002766:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	031b      	lsls	r3, r3, #12
 800276c:	697a      	ldr	r2, [r7, #20]
 800276e:	4313      	orrs	r3, r2
 8002770:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002778:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800277a:	68bb      	ldr	r3, [r7, #8]
 800277c:	011b      	lsls	r3, r3, #4
 800277e:	693a      	ldr	r2, [r7, #16]
 8002780:	4313      	orrs	r3, r2
 8002782:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	697a      	ldr	r2, [r7, #20]
 8002788:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	621a      	str	r2, [r3, #32]
}
 8002790:	bf00      	nop
 8002792:	371c      	adds	r7, #28
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800279a:	b480      	push	{r7}
 800279c:	b085      	sub	sp, #20
 800279e:	af00      	add	r7, sp, #0
 80027a0:	6078      	str	r0, [r7, #4]
 80027a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027b2:	683a      	ldr	r2, [r7, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	f043 0307 	orr.w	r3, r3, #7
 80027bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	609a      	str	r2, [r3, #8]
}
 80027c4:	bf00      	nop
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr

080027ce <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80027ce:	b480      	push	{r7}
 80027d0:	b087      	sub	sp, #28
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	60f8      	str	r0, [r7, #12]
 80027d6:	60b9      	str	r1, [r7, #8]
 80027d8:	607a      	str	r2, [r7, #4]
 80027da:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	689b      	ldr	r3, [r3, #8]
 80027e0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80027e8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	021a      	lsls	r2, r3, #8
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	431a      	orrs	r2, r3
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	609a      	str	r2, [r3, #8]
}
 8002802:	bf00      	nop
 8002804:	371c      	adds	r7, #28
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr

0800280c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800281c:	2b01      	cmp	r3, #1
 800281e:	d101      	bne.n	8002824 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002820:	2302      	movs	r3, #2
 8002822:	e041      	b.n	80028a8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2201      	movs	r2, #1
 8002828:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2202      	movs	r2, #2
 8002830:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800284a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	4313      	orrs	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a14      	ldr	r2, [pc, #80]	; (80028b4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d009      	beq.n	800287c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002870:	d004      	beq.n	800287c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a10      	ldr	r2, [pc, #64]	; (80028b8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d10c      	bne.n	8002896 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002882:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	4313      	orrs	r3, r2
 800288c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bc80      	pop	{r7}
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	40012c00 	.word	0x40012c00
 80028b8:	40000400 	.word	0x40000400

080028bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80028bc:	b480      	push	{r7}
 80028be:	b083      	sub	sp, #12
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80028c4:	bf00      	nop
 80028c6:	370c      	adds	r7, #12
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr

080028ce <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80028ce:	b480      	push	{r7}
 80028d0:	b083      	sub	sp, #12
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr

080028e0 <__libc_init_array>:
 80028e0:	b570      	push	{r4, r5, r6, lr}
 80028e2:	2600      	movs	r6, #0
 80028e4:	4d0c      	ldr	r5, [pc, #48]	; (8002918 <__libc_init_array+0x38>)
 80028e6:	4c0d      	ldr	r4, [pc, #52]	; (800291c <__libc_init_array+0x3c>)
 80028e8:	1b64      	subs	r4, r4, r5
 80028ea:	10a4      	asrs	r4, r4, #2
 80028ec:	42a6      	cmp	r6, r4
 80028ee:	d109      	bne.n	8002904 <__libc_init_array+0x24>
 80028f0:	f000 f822 	bl	8002938 <_init>
 80028f4:	2600      	movs	r6, #0
 80028f6:	4d0a      	ldr	r5, [pc, #40]	; (8002920 <__libc_init_array+0x40>)
 80028f8:	4c0a      	ldr	r4, [pc, #40]	; (8002924 <__libc_init_array+0x44>)
 80028fa:	1b64      	subs	r4, r4, r5
 80028fc:	10a4      	asrs	r4, r4, #2
 80028fe:	42a6      	cmp	r6, r4
 8002900:	d105      	bne.n	800290e <__libc_init_array+0x2e>
 8002902:	bd70      	pop	{r4, r5, r6, pc}
 8002904:	f855 3b04 	ldr.w	r3, [r5], #4
 8002908:	4798      	blx	r3
 800290a:	3601      	adds	r6, #1
 800290c:	e7ee      	b.n	80028ec <__libc_init_array+0xc>
 800290e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002912:	4798      	blx	r3
 8002914:	3601      	adds	r6, #1
 8002916:	e7f2      	b.n	80028fe <__libc_init_array+0x1e>
 8002918:	08002970 	.word	0x08002970
 800291c:	08002970 	.word	0x08002970
 8002920:	08002970 	.word	0x08002970
 8002924:	08002974 	.word	0x08002974

08002928 <memset>:
 8002928:	4603      	mov	r3, r0
 800292a:	4402      	add	r2, r0
 800292c:	4293      	cmp	r3, r2
 800292e:	d100      	bne.n	8002932 <memset+0xa>
 8002930:	4770      	bx	lr
 8002932:	f803 1b01 	strb.w	r1, [r3], #1
 8002936:	e7f9      	b.n	800292c <memset+0x4>

08002938 <_init>:
 8002938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800293a:	bf00      	nop
 800293c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800293e:	bc08      	pop	{r3}
 8002940:	469e      	mov	lr, r3
 8002942:	4770      	bx	lr

08002944 <_fini>:
 8002944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002946:	bf00      	nop
 8002948:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800294a:	bc08      	pop	{r3}
 800294c:	469e      	mov	lr, r3
 800294e:	4770      	bx	lr
