{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version " "Info: Version 5.0 Build 171 11/03/2005 Service Pack 2 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 15:15:53 2009 " "Info: Processing started: Fri Mar 13 15:15:53 2009" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pld -c pld " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pld -c pld" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "wil_clk_i_0 " "Info: Detected ripple clock \"wil_clk_i_0\" as buffer" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1204 21 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "wil_clk_i_0" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register wigend_bitcnt_2_ register eint11_i 47.62 MHz 21.0 ns Internal " "Info: Clock \"clk\" has Internal fmax of 47.62 MHz between source register \"wigend_bitcnt_2_\" and destination register \"eint11_i\" (period= 21.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.000 ns + Longest register register " "Info: + Longest register to register delay is 6.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_bitcnt_2_ 1 REG LC67 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC67; Fanout = 38; REG Node = 'wigend_bitcnt_2_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { wigend_bitcnt_2_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1393 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(3.100 ns) 6.000 ns eint11_i 2 REG LC75 2 " "Info: 2: + IC(2.900 ns) + CELL(3.100 ns) = 6.000 ns; Loc. = LC75; Fanout = 2; REG Node = 'eint11_i'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "6.000 ns" { wigend_bitcnt_2_ eint11_i } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1230 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns 51.67 % " "Info: Total cell delay = 3.100 ns ( 51.67 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.900 ns 48.33 % " "Info: Total interconnect delay = 2.900 ns ( 48.33 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "6.000 ns" { wigend_bitcnt_2_ eint11_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.000 ns" { wigend_bitcnt_2_ eint11_i } { 0.000ns 2.900ns } { 0.000ns 3.100ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.200 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil_clk_i_0 2 REG LC82 57 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC82; Fanout = 57; REG Node = 'wil_clk_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "2.500 ns" { clk wil_clk_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1204 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.200 ns) 10.200 ns eint11_i 3 REG LC75 2 " "Info: 3: + IC(3.000 ns) + CELL(2.200 ns) = 10.200 ns; Loc. = LC75; Fanout = 2; REG Node = 'eint11_i'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.200 ns" { wil_clk_i_0 eint11_i } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1230 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns 70.59 % " "Info: Total cell delay = 7.200 ns ( 70.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns 29.41 % " "Info: Total interconnect delay = 3.000 ns ( 29.41 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 eint11_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 eint11_i } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.200 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil_clk_i_0 2 REG LC82 57 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC82; Fanout = 57; REG Node = 'wil_clk_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "2.500 ns" { clk wil_clk_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1204 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.200 ns) 10.200 ns wigend_bitcnt_2_ 3 REG LC67 38 " "Info: 3: + IC(3.000 ns) + CELL(2.200 ns) = 10.200 ns; Loc. = LC67; Fanout = 38; REG Node = 'wigend_bitcnt_2_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.200 ns" { wil_clk_i_0 wigend_bitcnt_2_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1393 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns 70.59 % " "Info: Total cell delay = 7.200 ns ( 70.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns 29.41 % " "Info: Total interconnect delay = 3.000 ns ( 29.41 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_bitcnt_2_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_bitcnt_2_ } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 eint11_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 eint11_i } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_bitcnt_2_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_bitcnt_2_ } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1393 29 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1230 21 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1393 29 0 } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1230 21 0 } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "6.000 ns" { wigend_bitcnt_2_ eint11_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "6.000 ns" { wigend_bitcnt_2_ eint11_i } { 0.000ns 2.900ns } { 0.000ns 3.100ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 eint11_i } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 eint11_i } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_bitcnt_2_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_bitcnt_2_ } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } }  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 83 " "Warning: Circuit may not operate. Detected 83 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "wil1_i_0 wigend_buf_0_ clk 700 ps " "Info: Found hold time violation between source  pin or register \"wil1_i_0\" and destination pin or register \"wigend_buf_0_\" for clock \"clk\" (Hold time is 700 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.800 ns + Largest " "Info: + Largest clock skew is 6.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil_clk_i_0 2 REG LC82 57 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC82; Fanout = 57; REG Node = 'wil_clk_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "2.500 ns" { clk wil_clk_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1204 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.200 ns) 10.200 ns wigend_buf_0_ 3 REG LC71 3 " "Info: 3: + IC(3.000 ns) + CELL(2.200 ns) = 10.200 ns; Loc. = LC71; Fanout = 3; REG Node = 'wigend_buf_0_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.200 ns" { wil_clk_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1312 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns 70.59 % " "Info: Total cell delay = 7.200 ns ( 70.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns 29.41 % " "Info: Total interconnect delay = 3.000 ns ( 29.41 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_buf_0_ } { 0.0ns 0.0ns 0.0ns 3.0ns } { 0.0ns 2.5ns 2.5ns 2.2ns } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns wil1_i_0 2 REG LC110 3 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC110; Fanout = 3; REG Node = 'wil1_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "0.900 ns" { clk wil1_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1216 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns 100.00 % " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil1_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil1_i_0 } { 0.0ns 0.0ns 0.0ns } { 0.0ns 2.5ns 0.9ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_buf_0_ } { 0.0ns 0.0ns 0.0ns 3.0ns } { 0.0ns 2.5ns 2.5ns 2.2ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil1_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil1_i_0 } { 0.0ns 0.0ns 0.0ns } { 0.0ns 2.5ns 0.9ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns - " "Info: - Micro clock to output delay of source is 1.600 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1216 21 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns - Shortest register register " "Info: - Shortest register to register delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wil1_i_0 1 REG LC110 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC110; Fanout = 3; REG Node = 'wil1_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { wil1_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1216 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(3.100 ns) 5.800 ns wigend_buf_0_ 2 REG LC71 3 " "Info: 2: + IC(2.700 ns) + CELL(3.100 ns) = 5.800 ns; Loc. = LC71; Fanout = 3; REG Node = 'wigend_buf_0_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.800 ns" { wil1_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1312 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.100 ns 53.45 % " "Info: Total cell delay = 3.100 ns ( 53.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns 46.55 % " "Info: Total interconnect delay = 2.700 ns ( 46.55 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.800 ns" { wil1_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.800 ns" { wil1_i_0 wigend_buf_0_ } { 0.0ns 2.7ns } { 0.0ns 3.1ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1312 29 0 } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_buf_0_ } { 0.0ns 0.0ns 0.0ns 3.0ns } { 0.0ns 2.5ns 2.5ns 2.2ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil1_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil1_i_0 } { 0.0ns 0.0ns 0.0ns } { 0.0ns 2.5ns 0.9ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.800 ns" { wil1_i_0 wigend_buf_0_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "5.800 ns" { wil1_i_0 wigend_buf_0_ } { 0.0ns 2.7ns } { 0.0ns 3.1ns } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "wil0_i_0 wil\[0\] clk 6.800 ns register " "Info: tsu for register \"wil0_i_0\" (data pin = \"wil\[0\]\", clock pin = \"clk\") is 6.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns + Longest pin register " "Info: + Longest pin to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns wil\[0\] 1 PIN PIN_45 45 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_45; Fanout = 45; PIN Node = 'wil\[0\]'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { wil[0] } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 133 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(3.100 ns) 7.300 ns wil0_i_0 2 REG LC2 1 " "Info: 2: + IC(2.800 ns) + CELL(3.100 ns) = 7.300 ns; Loc. = LC2; Fanout = 1; REG Node = 'wil0_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.900 ns" { wil[0] wil0_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1213 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns 61.64 % " "Info: Total cell delay = 4.500 ns ( 61.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns 38.36 % " "Info: Total interconnect delay = 2.800 ns ( 38.36 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.300 ns" { wil[0] wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.300 ns" { wil[0] wil[0]~out wil0_i_0 } { 0.000ns 0.000ns 2.800ns } { 0.000ns 1.400ns 3.100ns } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.900 ns + " "Info: + Micro setup delay of destination is 2.900 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1213 21 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns wil0_i_0 2 REG LC2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC2; Fanout = 1; REG Node = 'wil0_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "0.900 ns" { clk wil0_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1213 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns 100.00 % " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.300 ns" { wil[0] wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.300 ns" { wil[0] wil[0]~out wil0_i_0 } { 0.000ns 0.000ns 2.800ns } { 0.000ns 1.400ns 3.100ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[1\] wigend_reg_1_ 20.500 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[1\]\" through register \"wigend_reg_1_\" is 20.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.200 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 5.000 ns wil_clk_i_0 2 REG LC82 57 " "Info: 2: + IC(0.000 ns) + CELL(2.500 ns) = 5.000 ns; Loc. = LC82; Fanout = 57; REG Node = 'wil_clk_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "2.500 ns" { clk wil_clk_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1204 21 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.200 ns) 10.200 ns wigend_reg_1_ 3 REG LC66 2 " "Info: 3: + IC(3.000 ns) + CELL(2.200 ns) = 10.200 ns; Loc. = LC66; Fanout = 2; REG Node = 'wigend_reg_1_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.200 ns" { wil_clk_i_0 wigend_reg_1_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1237 29 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns 70.59 % " "Info: Total cell delay = 7.200 ns ( 70.59 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.000 ns 29.41 % " "Info: Total interconnect delay = 3.000 ns ( 29.41 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_reg_1_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_reg_1_ } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.600 ns + " "Info: + Micro clock to output delay of source is 1.600 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1237 29 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.700 ns + Longest register pin " "Info: + Longest register to pin delay is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wigend_reg_1_ 1 REG LC66 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC66; Fanout = 2; REG Node = 'wigend_reg_1_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { wigend_reg_1_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1237 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(4.400 ns) 7.100 ns un1_wigend_reg_3_i_i_6_~11 2 COMB LC62 1 " "Info: 2: + IC(2.700 ns) + CELL(4.400 ns) = 7.100 ns; Loc. = LC62; Fanout = 1; COMB Node = 'un1_wigend_reg_3_i_i_6_~11'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.100 ns" { wigend_reg_1_ un1_wigend_reg_3_i_i_6_~11 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 564 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.600 ns) 8.700 ns data\[1\] 3 PIN PIN_28 0 " "Info: 3: + IC(0.000 ns) + CELL(1.600 ns) = 8.700 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "1.600 ns" { un1_wigend_reg_3_i_i_6_~11 data[1] } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 132 33 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.000 ns 68.97 % " "Info: Total cell delay = 6.000 ns ( 68.97 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.700 ns 31.03 % " "Info: Total interconnect delay = 2.700 ns ( 31.03 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "8.700 ns" { wigend_reg_1_ un1_wigend_reg_3_i_i_6_~11 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "8.700 ns" { wigend_reg_1_ un1_wigend_reg_3_i_i_6_~11 data[1] } { 0.000ns 2.700ns 0.000ns } { 0.000ns 4.400ns 1.600ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "10.200 ns" { clk wil_clk_i_0 wigend_reg_1_ } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "10.200 ns" { clk clk~out wil_clk_i_0 wigend_reg_1_ } { 0.000ns 0.000ns 0.000ns 3.000ns } { 0.000ns 2.500ns 2.500ns 2.200ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "8.700 ns" { wigend_reg_1_ un1_wigend_reg_3_i_i_6_~11 data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "8.700 ns" { wigend_reg_1_ un1_wigend_reg_3_i_i_6_~11 data[1] } { 0.000ns 2.700ns 0.000ns } { 0.000ns 4.400ns 1.600ns } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "nOE data\[1\] 16.100 ns Longest " "Info: Longest tpd from source pin \"nOE\" to destination pin \"data\[1\]\" is 16.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns nOE 1 PIN PIN_49 5 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_49; Fanout = 5; PIN Node = 'nOE'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { nOE } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 139 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(4.400 ns) 8.500 ns un1_nGCS_i_0_ 2 COMB LC11 8 " "Info: 2: + IC(2.700 ns) + CELL(4.400 ns) = 8.500 ns; Loc. = LC11; Fanout = 8; COMB Node = 'un1_nGCS_i_0_'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.100 ns" { nOE un1_nGCS_i_0_ } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 571 29 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(5.000 ns) 16.100 ns data\[1\] 3 PIN PIN_28 0 " "Info: 3: + IC(2.600 ns) + CELL(5.000 ns) = 16.100 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'data\[1\]'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.600 ns" { un1_nGCS_i_0_ data[1] } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 132 33 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns 67.08 % " "Info: Total cell delay = 10.800 ns ( 67.08 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns 32.92 % " "Info: Total interconnect delay = 5.300 ns ( 32.92 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "16.100 ns" { nOE un1_nGCS_i_0_ data[1] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "16.100 ns" { nOE nOE~out un1_nGCS_i_0_ data[1] } { 0.000ns 0.000ns 2.700ns 2.600ns } { 0.000ns 1.400ns 4.400ns 5.000ns } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "wil0_i_0 wil\[0\] clk -2.600 ns register " "Info: th for register \"wil0_i_0\" (data pin = \"wil\[0\]\", clock pin = \"clk\") is -2.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 2.500 ns clk 1 CLK PIN_90 21 " "Info: 1: + IC(0.000 ns) + CELL(2.500 ns) = 2.500 ns; Loc. = PIN_90; Fanout = 21; CLK Node = 'clk'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { clk } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 135 18 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 3.400 ns wil0_i_0 2 REG LC2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 3.400 ns; Loc. = LC2; Fanout = 1; REG Node = 'wil0_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "0.900 ns" { clk wil0_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1213 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns 100.00 % " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1213 21 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.300 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns wil\[0\] 1 PIN PIN_45 45 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_45; Fanout = 45; PIN Node = 'wil\[0\]'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "" { wil[0] } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 133 33 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(3.100 ns) 7.300 ns wil0_i_0 2 REG LC2 1 " "Info: 2: + IC(2.800 ns) + CELL(3.100 ns) = 7.300 ns; Loc. = LC2; Fanout = 1; REG Node = 'wil0_i_0'" {  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "5.900 ns" { wil[0] wil0_i_0 } "NODE_NAME" } "" } } { "pld/pld.edf" "" { Text "E:/EMB001/project/hardware/buffer/pld/pld/pld.edf" 1213 21 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.500 ns 61.64 % " "Info: Total cell delay = 4.500 ns ( 61.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.800 ns 38.36 % " "Info: Total interconnect delay = 2.800 ns ( 38.36 % )" {  } {  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.300 ns" { wil[0] wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.300 ns" { wil[0] wil[0]~out wil0_i_0 } { 0.000ns 0.000ns 2.800ns } { 0.000ns 1.400ns 3.100ns } } }  } 0}  } { { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "3.400 ns" { clk wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out wil0_i_0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.500ns 0.900ns } } } { "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" "" { Report "E:/EMB001/project/hardware/buffer/pld/db/pld_cmp.qrpt" Compiler "pld" "UNKNOWN" "V1" "E:/EMB001/project/hardware/buffer/pld/db/pld.quartus_db" { Floorplan "E:/EMB001/project/hardware/buffer/pld/" "" "7.300 ns" { wil[0] wil0_i_0 } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "7.300 ns" { wil[0] wil[0]~out wil0_i_0 } { 0.000ns 0.000ns 2.800ns } { 0.000ns 1.400ns 3.100ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 15:15:53 2009 " "Info: Processing ended: Fri Mar 13 15:15:53 2009" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
