{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1654168551269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1654168551269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 14:15:51 2022 " "Processing started: Thu Jun 02 14:15:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1654168551269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1654168551269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lr4dop -c lr4dop " "Command: quartus_map --read_settings_files=on --write_settings_files=off lr4dop -c lr4dop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1654168551269 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1654168551882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lr4dop.v 1 1 " "Found 1 design units, including 1 entities, in source file lr4dop.v" { { "Info" "ISGN_ENTITY_NAME" "1 lr4dop " "Found entity 1: lr4dop" {  } { { "lr4dop.v" "" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1654168551969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1654168551969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lr4dop " "Elaborating entity \"lr4dop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1654168552037 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "11 0 9 lr4dop.v(14) " "Verilog HDL warning at lr4dop.v(14): number of words (11) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "lr4dop.v" "" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1654168552053 "|lr4dop"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lr4dop.v(30) " "Verilog HDL or VHDL warning at the lr4dop.v(30): index expression is not wide enough to address all of the elements in the array" {  } { { "lr4dop.v" "" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 30 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1654168552053 "|lr4dop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lr4dop.v(31) " "Verilog HDL assignment warning at lr4dop.v(31): truncated value with size 32 to match size of target (3)" {  } { { "lr4dop.v" "" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654168552053 "|lr4dop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lr4dop.v(41) " "Verilog HDL assignment warning at lr4dop.v(41): truncated value with size 32 to match size of target (4)" {  } { { "lr4dop.v" "" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654168552059 "|lr4dop"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lr4dop.v(50) " "Verilog HDL assignment warning at lr4dop.v(50): truncated value with size 32 to match size of target (4)" {  } { { "lr4dop.v" "" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1654168552059 "|lr4dop"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1654168552634 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[0\]~0 " "Logic cell \"HEX1\[0\]~0\"" {  } { { "lr4dop.v" "HEX1\[0\]~0" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[1\]~1 " "Logic cell \"HEX1\[1\]~1\"" {  } { { "lr4dop.v" "HEX1\[1\]~1" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[2\]~2 " "Logic cell \"HEX1\[2\]~2\"" {  } { { "lr4dop.v" "HEX1\[2\]~2" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[3\]~3 " "Logic cell \"HEX1\[3\]~3\"" {  } { { "lr4dop.v" "HEX1\[3\]~3" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[4\]~4 " "Logic cell \"HEX1\[4\]~4\"" {  } { { "lr4dop.v" "HEX1\[4\]~4" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[5\]~5 " "Logic cell \"HEX1\[5\]~5\"" {  } { { "lr4dop.v" "HEX1\[5\]~5" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""} { "Info" "ISCL_SCL_CELL_NAME" "HEX1\[6\]~6 " "Logic cell \"HEX1\[6\]~6\"" {  } { { "lr4dop.v" "HEX1\[6\]~6" { Text "C:/Progs/Quartus_project/lr5/lr4dop.v" 23 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552640 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1654168552640 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1654168552882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1654168552882 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "100 " "Implemented 100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1654168552951 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1654168552951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1654168552951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1654168552951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4599 " "Peak virtual memory: 4599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1654168552985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 14:15:52 2022 " "Processing ended: Thu Jun 02 14:15:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1654168552985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1654168552985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1654168552985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1654168552985 ""}
