<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Support for the CPUID instructions."><title>x86::cpuid - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-b7b9f40b.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="x86" data-themes="" data-resource-suffix="" data-rustdoc-version="1.95.0-nightly (905b92696 2026-01-31)" data-channel="nightly" data-search-js="search-fb33671b.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../static.files/storage-f9617a14.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-f7c3ffd8.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module cpuid</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../x86/index.html">x86</a><span class="version">0.52.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module cpuid</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#macros" title="Macros">Macros</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#enums" title="Enums">Enums</a></li><li><a href="#constants" title="Constants">Constants</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate x86</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">x86</a></div><h1>Module <span>cpuid</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/x86/lib.rs.html#51">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Support for the CPUID instructions.</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">§</a></h2><dl class="item-table"><dt><a class="mod" href="native_cpuid/index.html" title="mod x86::cpuid::native_cpuid">native_<wbr>cpuid</a></dt><dd>Uses Rust’s <code>cpuid</code> function from the <code>arch</code> module.</dd></dl><h2 id="macros" class="section-header">Macros<a href="#macros" class="anchor">§</a></h2><dl class="item-table"><dt><a class="macro" href="macro.cpuid.html" title="macro x86::cpuid::cpuid">cpuid</a></dt><dd>Macro which queries cpuid directly.</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.ApmInfo.html" title="struct x86::cpuid::ApmInfo">ApmInfo</a></dt><dd>Processor Power Management and RAS Capabilities (LEAF=0x8000_0007).</dd><dt><a class="struct" href="struct.CacheInfo.html" title="struct x86::cpuid::CacheInfo">Cache<wbr>Info</a></dt><dd>Describes any kind of cache (TLB, Data and Instruction caches plus prefetchers).</dd><dt><a class="struct" href="struct.CacheInfoIter.html" title="struct x86::cpuid::CacheInfoIter">Cache<wbr>Info<wbr>Iter</a></dt><dd>Iterates over cache information (LEAF=0x02).</dd><dt><a class="struct" href="struct.CacheParameter.html" title="struct x86::cpuid::CacheParameter">Cache<wbr>Parameter</a></dt><dd>Information about an individual cache in the hierarchy.</dd><dt><a class="struct" href="struct.CacheParametersIter.html" title="struct x86::cpuid::CacheParametersIter">Cache<wbr>Parameters<wbr>Iter</a></dt><dd>Iterator over caches (LEAF=0x04).</dd><dt><a class="struct" href="struct.CpuId.html" title="struct x86::cpuid::CpuId">CpuId</a></dt><dd>The main type used to query information about the CPU we’re running on.</dd><dt><a class="struct" href="struct.CpuIdResult.html" title="struct x86::cpuid::CpuIdResult">CpuId<wbr>Result</a></dt><dd>Low-level data-structure to store result of cpuid instruction.</dd><dt><a class="struct" href="struct.DatInfo.html" title="struct x86::cpuid::DatInfo">DatInfo</a></dt><dd>Deterministic Address Translation Structure</dd><dt><a class="struct" href="struct.DatIter.html" title="struct x86::cpuid::DatIter">DatIter</a></dt><dd>Deterministic Address Translation Structure Iterator (LEAF=0x18).</dd><dt><a class="struct" href="struct.DirectCacheAccessInfo.html" title="struct x86::cpuid::DirectCacheAccessInfo">Direct<wbr>Cache<wbr>Access<wbr>Info</a></dt><dd>Direct cache access info (LEAF=0x09).</dd><dt><a class="struct" href="struct.EpcSection.html" title="struct x86::cpuid::EpcSection">EpcSection</a></dt><dd>EBX:EAX and EDX:ECX provide information on the Enclave Page Cache (EPC) section</dd><dt><a class="struct" href="struct.ExtendedFeatures.html" title="struct x86::cpuid::ExtendedFeatures">Extended<wbr>Features</a></dt><dd>Structured Extended Feature Identifiers (LEAF=0x07).</dd><dt><a class="struct" href="struct.ExtendedProcessorFeatureIdentifiers.html" title="struct x86::cpuid::ExtendedProcessorFeatureIdentifiers">Extended<wbr>Processor<wbr>Feature<wbr>Identifiers</a></dt><dd>Extended Processor and Processor Feature Identifiers (LEAF=0x8000_0001)</dd><dt><a class="struct" href="struct.ExtendedState.html" title="struct x86::cpuid::ExtendedState">Extended<wbr>State</a></dt><dd>ExtendedState subleaf structure for things that need to be restored.</dd><dt><a class="struct" href="struct.ExtendedStateInfo.html" title="struct x86::cpuid::ExtendedStateInfo">Extended<wbr>State<wbr>Info</a></dt><dd>Information for saving/restoring extended register state (LEAF=0x0D).</dd><dt><a class="struct" href="struct.ExtendedStateIter.html" title="struct x86::cpuid::ExtendedStateIter">Extended<wbr>State<wbr>Iter</a></dt><dd>Yields <a href="struct.ExtendedState.html" title="struct x86::cpuid::ExtendedState">ExtendedState</a> structs.</dd><dt><a class="struct" href="struct.ExtendedTopologyIter.html" title="struct x86::cpuid::ExtendedTopologyIter">Extended<wbr>Topology<wbr>Iter</a></dt><dd>Information about topology (LEAF=0x0B).</dd><dt><a class="struct" href="struct.ExtendedTopologyLevel.html" title="struct x86::cpuid::ExtendedTopologyLevel">Extended<wbr>Topology<wbr>Level</a></dt><dd>Gives information about the current level in the topology.</dd><dt><a class="struct" href="struct.FeatureInfo.html" title="struct x86::cpuid::FeatureInfo">Feature<wbr>Info</a></dt><dd>Processor and Processor Feature Identifiers (LEAF=0x01).</dd><dt><a class="struct" href="struct.HypervisorInfo.html" title="struct x86::cpuid::HypervisorInfo">Hypervisor<wbr>Info</a></dt><dd>Information about Hypervisor (LEAF=0x4000_0001)</dd><dt><a class="struct" href="struct.L1CacheTlbInfo.html" title="struct x86::cpuid::L1CacheTlbInfo">L1Cache<wbr>TlbInfo</a></dt><dd>L1 Cache and TLB Information (LEAF=0x8000_0005).</dd><dt><a class="struct" href="struct.L2And3CacheTlbInfo.html" title="struct x86::cpuid::L2And3CacheTlbInfo">L2And3<wbr>Cache<wbr>TlbInfo</a></dt><dd>L2/L3 Cache and TLB Information (LEAF=0x8000_0006).</dd><dt><a class="struct" href="struct.L2CatInfo.html" title="struct x86::cpuid::L2CatInfo">L2Cat<wbr>Info</a></dt><dd>L2 Cache Allocation Technology Enumeration Sub-leaf (LEAF=0x10, SUBLEAF=2).</dd><dt><a class="struct" href="struct.L3CatInfo.html" title="struct x86::cpuid::L3CatInfo">L3Cat<wbr>Info</a></dt><dd>L3 Cache Allocation Technology Enumeration Sub-leaf (LEAF=0x10, SUBLEAF=1).</dd><dt><a class="struct" href="struct.L3MonitoringInfo.html" title="struct x86::cpuid::L3MonitoringInfo">L3Monitoring<wbr>Info</a></dt><dd>Information about L3 cache monitoring.</dd><dt><a class="struct" href="struct.MemBwAllocationInfo.html" title="struct x86::cpuid::MemBwAllocationInfo">MemBw<wbr>Allocation<wbr>Info</a></dt><dd>Memory Bandwidth Allocation Enumeration Sub-leaf (LEAF=0x10, SUBLEAF=3).</dd><dt><a class="struct" href="struct.MemoryEncryptionInfo.html" title="struct x86::cpuid::MemoryEncryptionInfo">Memory<wbr>Encryption<wbr>Info</a></dt><dd>Encrypted Memory Capabilities (LEAF=0x8000_001F).</dd><dt><a class="struct" href="struct.MonitorMwaitInfo.html" title="struct x86::cpuid::MonitorMwaitInfo">Monitor<wbr>Mwait<wbr>Info</a></dt><dd>Information about how monitor/mwait works on this CPU (LEAF=0x05).</dd><dt><a class="struct" href="struct.PerformanceMonitoringInfo.html" title="struct x86::cpuid::PerformanceMonitoringInfo">Performance<wbr>Monitoring<wbr>Info</a></dt><dd>Info about performance monitoring – how many counters etc. (LEAF=0x0A)</dd><dt><a class="struct" href="struct.PerformanceOptimizationInfo.html" title="struct x86::cpuid::PerformanceOptimizationInfo">Performance<wbr>Optimization<wbr>Info</a></dt><dd>Performance Optimization Identifier (LEAF=0x8000_001A).</dd><dt><a class="struct" href="struct.ProcessorBrandString.html" title="struct x86::cpuid::ProcessorBrandString">Processor<wbr>Brand<wbr>String</a></dt><dd>Processor name (LEAF=0x8000_0002..=0x8000_0004).</dd><dt><a class="struct" href="struct.ProcessorCapacityAndFeatureInfo.html" title="struct x86::cpuid::ProcessorCapacityAndFeatureInfo">Processor<wbr>Capacity<wbr>AndFeature<wbr>Info</a></dt><dd>Processor Capacity Parameters and Extended Feature Identification
(LEAF=0x8000_0008).</dd><dt><a class="struct" href="struct.ProcessorFrequencyInfo.html" title="struct x86::cpuid::ProcessorFrequencyInfo">Processor<wbr>Frequency<wbr>Info</a></dt><dd>Processor Frequency Information (LEAF=0x16).</dd><dt><a class="struct" href="struct.ProcessorSerial.html" title="struct x86::cpuid::ProcessorSerial">Processor<wbr>Serial</a></dt><dd>Processor Serial Number (LEAF=0x3).</dd><dt><a class="struct" href="struct.ProcessorTopologyInfo.html" title="struct x86::cpuid::ProcessorTopologyInfo">Processor<wbr>Topology<wbr>Info</a></dt><dd>Processor Topology Information (LEAF=0x8000_001E).</dd><dt><a class="struct" href="struct.ProcessorTraceInfo.html" title="struct x86::cpuid::ProcessorTraceInfo">Processor<wbr>Trace<wbr>Info</a></dt><dd>Intel Processor Trace Information (LEAF=0x14).</dd><dt><a class="struct" href="struct.RdtAllocationInfo.html" title="struct x86::cpuid::RdtAllocationInfo">RdtAllocation<wbr>Info</a></dt><dd>Quality of service enforcement information (LEAF=0x10).</dd><dt><a class="struct" href="struct.RdtMonitoringInfo.html" title="struct x86::cpuid::RdtMonitoringInfo">RdtMonitoring<wbr>Info</a></dt><dd>Intel Resource Director Technology RDT (LEAF=0x0F).</dd><dt><a class="struct" href="struct.SgxInfo.html" title="struct x86::cpuid::SgxInfo">SgxInfo</a></dt><dd>Intel SGX Capability Enumeration Leaf (LEAF=0x12).</dd><dt><a class="struct" href="struct.SgxSectionIter.html" title="struct x86::cpuid::SgxSectionIter">SgxSection<wbr>Iter</a></dt><dd>Iterator over the SGX sub-leafs (ECX &gt;= 2).</dd><dt><a class="struct" href="struct.SoCVendorAttributesIter.html" title="struct x86::cpuid::SoCVendorAttributesIter">SoCVendor<wbr>Attributes<wbr>Iter</a></dt><dd>Iterator for SoC vendor attributes.</dd><dt><a class="struct" href="struct.SoCVendorBrand.html" title="struct x86::cpuid::SoCVendorBrand">SoCVendor<wbr>Brand</a></dt><dd>A vendor brand string as queried from the cpuid leaf.</dd><dt><a class="struct" href="struct.SoCVendorInfo.html" title="struct x86::cpuid::SoCVendorInfo">SoCVendor<wbr>Info</a></dt><dd>SoC vendor specific information (LEAF=0x17).</dd><dt><a class="struct" href="struct.SvmFeatures.html" title="struct x86::cpuid::SvmFeatures">SvmFeatures</a></dt><dd>Information about the SVM features that the processory supports (LEAF=0x8000_000A).</dd><dt><a class="struct" href="struct.ThermalPowerInfo.html" title="struct x86::cpuid::ThermalPowerInfo">Thermal<wbr>Power<wbr>Info</a></dt><dd>Query information about thermal and power management features of the CPU (LEAF=0x06).</dd><dt><a class="struct" href="struct.Tlb1gbPageInfo.html" title="struct x86::cpuid::Tlb1gbPageInfo">Tlb1gb<wbr>Page<wbr>Info</a></dt><dd>TLB 1-GiB Pages Information (LEAF=0x8000_0019).</dd><dt><a class="struct" href="struct.TscInfo.html" title="struct x86::cpuid::TscInfo">TscInfo</a></dt><dd>Time Stamp Counter/Core Crystal Clock Information (LEAF=0x15).</dd><dt><a class="struct" href="struct.VendorInfo.html" title="struct x86::cpuid::VendorInfo">Vendor<wbr>Info</a></dt><dd>Vendor Info String (LEAF=0x0)</dd></dl><h2 id="enums" class="section-header">Enums<a href="#enums" class="anchor">§</a></h2><dl class="item-table"><dt><a class="enum" href="enum.Associativity.html" title="enum x86::cpuid::Associativity">Associativity</a></dt><dd>Info about cache Associativity.</dd><dt><a class="enum" href="enum.CacheInfoType.html" title="enum x86::cpuid::CacheInfoType">Cache<wbr>Info<wbr>Type</a></dt><dd>What type of cache are we dealing with?</dd><dt><a class="enum" href="enum.CacheType.html" title="enum x86::cpuid::CacheType">Cache<wbr>Type</a></dt><dd>Info about a what a given cache caches (instructions, data, etc.)</dd><dt><a class="enum" href="enum.DatType.html" title="enum x86::cpuid::DatType">DatType</a></dt><dd>Deterministic Address Translation cache type (EDX bits 04 – 00)</dd><dt><a class="enum" href="enum.ExtendedRegisterStateLocation.html" title="enum x86::cpuid::ExtendedRegisterStateLocation">Extended<wbr>Register<wbr>State<wbr>Location</a></dt><dd>Where the extended register state is stored.</dd><dt><a class="enum" href="enum.ExtendedRegisterType.html" title="enum x86::cpuid::ExtendedRegisterType">Extended<wbr>Register<wbr>Type</a></dt><dd>What kidn of extended register state this is.</dd><dt><a class="enum" href="enum.Hypervisor.html" title="enum x86::cpuid::Hypervisor">Hypervisor</a></dt><dd>Identifies the different Hypervisor products.</dd><dt><a class="enum" href="enum.SgxSectionInfo.html" title="enum x86::cpuid::SgxSectionInfo">SgxSection<wbr>Info</a></dt><dd>Intel SGX EPC Enumeration Leaf</dd><dt><a class="enum" href="enum.TopologyType.html" title="enum x86::cpuid::TopologyType">Topology<wbr>Type</a></dt><dd>What type of core we have at this level in the topology (real CPU or hyper-threaded).</dd></dl><h2 id="constants" class="section-header">Constants<a href="#constants" class="anchor">§</a></h2><dl class="item-table"><dt><a class="constant" href="constant.CACHE_INFO_TABLE.html" title="constant x86::cpuid::CACHE_INFO_TABLE">CACHE_<wbr>INFO_<wbr>TABLE</a></dt><dd>This table is taken from Intel manual (Section CPUID instruction).</dd></dl></section></div></main></body></html>