"disp_div.1"	,	L_109
ccic_parent	,	V_49
"uart2_mux"	,	L_61
"mmp-disp.1"	,	L_111
"pll2_2"	,	L_17
ARRAY_SIZE	,	F_8
"pll1_16"	,	L_12
"disp_div.0"	,	L_99
"usb_clk"	,	L_95
APB_PHYS_BASE	,	V_6
clk_set_parent	,	F_12
"ccic1_div"	,	L_128
CLK_DIVIDER_ONE_BASED	,	V_40
mmp_clk_register_apmu	,	F_14
pr_err	,	F_3
"mmp-disp.0"	,	L_101
"pll1_4"	,	L_10
"uart0_mux"	,	L_53
"twsi5"	,	L_37
"error to ioremap APMU base\n"	,	L_2
"clk32"	,	L_4
"ssp2_mux"	,	L_76
"error to ioremap APBC base\n"	,	L_3
"pxa2xx-i2c.5"	,	L_38
"usb"	,	L_94
"sphyclk_div"	,	L_123
AXI_PHYS_BASE	,	V_8
"pll1_3"	,	L_14
"error to ioremap MPMU base\n"	,	L_1
"ccic0_mux"	,	L_113
"disp1_mux"	,	L_106
apmu_base	,	V_4
CLK_IS_ROOT	,	V_9
"uart_mux.0"	,	L_54
"fnclk"	,	L_118
"pll1_2"	,	L_9
"disp0"	,	L_100
"mmp-ssp.2"	,	L_79
__iomem	,	T_2
"ccic1"	,	L_130
"pwm1"	,	L_47
APBC_UART0	,	V_29
APBC_UART1	,	V_30
clk_register_clkdev	,	F_5
APBC_UART2	,	V_31
APBC_UART3	,	V_32
"sdhci-pxav3.0"	,	L_87
"pll1_12"	,	L_16
APBC_SSP0	,	V_34
uart_factor_tbl	,	V_13
"mmp-ssp.3"	,	L_83
APBC_RTC	,	V_23
"ccic0"	,	L_117
"disp_mux.1"	,	L_107
ioremap	,	F_2
"ccic0_sphy"	,	L_124
"pwm0"	,	L_45
"pll2_16"	,	L_20
"gpio"	,	L_39
clk_register_mux	,	F_11
mpmu_base	,	V_3
"sdhci-pxav3.1"	,	L_89
APBC_SSP3	,	V_37
APBC_SSP2	,	V_36
APBC_SSP1	,	V_35
"uart1"	,	L_59
clk_register_divider	,	F_13
uart_parent	,	V_28
"disp_mux.0"	,	L_97
mmp_clk_register_apbc	,	F_10
"sdh_div"	,	L_85
vctcxo	,	V_2
"sphyclk"	,	L_125
"ssp3_mux"	,	L_80
"disp1"	,	L_110
"uart2"	,	L_63
APMU_CCIC0	,	V_48
mmp_clk_register_factor	,	F_7
APMU_CCIC1	,	V_50
"uart3"	,	L_67
sdh_parent	,	V_38
"disp0_sphy_div"	,	L_102
"ccic1_phy"	,	L_132
"ssp_mux.2"	,	L_77
"ccic0_div"	,	L_115
"vctcxo_4"	,	L_25
"pxa27x-keypad"	,	L_42
"sdh0"	,	L_86
clk_lock	,	V_15
"uart1_mux"	,	L_57
"mmp-ccic.1"	,	L_131
"rtc"	,	L_43
"ssp_mux.1"	,	L_73
"mmp2-pwm.3"	,	L_52
"pxa2xx-uart.3"	,	L_68
"uart3_mux"	,	L_65
clk	,	V_1
"twsi0"	,	L_27
"uart0"	,	L_55
"mmp-rtc"	,	L_44
"pll1_20"	,	L_13
"sdh1"	,	L_88
"phyclk"	,	L_121
"disp_sphy_div.0"	,	L_103
APBC_PWM3	,	V_27
APBC_GPIO	,	V_21
APBC_PWM1	,	V_25
"pll2_12"	,	L_23
APBC_PWM2	,	V_26
disp_parent	,	V_45
APBC_PWM0	,	V_24
"mmp-ccic.0"	,	L_119
"usb_pll"	,	L_7
"pxa2xx-i2c.0"	,	L_28
"ccic_div.1"	,	L_129
mmp2_clk_init	,	F_1
"pxa2xx-uart.2"	,	L_64
"mmp2-pwm.2"	,	L_50
"pxa2xx-uart.0"	,	L_56
"mmp-ssp.0"	,	L_71
"ccic1_sphy"	,	L_134
"vctcxo_2"	,	L_24
APMU_SDH2	,	V_42
APMU_SDH1	,	V_41
APMU_SDH0	,	V_39
"sdh2"	,	L_90
APMU_SDH3	,	V_43
"pll2_8"	,	L_19
"pwm3"	,	L_51
"sdhci-pxav3.2"	,	L_91
clk_register_fixed_factor	,	F_6
"mmp2-pwm.1"	,	L_48
"ccic1_sphy_div"	,	L_133
"pxa2xx-uart.1"	,	L_60
"pll2"	,	L_8
"ccic_mux.1"	,	L_127
"uart_pll"	,	L_26
APMU_USB	,	V_44
MPMU_UART_PLL	,	V_11
"mmp-ssp.1"	,	L_75
"ssp_mux.3"	,	L_81
"sdh3"	,	L_92
"sdh_mux"	,	L_84
"disp0_div"	,	L_98
"pwm2"	,	L_49
CLK_SET_RATE_PARENT	,	V_10
"kpc"	,	L_41
__init	,	T_1
"sdhci-pxav3.3"	,	L_93
"mmp2-pwm.0"	,	L_46
"pll1"	,	L_6
"ccic_mux.0"	,	L_114
"twsi3"	,	L_33
"ccic0_sphy_div"	,	L_122
"pll2_6"	,	L_22
"ccic1_mux"	,	L_126
"pxa2xx-i2c.3"	,	L_34
"uart_mux.1"	,	L_58
APMU_DISP1	,	V_47
APMU_DISP0	,	V_46
"ssp0_mux"	,	L_69
"disp0_mux"	,	L_96
"twsi4"	,	L_35
"disp_sphy.0"	,	L_105
"ssp1_mux"	,	L_72
"ssp0"	,	L_70
"pll1_8"	,	L_11
"ssp1"	,	L_74
"pxa2xx-i2c.4"	,	L_36
"uart_mux.2"	,	L_62
clk_set_rate	,	F_9
"disp0_sphy"	,	L_104
"twsi1"	,	L_29
"vctcxo"	,	L_5
"disp1_div"	,	L_108
APBC_TWSI4	,	V_19
APBC_TWSI5	,	V_20
"ssp2"	,	L_78
SZ_4K	,	V_7
APBC_TWSI0	,	V_14
APBC_TWSI1	,	V_16
"pxa2xx-i2c.1"	,	L_30
APBC_TWSI2	,	V_17
APBC_TWSI3	,	V_18
"uart_mux.3"	,	L_66
"ccic_div.0"	,	L_116
"pll2_4"	,	L_18
"ccic_arbiter"	,	L_112
"twsi2"	,	L_31
ssp_parent	,	V_33
apbc_base	,	V_5
uart_factor_masks	,	V_12
"ssp3"	,	L_82
APBC_KPC	,	V_22
"ccic0_phy"	,	L_120
"pxa2xx-i2c.2"	,	L_32
"pxa-gpio"	,	L_40
clk_register_fixed_rate	,	F_4
"pll2_3"	,	L_21
"pll1_6"	,	L_15
