|sisa
CLOCK_50 => MemoryController:mem_ctrl0.CLOCK_50
CLOCK_50 => ticks[0].CLK
CLOCK_50 => ticks[1].CLK
CLOCK_50 => ticks[2].CLK
CLOCK_50 => controladores_IO:controladores_IO0.CLOCK_50
CLOCK_50 => vga_controller:vga_controller0.clk_50mhz
SRAM_ADDR[0] <= MemoryController:mem_ctrl0.SRAM_ADDR[0]
SRAM_ADDR[1] <= MemoryController:mem_ctrl0.SRAM_ADDR[1]
SRAM_ADDR[2] <= MemoryController:mem_ctrl0.SRAM_ADDR[2]
SRAM_ADDR[3] <= MemoryController:mem_ctrl0.SRAM_ADDR[3]
SRAM_ADDR[4] <= MemoryController:mem_ctrl0.SRAM_ADDR[4]
SRAM_ADDR[5] <= MemoryController:mem_ctrl0.SRAM_ADDR[5]
SRAM_ADDR[6] <= MemoryController:mem_ctrl0.SRAM_ADDR[6]
SRAM_ADDR[7] <= MemoryController:mem_ctrl0.SRAM_ADDR[7]
SRAM_ADDR[8] <= MemoryController:mem_ctrl0.SRAM_ADDR[8]
SRAM_ADDR[9] <= MemoryController:mem_ctrl0.SRAM_ADDR[9]
SRAM_ADDR[10] <= MemoryController:mem_ctrl0.SRAM_ADDR[10]
SRAM_ADDR[11] <= MemoryController:mem_ctrl0.SRAM_ADDR[11]
SRAM_ADDR[12] <= MemoryController:mem_ctrl0.SRAM_ADDR[12]
SRAM_ADDR[13] <= MemoryController:mem_ctrl0.SRAM_ADDR[13]
SRAM_ADDR[14] <= MemoryController:mem_ctrl0.SRAM_ADDR[14]
SRAM_ADDR[15] <= MemoryController:mem_ctrl0.SRAM_ADDR[15]
SRAM_ADDR[16] <= MemoryController:mem_ctrl0.SRAM_ADDR[16]
SRAM_ADDR[17] <= MemoryController:mem_ctrl0.SRAM_ADDR[17]
SRAM_DQ[0] <> MemoryController:mem_ctrl0.SRAM_DQ[0]
SRAM_DQ[1] <> MemoryController:mem_ctrl0.SRAM_DQ[1]
SRAM_DQ[2] <> MemoryController:mem_ctrl0.SRAM_DQ[2]
SRAM_DQ[3] <> MemoryController:mem_ctrl0.SRAM_DQ[3]
SRAM_DQ[4] <> MemoryController:mem_ctrl0.SRAM_DQ[4]
SRAM_DQ[5] <> MemoryController:mem_ctrl0.SRAM_DQ[5]
SRAM_DQ[6] <> MemoryController:mem_ctrl0.SRAM_DQ[6]
SRAM_DQ[7] <> MemoryController:mem_ctrl0.SRAM_DQ[7]
SRAM_DQ[8] <> MemoryController:mem_ctrl0.SRAM_DQ[8]
SRAM_DQ[9] <> MemoryController:mem_ctrl0.SRAM_DQ[9]
SRAM_DQ[10] <> MemoryController:mem_ctrl0.SRAM_DQ[10]
SRAM_DQ[11] <> MemoryController:mem_ctrl0.SRAM_DQ[11]
SRAM_DQ[12] <> MemoryController:mem_ctrl0.SRAM_DQ[12]
SRAM_DQ[13] <> MemoryController:mem_ctrl0.SRAM_DQ[13]
SRAM_DQ[14] <> MemoryController:mem_ctrl0.SRAM_DQ[14]
SRAM_DQ[15] <> MemoryController:mem_ctrl0.SRAM_DQ[15]
SRAM_UB_N <= MemoryController:mem_ctrl0.SRAM_UB_N
SRAM_LB_N <= MemoryController:mem_ctrl0.SRAM_LB_N
SRAM_CE_N <= MemoryController:mem_ctrl0.SRAM_CE_N
SRAM_OE_N <= MemoryController:mem_ctrl0.SRAM_OE_N
SRAM_WE_N <= MemoryController:mem_ctrl0.SRAM_WE_N
PS2_CLK <> controladores_IO:controladores_IO0.ps2_clk
PS2_DAT <> controladores_IO:controladores_IO0.ps2_data
LEDG[0] <= controladores_IO:controladores_IO0.led_verdes[0]
LEDG[1] <= controladores_IO:controladores_IO0.led_verdes[1]
LEDG[2] <= controladores_IO:controladores_IO0.led_verdes[2]
LEDG[3] <= controladores_IO:controladores_IO0.led_verdes[3]
LEDG[4] <= controladores_IO:controladores_IO0.led_verdes[4]
LEDG[5] <= controladores_IO:controladores_IO0.led_verdes[5]
LEDG[6] <= controladores_IO:controladores_IO0.led_verdes[6]
LEDG[7] <= controladores_IO:controladores_IO0.led_verdes[7]
LEDR[0] <= controladores_IO:controladores_IO0.led_rojos[0]
LEDR[1] <= controladores_IO:controladores_IO0.led_rojos[1]
LEDR[2] <= controladores_IO:controladores_IO0.led_rojos[2]
LEDR[3] <= controladores_IO:controladores_IO0.led_rojos[3]
LEDR[4] <= controladores_IO:controladores_IO0.led_rojos[4]
LEDR[5] <= controladores_IO:controladores_IO0.led_rojos[5]
LEDR[6] <= controladores_IO:controladores_IO0.led_rojos[6]
LEDR[7] <= controladores_IO:controladores_IO0.led_rojos[7]
KEY[0] => controladores_IO:controladores_IO0.keys[0]
KEY[1] => controladores_IO:controladores_IO0.keys[1]
KEY[2] => controladores_IO:controladores_IO0.keys[2]
KEY[3] => controladores_IO:controladores_IO0.keys[3]
SW[0] => controladores_IO:controladores_IO0.switches[0]
SW[1] => controladores_IO:controladores_IO0.switches[1]
SW[2] => controladores_IO:controladores_IO0.switches[2]
SW[3] => controladores_IO:controladores_IO0.switches[3]
SW[4] => controladores_IO:controladores_IO0.switches[4]
SW[5] => controladores_IO:controladores_IO0.switches[5]
SW[6] => controladores_IO:controladores_IO0.switches[6]
SW[7] => controladores_IO:controladores_IO0.switches[7]
SW[8] => ~NO_FANOUT~
SW[9] => proc:proc0.boot
SW[9] => controladores_IO:controladores_IO0.boot
SW[9] => vga_controller:vga_controller0.reset
VGA_R[0] <= vga_controller:vga_controller0.red_out[0]
VGA_R[1] <= vga_controller:vga_controller0.red_out[1]
VGA_R[2] <= vga_controller:vga_controller0.red_out[2]
VGA_R[3] <= vga_controller:vga_controller0.red_out[3]
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_G[0] <= vga_controller:vga_controller0.green_out[0]
VGA_G[1] <= vga_controller:vga_controller0.green_out[1]
VGA_G[2] <= vga_controller:vga_controller0.green_out[2]
VGA_G[3] <= vga_controller:vga_controller0.green_out[3]
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_B[0] <= vga_controller:vga_controller0.blue_out[0]
VGA_B[1] <= vga_controller:vga_controller0.blue_out[1]
VGA_B[2] <= vga_controller:vga_controller0.blue_out[2]
VGA_B[3] <= vga_controller:vga_controller0.blue_out[3]
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_HS <= vga_controller:vga_controller0.horiz_sync_out
VGA_VS <= vga_controller:vga_controller0.vert_sync_out
HEX0[0] <= Display7:display0.bitsCaracter[0]
HEX0[1] <= Display7:display0.bitsCaracter[1]
HEX0[2] <= Display7:display0.bitsCaracter[2]
HEX0[3] <= Display7:display0.bitsCaracter[3]
HEX0[4] <= Display7:display0.bitsCaracter[4]
HEX0[5] <= Display7:display0.bitsCaracter[5]
HEX0[6] <= Display7:display0.bitsCaracter[6]
HEX1[0] <= Display7:display1.bitsCaracter[0]
HEX1[1] <= Display7:display1.bitsCaracter[1]
HEX1[2] <= Display7:display1.bitsCaracter[2]
HEX1[3] <= Display7:display1.bitsCaracter[3]
HEX1[4] <= Display7:display1.bitsCaracter[4]
HEX1[5] <= Display7:display1.bitsCaracter[5]
HEX1[6] <= Display7:display1.bitsCaracter[6]
HEX2[0] <= Display7:display2.bitsCaracter[0]
HEX2[1] <= Display7:display2.bitsCaracter[1]
HEX2[2] <= Display7:display2.bitsCaracter[2]
HEX2[3] <= Display7:display2.bitsCaracter[3]
HEX2[4] <= Display7:display2.bitsCaracter[4]
HEX2[5] <= Display7:display2.bitsCaracter[5]
HEX2[6] <= Display7:display2.bitsCaracter[6]
HEX3[0] <= Display7:display3.bitsCaracter[0]
HEX3[1] <= Display7:display3.bitsCaracter[1]
HEX3[2] <= Display7:display3.bitsCaracter[2]
HEX3[3] <= Display7:display3.bitsCaracter[3]
HEX3[4] <= Display7:display3.bitsCaracter[4]
HEX3[5] <= Display7:display3.bitsCaracter[5]
HEX3[6] <= Display7:display3.bitsCaracter[6]


|sisa|proc:proc0
clk => unidad_control:unidad_control0.clk
clk => datapath:datapath0.clk
boot => unidad_control:unidad_control0.boot
datard_m[0] => unidad_control:unidad_control0.datard_m[0]
datard_m[0] => datapath:datapath0.datard_m[0]
datard_m[1] => unidad_control:unidad_control0.datard_m[1]
datard_m[1] => datapath:datapath0.datard_m[1]
datard_m[2] => unidad_control:unidad_control0.datard_m[2]
datard_m[2] => datapath:datapath0.datard_m[2]
datard_m[3] => unidad_control:unidad_control0.datard_m[3]
datard_m[3] => datapath:datapath0.datard_m[3]
datard_m[4] => unidad_control:unidad_control0.datard_m[4]
datard_m[4] => datapath:datapath0.datard_m[4]
datard_m[5] => unidad_control:unidad_control0.datard_m[5]
datard_m[5] => datapath:datapath0.datard_m[5]
datard_m[6] => unidad_control:unidad_control0.datard_m[6]
datard_m[6] => datapath:datapath0.datard_m[6]
datard_m[7] => unidad_control:unidad_control0.datard_m[7]
datard_m[7] => datapath:datapath0.datard_m[7]
datard_m[8] => unidad_control:unidad_control0.datard_m[8]
datard_m[8] => datapath:datapath0.datard_m[8]
datard_m[9] => unidad_control:unidad_control0.datard_m[9]
datard_m[9] => datapath:datapath0.datard_m[9]
datard_m[10] => unidad_control:unidad_control0.datard_m[10]
datard_m[10] => datapath:datapath0.datard_m[10]
datard_m[11] => unidad_control:unidad_control0.datard_m[11]
datard_m[11] => datapath:datapath0.datard_m[11]
datard_m[12] => unidad_control:unidad_control0.datard_m[12]
datard_m[12] => datapath:datapath0.datard_m[12]
datard_m[13] => unidad_control:unidad_control0.datard_m[13]
datard_m[13] => datapath:datapath0.datard_m[13]
datard_m[14] => unidad_control:unidad_control0.datard_m[14]
datard_m[14] => datapath:datapath0.datard_m[14]
datard_m[15] => unidad_control:unidad_control0.datard_m[15]
datard_m[15] => datapath:datapath0.datard_m[15]
addr_m[0] <= datapath:datapath0.addr_m[0]
addr_m[1] <= datapath:datapath0.addr_m[1]
addr_m[2] <= datapath:datapath0.addr_m[2]
addr_m[3] <= datapath:datapath0.addr_m[3]
addr_m[4] <= datapath:datapath0.addr_m[4]
addr_m[5] <= datapath:datapath0.addr_m[5]
addr_m[6] <= datapath:datapath0.addr_m[6]
addr_m[7] <= datapath:datapath0.addr_m[7]
addr_m[8] <= datapath:datapath0.addr_m[8]
addr_m[9] <= datapath:datapath0.addr_m[9]
addr_m[10] <= datapath:datapath0.addr_m[10]
addr_m[11] <= datapath:datapath0.addr_m[11]
addr_m[12] <= datapath:datapath0.addr_m[12]
addr_m[13] <= datapath:datapath0.addr_m[13]
addr_m[14] <= datapath:datapath0.addr_m[14]
addr_m[15] <= datapath:datapath0.addr_m[15]
data_wr[0] <= datapath:datapath0.data_wr[0]
data_wr[1] <= datapath:datapath0.data_wr[1]
data_wr[2] <= datapath:datapath0.data_wr[2]
data_wr[3] <= datapath:datapath0.data_wr[3]
data_wr[4] <= datapath:datapath0.data_wr[4]
data_wr[5] <= datapath:datapath0.data_wr[5]
data_wr[6] <= datapath:datapath0.data_wr[6]
data_wr[7] <= datapath:datapath0.data_wr[7]
data_wr[8] <= datapath:datapath0.data_wr[8]
data_wr[9] <= datapath:datapath0.data_wr[9]
data_wr[10] <= datapath:datapath0.data_wr[10]
data_wr[11] <= datapath:datapath0.data_wr[11]
data_wr[12] <= datapath:datapath0.data_wr[12]
data_wr[13] <= datapath:datapath0.data_wr[13]
data_wr[14] <= datapath:datapath0.data_wr[14]
data_wr[15] <= datapath:datapath0.data_wr[15]
wr_m <= unidad_control:unidad_control0.wr_m
word_byte <= unidad_control:unidad_control0.word_byte
wr_port <= unidad_control:unidad_control0.wr_port
rd_port <= unidad_control:unidad_control0.rd_port
addr_port[0] <= datapath:datapath0.addr_port[0]
addr_port[1] <= datapath:datapath0.addr_port[1]
addr_port[2] <= datapath:datapath0.addr_port[2]
addr_port[3] <= datapath:datapath0.addr_port[3]
addr_port[4] <= datapath:datapath0.addr_port[4]
addr_port[5] <= datapath:datapath0.addr_port[5]
addr_port[6] <= datapath:datapath0.addr_port[6]
addr_port[7] <= datapath:datapath0.addr_port[7]
rd_io[0] => datapath:datapath0.rd_io[0]
rd_io[1] => datapath:datapath0.rd_io[1]
rd_io[2] => datapath:datapath0.rd_io[2]
rd_io[3] => datapath:datapath0.rd_io[3]
rd_io[4] => datapath:datapath0.rd_io[4]
rd_io[5] => datapath:datapath0.rd_io[5]
rd_io[6] => datapath:datapath0.rd_io[6]
rd_io[7] => datapath:datapath0.rd_io[7]
rd_io[8] => datapath:datapath0.rd_io[8]
rd_io[9] => datapath:datapath0.rd_io[9]
rd_io[10] => datapath:datapath0.rd_io[10]
rd_io[11] => datapath:datapath0.rd_io[11]
rd_io[12] => datapath:datapath0.rd_io[12]
rd_io[13] => datapath:datapath0.rd_io[13]
rd_io[14] => datapath:datapath0.rd_io[14]
rd_io[15] => datapath:datapath0.rd_io[15]
wr_io[0] <= datapath:datapath0.wr_io[0]
wr_io[1] <= datapath:datapath0.wr_io[1]
wr_io[2] <= datapath:datapath0.wr_io[2]
wr_io[3] <= datapath:datapath0.wr_io[3]
wr_io[4] <= datapath:datapath0.wr_io[4]
wr_io[5] <= datapath:datapath0.wr_io[5]
wr_io[6] <= datapath:datapath0.wr_io[6]
wr_io[7] <= datapath:datapath0.wr_io[7]
wr_io[8] <= datapath:datapath0.wr_io[8]
wr_io[9] <= datapath:datapath0.wr_io[9]
wr_io[10] <= datapath:datapath0.wr_io[10]
wr_io[11] <= datapath:datapath0.wr_io[11]
wr_io[12] <= datapath:datapath0.wr_io[12]
wr_io[13] <= datapath:datapath0.wr_io[13]
wr_io[14] <= datapath:datapath0.wr_io[14]
wr_io[15] <= datapath:datapath0.wr_io[15]


|sisa|proc:proc0|unidad_control:unidad_control0
boot => multi:multi0.boot
boot => pc_mux_startaddr[15].OUTPUTSELECT
boot => pc_mux_startaddr[14].OUTPUTSELECT
boot => pc_mux_startaddr[13].OUTPUTSELECT
boot => pc_mux_startaddr[12].OUTPUTSELECT
boot => pc_mux_startaddr[11].OUTPUTSELECT
boot => pc_mux_startaddr[10].OUTPUTSELECT
boot => pc_mux_startaddr[9].OUTPUTSELECT
boot => pc_mux_startaddr[8].OUTPUTSELECT
boot => pc_mux_startaddr[7].OUTPUTSELECT
boot => pc_mux_startaddr[6].OUTPUTSELECT
boot => pc_mux_startaddr[5].OUTPUTSELECT
boot => pc_mux_startaddr[4].OUTPUTSELECT
boot => pc_mux_startaddr[3].OUTPUTSELECT
boot => pc_mux_startaddr[2].OUTPUTSELECT
boot => pc_mux_startaddr[1].OUTPUTSELECT
boot => pc_mux_startaddr[0].OUTPUTSELECT
boot => instr_mux_and[15].OUTPUTSELECT
boot => instr_mux_and[14].OUTPUTSELECT
boot => instr_mux_and[13].OUTPUTSELECT
boot => instr_mux_and[12].OUTPUTSELECT
boot => instr_mux_and[11].OUTPUTSELECT
boot => instr_mux_and[10].OUTPUTSELECT
boot => instr_mux_and[9].OUTPUTSELECT
boot => instr_mux_and[8].OUTPUTSELECT
boot => instr_mux_and[7].OUTPUTSELECT
boot => instr_mux_and[6].OUTPUTSELECT
boot => instr_mux_and[5].OUTPUTSELECT
boot => instr_mux_and[4].OUTPUTSELECT
boot => instr_mux_and[3].OUTPUTSELECT
boot => instr_mux_and[2].OUTPUTSELECT
boot => instr_mux_and[1].OUTPUTSELECT
boot => instr_mux_and[0].OUTPUTSELECT
clk => multi:multi0.clk
clk => new_pc[0].CLK
clk => new_pc[1].CLK
clk => new_pc[2].CLK
clk => new_pc[3].CLK
clk => new_pc[4].CLK
clk => new_pc[5].CLK
clk => new_pc[6].CLK
clk => new_pc[7].CLK
clk => new_pc[8].CLK
clk => new_pc[9].CLK
clk => new_pc[10].CLK
clk => new_pc[11].CLK
clk => new_pc[12].CLK
clk => new_pc[13].CLK
clk => new_pc[14].CLK
clk => new_pc[15].CLK
clk => bus_ir[0].CLK
clk => bus_ir[1].CLK
clk => bus_ir[2].CLK
clk => bus_ir[3].CLK
clk => bus_ir[4].CLK
clk => bus_ir[5].CLK
clk => bus_ir[6].CLK
clk => bus_ir[7].CLK
clk => bus_ir[8].CLK
clk => bus_ir[9].CLK
clk => bus_ir[10].CLK
clk => bus_ir[11].CLK
clk => bus_ir[12].CLK
clk => bus_ir[13].CLK
clk => bus_ir[14].CLK
clk => bus_ir[15].CLK
datard_m[0] => instrPC_mux_instrIR[0].DATAB
datard_m[1] => instrPC_mux_instrIR[1].DATAB
datard_m[2] => instrPC_mux_instrIR[2].DATAB
datard_m[3] => instrPC_mux_instrIR[3].DATAB
datard_m[4] => instrPC_mux_instrIR[4].DATAB
datard_m[5] => instrPC_mux_instrIR[5].DATAB
datard_m[6] => instrPC_mux_instrIR[6].DATAB
datard_m[7] => instrPC_mux_instrIR[7].DATAB
datard_m[8] => instrPC_mux_instrIR[8].DATAB
datard_m[9] => instrPC_mux_instrIR[9].DATAB
datard_m[10] => instrPC_mux_instrIR[10].DATAB
datard_m[11] => instrPC_mux_instrIR[11].DATAB
datard_m[12] => instrPC_mux_instrIR[12].DATAB
datard_m[13] => instrPC_mux_instrIR[13].DATAB
datard_m[14] => instrPC_mux_instrIR[14].DATAB
datard_m[15] => instrPC_mux_instrIR[15].DATAB
aluout[0] => tknbr_pc.DATAB
aluout[1] => tknbr_pc.DATAB
aluout[2] => tknbr_pc.DATAB
aluout[3] => tknbr_pc.DATAB
aluout[4] => tknbr_pc.DATAB
aluout[5] => tknbr_pc.DATAB
aluout[6] => tknbr_pc.DATAB
aluout[7] => tknbr_pc.DATAB
aluout[8] => tknbr_pc.DATAB
aluout[9] => tknbr_pc.DATAB
aluout[10] => tknbr_pc.DATAB
aluout[11] => tknbr_pc.DATAB
aluout[12] => tknbr_pc.DATAB
aluout[13] => tknbr_pc.DATAB
aluout[14] => tknbr_pc.DATAB
aluout[15] => tknbr_pc.DATAB
eval => control_l:control_l0.eval
op[0] <= control_l:control_l0.op[0]
op[1] <= control_l:control_l0.op[1]
op[2] <= control_l:control_l0.op[2]
func[0] <= control_l:control_l0.func[0]
func[1] <= control_l:control_l0.func[1]
func[2] <= control_l:control_l0.func[2]
wrd_gp <= multi:multi0.wrd_gp
wrd_sys <= multi:multi0.wrd_sys
rd_sys_gp <= control_l:control_l0.rd_sys_gp
addr_a[0] <= control_l:control_l0.addr_a[0]
addr_a[1] <= control_l:control_l0.addr_a[1]
addr_a[2] <= control_l:control_l0.addr_a[2]
addr_b[0] <= control_l:control_l0.addr_b[0]
addr_b[1] <= control_l:control_l0.addr_b[1]
addr_b[2] <= control_l:control_l0.addr_b[2]
addr_d[0] <= control_l:control_l0.addr_d[0]
addr_d[1] <= control_l:control_l0.addr_d[1]
addr_d[2] <= control_l:control_l0.addr_d[2]
immed[0] <= control_l:control_l0.immed[0]
immed[1] <= control_l:control_l0.immed[1]
immed[2] <= control_l:control_l0.immed[2]
immed[3] <= control_l:control_l0.immed[3]
immed[4] <= control_l:control_l0.immed[4]
immed[5] <= control_l:control_l0.immed[5]
immed[6] <= control_l:control_l0.immed[6]
immed[7] <= control_l:control_l0.immed[7]
immed[8] <= control_l:control_l0.immed[8]
immed[9] <= control_l:control_l0.immed[9]
immed[10] <= control_l:control_l0.immed[10]
immed[11] <= control_l:control_l0.immed[11]
immed[12] <= control_l:control_l0.immed[12]
immed[13] <= control_l:control_l0.immed[13]
immed[14] <= control_l:control_l0.immed[14]
immed[15] <= control_l:control_l0.immed[15]
immed_reg <= control_l:control_l0.immed_reg
pc[0] <= new_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= new_pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= new_pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= new_pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= new_pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= new_pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= new_pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= new_pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= new_pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= new_pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= new_pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= new_pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= new_pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= new_pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= new_pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= new_pc[15].DB_MAX_OUTPUT_PORT_TYPE
pcup[0] <= new_pc[0].DB_MAX_OUTPUT_PORT_TYPE
pcup[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcup[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= multi:multi0.ins_dad
in_d[0] <= control_l:control_l0.in_d[0]
in_d[1] <= control_l:control_l0.in_d[1]
immed_x2 <= control_l:control_l0.immed_x2
wr_m <= multi:multi0.wr_m
word_byte <= multi:multi0.word_byte
wr_port <= control_l:control_l0.wr_port
rd_port <= control_l:control_l0.rd_port
e_int <= control_l:control_l0.e_int
d_int <= control_l:control_l0.d_int


|sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0
ir[0] => addr_b.DATAB
ir[0] => immed[0].DATAIN
ir[0] => Equal11.IN5
ir[0] => Equal12.IN1
ir[0] => Equal14.IN2
ir[0] => Equal15.IN2
ir[0] => Equal16.IN2
ir[0] => Equal18.IN4
ir[0] => Equal19.IN5
ir[0] => Equal20.IN3
ir[0] => Equal21.IN3
ir[0] => Equal22.IN2
ir[1] => addr_b.DATAB
ir[1] => immed[1].DATAIN
ir[1] => Equal11.IN4
ir[1] => Equal12.IN0
ir[1] => Equal14.IN1
ir[1] => Equal15.IN1
ir[1] => Equal16.IN1
ir[1] => Equal18.IN3
ir[1] => Equal19.IN3
ir[1] => Equal20.IN2
ir[1] => Equal21.IN2
ir[1] => Equal22.IN1
ir[2] => addr_b.DATAB
ir[2] => immed[2].DATAIN
ir[2] => Equal11.IN3
ir[2] => Equal12.IN2
ir[2] => Equal14.IN0
ir[2] => Equal15.IN0
ir[2] => Equal16.IN0
ir[2] => Equal18.IN2
ir[2] => Equal19.IN2
ir[2] => Equal20.IN5
ir[2] => Equal21.IN1
ir[2] => Equal22.IN5
ir[3] => func.DATAA
ir[3] => immed[3].DATAIN
ir[3] => Equal11.IN2
ir[3] => Equal18.IN1
ir[3] => Equal19.IN1
ir[3] => Equal20.IN1
ir[3] => Equal21.IN0
ir[3] => Equal22.IN4
ir[4] => func.DATAA
ir[4] => immed[4].DATAIN
ir[4] => Equal11.IN1
ir[4] => Equal18.IN0
ir[4] => Equal19.IN0
ir[4] => Equal20.IN0
ir[4] => Equal21.IN5
ir[4] => Equal22.IN0
ir[5] => func.DATAA
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed.DATAB
ir[5] => immed[5].DATAIN
ir[5] => Equal11.IN0
ir[5] => Equal18.IN5
ir[5] => Equal19.IN4
ir[5] => Equal20.IN4
ir[5] => Equal21.IN4
ir[5] => Equal22.IN3
ir[6] => immed.DATAA
ir[6] => addr_a.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => immed.DATAA
ir[7] => addr_a.DATAA
ir[8] => func.IN1
ir[8] => wrd_gp.IN1
ir[8] => addr_a.DATAA
ir[8] => tknbr.IN1
ir[8] => func.IN1
ir[8] => in_d.IN1
ir[8] => tknbr.IN1
ir[9] => addr_a.DATAB
ir[9] => addr_b.DATAA
ir[9] => addr_d[0].DATAIN
ir[10] => addr_a.DATAB
ir[10] => addr_b.DATAA
ir[10] => addr_d[1].DATAIN
ir[11] => addr_a.DATAB
ir[11] => addr_b.DATAA
ir[11] => addr_d[2].DATAIN
ir[12] => Equal0.IN1
ir[12] => Equal1.IN3
ir[12] => Equal2.IN2
ir[12] => Equal3.IN3
ir[12] => Equal4.IN3
ir[12] => Equal5.IN3
ir[12] => Equal6.IN2
ir[12] => Equal7.IN3
ir[12] => Equal8.IN0
ir[12] => Equal9.IN2
ir[12] => Equal10.IN3
ir[12] => Equal13.IN1
ir[12] => Equal17.IN3
ir[13] => Equal0.IN3
ir[13] => Equal1.IN2
ir[13] => Equal2.IN1
ir[13] => Equal3.IN2
ir[13] => Equal4.IN1
ir[13] => Equal5.IN2
ir[13] => Equal6.IN1
ir[13] => Equal7.IN0
ir[13] => Equal8.IN3
ir[13] => Equal9.IN3
ir[13] => Equal10.IN2
ir[13] => Equal13.IN3
ir[13] => Equal17.IN2
ir[14] => Equal0.IN0
ir[14] => Equal1.IN1
ir[14] => Equal2.IN0
ir[14] => Equal3.IN1
ir[14] => Equal4.IN2
ir[14] => Equal5.IN1
ir[14] => Equal6.IN3
ir[14] => Equal7.IN2
ir[14] => Equal8.IN2
ir[14] => Equal9.IN1
ir[14] => Equal10.IN1
ir[14] => Equal13.IN2
ir[14] => Equal17.IN1
ir[15] => Equal0.IN2
ir[15] => Equal1.IN0
ir[15] => Equal2.IN3
ir[15] => Equal3.IN0
ir[15] => Equal4.IN0
ir[15] => Equal5.IN0
ir[15] => Equal6.IN0
ir[15] => Equal7.IN1
ir[15] => Equal8.IN1
ir[15] => Equal9.IN0
ir[15] => Equal10.IN0
ir[15] => Equal13.IN0
ir[15] => Equal17.IN0
eval => tknbr.IN1
eval => tknbr.IN1
eval => tknbr.IN1
eval => tknbr.IN1
op[0] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[1] <= op.DB_MAX_OUTPUT_PORT_TYPE
op[2] <= op.DB_MAX_OUTPUT_PORT_TYPE
func[0] <= func.DB_MAX_OUTPUT_PORT_TYPE
func[1] <= func.DB_MAX_OUTPUT_PORT_TYPE
func[2] <= func.DB_MAX_OUTPUT_PORT_TYPE
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd_gp <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
wrd_sys <= wrd_sys.DB_MAX_OUTPUT_PORT_TYPE
rd_sys_gp <= rd_sys_gp.DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= addr_a.DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= addr_b.DB_MAX_OUTPUT_PORT_TYPE
addr_d[0] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
addr_d[1] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
addr_d[2] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
immed[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
immed[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
immed[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
immed[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
immed[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
immed[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
immed[6] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[7] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[8] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[9] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[10] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[11] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[12] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[13] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[14] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed[15] <= immed.DB_MAX_OUTPUT_PORT_TYPE
immed_reg <= immed_reg.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
in_d[0] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
in_d[1] <= in_d.DB_MAX_OUTPUT_PORT_TYPE
tknbr[0] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
tknbr[1] <= tknbr.DB_MAX_OUTPUT_PORT_TYPE
immed_x2 <= immed_x2.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE
wr_port <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
rd_port <= in_d.DB_MAX_OUTPUT_PORT_TYPE
e_int <= e_int.DB_MAX_OUTPUT_PORT_TYPE
d_int <= d_int.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0
clk => state~4.DATAIN
boot => state~6.DATAIN
boot => state.OUTPUTSELECT
boot => state.OUTPUTSELECT
boot => state.OUTPUTSELECT
ldpc_l => ldpc.DATAB
wrd_gp_l => wrd_gp.DATAB
wrd_sys_l => wrd_sys.DATAB
wr_m_l => wr_m.DATAB
w_b => word_byte.DATAB
interrupt => Selector2.IN3
interrupt => Selector0.IN3
ldpc <= ldpc.DB_MAX_OUTPUT_PORT_TYPE
wrd_gp <= wrd_gp.DB_MAX_OUTPUT_PORT_TYPE
wrd_sys <= wrd_sys.DB_MAX_OUTPUT_PORT_TYPE
wr_m <= wr_m.DB_MAX_OUTPUT_PORT_TYPE
ldir <= ldir.DB_MAX_OUTPUT_PORT_TYPE
ins_dad <= ins_dad.DB_MAX_OUTPUT_PORT_TYPE
word_byte <= word_byte.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:proc0|datapath:datapath0
clk => regfile:regfile0.clk
op[0] => alu:alu0.op[0]
op[1] => alu:alu0.op[1]
op[2] => alu:alu0.op[2]
func[0] => alu:alu0.func[0]
func[1] => alu:alu0.func[1]
func[2] => alu:alu0.func[2]
wrd_gp => regfile:regfile0.wrd_gp
wrd_sys => regfile:regfile0.wrd_sys
rd_sys_gp => regfile:regfile0.RD_SYS_GP
addr_a[0] => regfile:regfile0.addr_a[0]
addr_a[1] => regfile:regfile0.addr_a[1]
addr_a[2] => regfile:regfile0.addr_a[2]
addr_b[0] => regfile:regfile0.addr_b[0]
addr_b[1] => regfile:regfile0.addr_b[1]
addr_b[2] => regfile:regfile0.addr_b[2]
addr_d[0] => regfile:regfile0.addr_d[0]
addr_d[1] => regfile:regfile0.addr_d[1]
addr_d[2] => regfile:regfile0.addr_d[2]
immed[0] => mux_immed[1].DATAB
immed[0] => mux_immed[0].DATAA
immed[0] => addr_port[0].DATAIN
immed[1] => mux_immed[2].DATAB
immed[1] => mux_immed[1].DATAA
immed[1] => addr_port[1].DATAIN
immed[2] => mux_immed[3].DATAB
immed[2] => mux_immed[2].DATAA
immed[2] => addr_port[2].DATAIN
immed[3] => mux_immed[4].DATAB
immed[3] => mux_immed[3].DATAA
immed[3] => addr_port[3].DATAIN
immed[4] => mux_immed[5].DATAB
immed[4] => mux_immed[4].DATAA
immed[4] => addr_port[4].DATAIN
immed[5] => mux_immed[6].DATAB
immed[5] => mux_immed[5].DATAA
immed[5] => addr_port[5].DATAIN
immed[6] => mux_immed[7].DATAB
immed[6] => mux_immed[6].DATAA
immed[6] => addr_port[6].DATAIN
immed[7] => mux_immed[8].DATAB
immed[7] => mux_immed[7].DATAA
immed[7] => addr_port[7].DATAIN
immed[8] => mux_immed[9].DATAB
immed[8] => mux_immed[8].DATAA
immed[9] => mux_immed[10].DATAB
immed[9] => mux_immed[9].DATAA
immed[10] => mux_immed[11].DATAB
immed[10] => mux_immed[10].DATAA
immed[11] => mux_immed[12].DATAB
immed[11] => mux_immed[11].DATAA
immed[12] => mux_immed[13].DATAB
immed[12] => mux_immed[12].DATAA
immed[13] => mux_immed[14].DATAB
immed[13] => mux_immed[13].DATAA
immed[14] => mux_immed[15].DATAB
immed[14] => mux_immed[14].DATAA
immed[15] => mux_immed[15].DATAA
immed_reg => mux_immed_reg[15].OUTPUTSELECT
immed_reg => mux_immed_reg[14].OUTPUTSELECT
immed_reg => mux_immed_reg[13].OUTPUTSELECT
immed_reg => mux_immed_reg[12].OUTPUTSELECT
immed_reg => mux_immed_reg[11].OUTPUTSELECT
immed_reg => mux_immed_reg[10].OUTPUTSELECT
immed_reg => mux_immed_reg[9].OUTPUTSELECT
immed_reg => mux_immed_reg[8].OUTPUTSELECT
immed_reg => mux_immed_reg[7].OUTPUTSELECT
immed_reg => mux_immed_reg[6].OUTPUTSELECT
immed_reg => mux_immed_reg[5].OUTPUTSELECT
immed_reg => mux_immed_reg[4].OUTPUTSELECT
immed_reg => mux_immed_reg[3].OUTPUTSELECT
immed_reg => mux_immed_reg[2].OUTPUTSELECT
immed_reg => mux_immed_reg[1].OUTPUTSELECT
immed_reg => mux_immed_reg[0].OUTPUTSELECT
immed_x2 => mux_immed[15].OUTPUTSELECT
immed_x2 => mux_immed[14].OUTPUTSELECT
immed_x2 => mux_immed[13].OUTPUTSELECT
immed_x2 => mux_immed[12].OUTPUTSELECT
immed_x2 => mux_immed[11].OUTPUTSELECT
immed_x2 => mux_immed[10].OUTPUTSELECT
immed_x2 => mux_immed[9].OUTPUTSELECT
immed_x2 => mux_immed[8].OUTPUTSELECT
immed_x2 => mux_immed[7].OUTPUTSELECT
immed_x2 => mux_immed[6].OUTPUTSELECT
immed_x2 => mux_immed[5].OUTPUTSELECT
immed_x2 => mux_immed[4].OUTPUTSELECT
immed_x2 => mux_immed[3].OUTPUTSELECT
immed_x2 => mux_immed[2].OUTPUTSELECT
immed_x2 => mux_immed[1].OUTPUTSELECT
immed_x2 => mux_immed[0].OUTPUTSELECT
datard_m[0] => Mux15.IN0
datard_m[1] => Mux14.IN0
datard_m[2] => Mux13.IN0
datard_m[3] => Mux12.IN0
datard_m[4] => Mux11.IN0
datard_m[5] => Mux10.IN0
datard_m[6] => Mux9.IN0
datard_m[7] => Mux8.IN0
datard_m[8] => Mux7.IN0
datard_m[9] => Mux6.IN0
datard_m[10] => Mux5.IN0
datard_m[11] => Mux4.IN0
datard_m[12] => Mux3.IN0
datard_m[13] => Mux2.IN0
datard_m[14] => Mux1.IN0
datard_m[15] => Mux0.IN0
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
ins_dad => mux_addr.OUTPUTSELECT
pc[0] => mux_addr.DATAA
pc[1] => mux_addr.DATAA
pc[2] => mux_addr.DATAA
pc[3] => mux_addr.DATAA
pc[4] => mux_addr.DATAA
pc[5] => mux_addr.DATAA
pc[6] => mux_addr.DATAA
pc[7] => mux_addr.DATAA
pc[8] => mux_addr.DATAA
pc[9] => mux_addr.DATAA
pc[10] => mux_addr.DATAA
pc[11] => mux_addr.DATAA
pc[12] => mux_addr.DATAA
pc[13] => mux_addr.DATAA
pc[14] => mux_addr.DATAA
pc[15] => mux_addr.DATAA
pcup[0] => Mux15.IN1
pcup[1] => Mux14.IN1
pcup[2] => Mux13.IN1
pcup[3] => Mux12.IN1
pcup[4] => Mux11.IN1
pcup[5] => Mux10.IN1
pcup[6] => Mux9.IN1
pcup[7] => Mux8.IN1
pcup[8] => Mux7.IN1
pcup[9] => Mux6.IN1
pcup[10] => Mux5.IN1
pcup[11] => Mux4.IN1
pcup[12] => Mux3.IN1
pcup[13] => Mux2.IN1
pcup[14] => Mux1.IN1
pcup[15] => Mux0.IN1
in_d[0] => Mux0.IN3
in_d[0] => Mux1.IN3
in_d[0] => Mux2.IN3
in_d[0] => Mux3.IN3
in_d[0] => Mux4.IN3
in_d[0] => Mux5.IN3
in_d[0] => Mux6.IN3
in_d[0] => Mux7.IN3
in_d[0] => Mux8.IN3
in_d[0] => Mux9.IN3
in_d[0] => Mux10.IN3
in_d[0] => Mux11.IN3
in_d[0] => Mux12.IN3
in_d[0] => Mux13.IN3
in_d[0] => Mux14.IN3
in_d[0] => Mux15.IN3
in_d[1] => Mux0.IN2
in_d[1] => Mux1.IN2
in_d[1] => Mux2.IN2
in_d[1] => Mux3.IN2
in_d[1] => Mux4.IN2
in_d[1] => Mux5.IN2
in_d[1] => Mux6.IN2
in_d[1] => Mux7.IN2
in_d[1] => Mux8.IN2
in_d[1] => Mux9.IN2
in_d[1] => Mux10.IN2
in_d[1] => Mux11.IN2
in_d[1] => Mux12.IN2
in_d[1] => Mux13.IN2
in_d[1] => Mux14.IN2
in_d[1] => Mux15.IN2
addr_m[0] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[1] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[2] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[3] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[4] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[5] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[6] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[7] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[8] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[9] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[10] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[11] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[12] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[13] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[14] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
addr_m[15] <= mux_addr.DB_MAX_OUTPUT_PORT_TYPE
data_wr[0] <= regfile:regfile0.b[0]
data_wr[1] <= regfile:regfile0.b[1]
data_wr[2] <= regfile:regfile0.b[2]
data_wr[3] <= regfile:regfile0.b[3]
data_wr[4] <= regfile:regfile0.b[4]
data_wr[5] <= regfile:regfile0.b[5]
data_wr[6] <= regfile:regfile0.b[6]
data_wr[7] <= regfile:regfile0.b[7]
data_wr[8] <= regfile:regfile0.b[8]
data_wr[9] <= regfile:regfile0.b[9]
data_wr[10] <= regfile:regfile0.b[10]
data_wr[11] <= regfile:regfile0.b[11]
data_wr[12] <= regfile:regfile0.b[12]
data_wr[13] <= regfile:regfile0.b[13]
data_wr[14] <= regfile:regfile0.b[14]
data_wr[15] <= regfile:regfile0.b[15]
aluout[0] <= alu:alu0.w[0]
aluout[1] <= alu:alu0.w[1]
aluout[2] <= alu:alu0.w[2]
aluout[3] <= alu:alu0.w[3]
aluout[4] <= alu:alu0.w[4]
aluout[5] <= alu:alu0.w[5]
aluout[6] <= alu:alu0.w[6]
aluout[7] <= alu:alu0.w[7]
aluout[8] <= alu:alu0.w[8]
aluout[9] <= alu:alu0.w[9]
aluout[10] <= alu:alu0.w[10]
aluout[11] <= alu:alu0.w[11]
aluout[12] <= alu:alu0.w[12]
aluout[13] <= alu:alu0.w[13]
aluout[14] <= alu:alu0.w[14]
aluout[15] <= alu:alu0.w[15]
eval <= alu:alu0.z
rd_io[0] => Mux15.IN4
rd_io[1] => Mux14.IN4
rd_io[2] => Mux13.IN4
rd_io[3] => Mux12.IN4
rd_io[4] => Mux11.IN4
rd_io[5] => Mux10.IN4
rd_io[6] => Mux9.IN4
rd_io[7] => Mux8.IN4
rd_io[8] => Mux7.IN4
rd_io[9] => Mux6.IN4
rd_io[10] => Mux5.IN4
rd_io[11] => Mux4.IN4
rd_io[12] => Mux3.IN4
rd_io[13] => Mux2.IN4
rd_io[14] => Mux1.IN4
rd_io[15] => Mux0.IN4
wr_io[0] <= alu:alu0.w[0]
wr_io[1] <= alu:alu0.w[1]
wr_io[2] <= alu:alu0.w[2]
wr_io[3] <= alu:alu0.w[3]
wr_io[4] <= alu:alu0.w[4]
wr_io[5] <= alu:alu0.w[5]
wr_io[6] <= alu:alu0.w[6]
wr_io[7] <= alu:alu0.w[7]
wr_io[8] <= alu:alu0.w[8]
wr_io[9] <= alu:alu0.w[9]
wr_io[10] <= alu:alu0.w[10]
wr_io[11] <= alu:alu0.w[11]
wr_io[12] <= alu:alu0.w[12]
wr_io[13] <= alu:alu0.w[13]
wr_io[14] <= alu:alu0.w[14]
wr_io[15] <= alu:alu0.w[15]
addr_port[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
addr_port[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
addr_port[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
addr_port[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
addr_port[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
addr_port[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
addr_port[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
addr_port[7] <= immed[7].DB_MAX_OUTPUT_PORT_TYPE
e_int => regfile:regfile0.e_int
d_int => regfile:regfile0.d_int


|sisa|proc:proc0|datapath:datapath0|alu:alu0
x[0] => w_dummy.DATAB
x[0] => Div0.IN15
x[0] => Div1.IN15
x[0] => LessThan0.IN16
x[0] => LessThan1.IN16
x[0] => LessThan2.IN16
x[0] => LessThan3.IN16
x[0] => Equal6.IN15
x[0] => LessThan4.IN16
x[0] => LessThan5.IN16
x[0] => LessThan6.IN16
x[0] => LessThan7.IN16
x[0] => w_dummy.DATAB
x[0] => ShiftLeft0.IN32
x[0] => ShiftRight0.IN32
x[0] => ShiftRight1.IN32
x[0] => Add1.IN32
x[0] => w_dummy.IN0
x[0] => w_dummy.IN0
x[0] => w_dummy.IN0
x[0] => Add2.IN16
x[0] => Mult0.IN15
x[0] => Mult1.IN15
x[0] => w_dummy.DATAB
x[1] => w_dummy.DATAB
x[1] => Div0.IN14
x[1] => Div1.IN14
x[1] => LessThan0.IN15
x[1] => LessThan1.IN15
x[1] => LessThan2.IN15
x[1] => LessThan3.IN15
x[1] => Equal6.IN14
x[1] => LessThan4.IN15
x[1] => LessThan5.IN15
x[1] => LessThan6.IN15
x[1] => LessThan7.IN15
x[1] => w_dummy.DATAB
x[1] => ShiftLeft0.IN31
x[1] => ShiftRight0.IN31
x[1] => ShiftRight1.IN31
x[1] => Add1.IN31
x[1] => w_dummy.IN0
x[1] => w_dummy.IN0
x[1] => w_dummy.IN0
x[1] => Add2.IN15
x[1] => Mult0.IN14
x[1] => Mult1.IN14
x[1] => w_dummy.DATAB
x[2] => w_dummy.DATAB
x[2] => Div0.IN13
x[2] => Div1.IN13
x[2] => LessThan0.IN14
x[2] => LessThan1.IN14
x[2] => LessThan2.IN14
x[2] => LessThan3.IN14
x[2] => Equal6.IN13
x[2] => LessThan4.IN14
x[2] => LessThan5.IN14
x[2] => LessThan6.IN14
x[2] => LessThan7.IN14
x[2] => w_dummy.DATAB
x[2] => ShiftLeft0.IN30
x[2] => ShiftRight0.IN30
x[2] => ShiftRight1.IN30
x[2] => Add1.IN30
x[2] => w_dummy.IN0
x[2] => w_dummy.IN0
x[2] => w_dummy.IN0
x[2] => Add2.IN14
x[2] => Mult0.IN13
x[2] => Mult1.IN13
x[2] => w_dummy.DATAB
x[3] => w_dummy.DATAB
x[3] => Div0.IN12
x[3] => Div1.IN12
x[3] => LessThan0.IN13
x[3] => LessThan1.IN13
x[3] => LessThan2.IN13
x[3] => LessThan3.IN13
x[3] => Equal6.IN12
x[3] => LessThan4.IN13
x[3] => LessThan5.IN13
x[3] => LessThan6.IN13
x[3] => LessThan7.IN13
x[3] => w_dummy.DATAB
x[3] => ShiftLeft0.IN29
x[3] => ShiftRight0.IN29
x[3] => ShiftRight1.IN29
x[3] => Add1.IN29
x[3] => w_dummy.IN0
x[3] => w_dummy.IN0
x[3] => w_dummy.IN0
x[3] => Add2.IN13
x[3] => Mult0.IN12
x[3] => Mult1.IN12
x[3] => w_dummy.DATAB
x[4] => w_dummy.DATAB
x[4] => Div0.IN11
x[4] => Div1.IN11
x[4] => LessThan0.IN12
x[4] => LessThan1.IN12
x[4] => LessThan2.IN12
x[4] => LessThan3.IN12
x[4] => Equal6.IN11
x[4] => LessThan4.IN12
x[4] => LessThan5.IN12
x[4] => LessThan6.IN12
x[4] => LessThan7.IN12
x[4] => w_dummy.DATAB
x[4] => ShiftLeft0.IN28
x[4] => ShiftRight0.IN28
x[4] => ShiftRight1.IN28
x[4] => Add1.IN28
x[4] => w_dummy.IN0
x[4] => w_dummy.IN0
x[4] => w_dummy.IN0
x[4] => Add2.IN12
x[4] => Mult0.IN11
x[4] => Mult1.IN11
x[4] => w_dummy.DATAB
x[5] => w_dummy.DATAB
x[5] => Div0.IN10
x[5] => Div1.IN10
x[5] => LessThan0.IN11
x[5] => LessThan1.IN11
x[5] => LessThan2.IN11
x[5] => LessThan3.IN11
x[5] => Equal6.IN10
x[5] => LessThan4.IN11
x[5] => LessThan5.IN11
x[5] => LessThan6.IN11
x[5] => LessThan7.IN11
x[5] => w_dummy.DATAB
x[5] => ShiftLeft0.IN27
x[5] => ShiftRight0.IN27
x[5] => ShiftRight1.IN27
x[5] => Add1.IN27
x[5] => w_dummy.IN0
x[5] => w_dummy.IN0
x[5] => w_dummy.IN0
x[5] => Add2.IN11
x[5] => Mult0.IN10
x[5] => Mult1.IN10
x[5] => w_dummy.DATAB
x[6] => w_dummy.DATAB
x[6] => Div0.IN9
x[6] => Div1.IN9
x[6] => LessThan0.IN10
x[6] => LessThan1.IN10
x[6] => LessThan2.IN10
x[6] => LessThan3.IN10
x[6] => Equal6.IN9
x[6] => LessThan4.IN10
x[6] => LessThan5.IN10
x[6] => LessThan6.IN10
x[6] => LessThan7.IN10
x[6] => w_dummy.DATAB
x[6] => ShiftLeft0.IN26
x[6] => ShiftRight0.IN26
x[6] => ShiftRight1.IN26
x[6] => Add1.IN26
x[6] => w_dummy.IN0
x[6] => w_dummy.IN0
x[6] => w_dummy.IN0
x[6] => Add2.IN10
x[6] => Mult0.IN9
x[6] => Mult1.IN9
x[6] => w_dummy.DATAB
x[7] => w_dummy.DATAB
x[7] => Div0.IN8
x[7] => Div1.IN8
x[7] => LessThan0.IN9
x[7] => LessThan1.IN9
x[7] => LessThan2.IN9
x[7] => LessThan3.IN9
x[7] => Equal6.IN8
x[7] => LessThan4.IN9
x[7] => LessThan5.IN9
x[7] => LessThan6.IN9
x[7] => LessThan7.IN9
x[7] => w_dummy.DATAB
x[7] => ShiftLeft0.IN25
x[7] => ShiftRight0.IN25
x[7] => ShiftRight1.IN25
x[7] => Add1.IN25
x[7] => w_dummy.IN0
x[7] => w_dummy.IN0
x[7] => w_dummy.IN0
x[7] => Add2.IN9
x[7] => Mult0.IN8
x[7] => Mult1.IN8
x[7] => w_dummy.DATAB
x[8] => w_dummy.DATAB
x[8] => Div0.IN7
x[8] => Div1.IN7
x[8] => LessThan0.IN8
x[8] => LessThan1.IN8
x[8] => LessThan2.IN8
x[8] => LessThan3.IN8
x[8] => Equal6.IN7
x[8] => LessThan4.IN8
x[8] => LessThan5.IN8
x[8] => LessThan6.IN8
x[8] => LessThan7.IN8
x[8] => ShiftLeft0.IN24
x[8] => ShiftRight0.IN24
x[8] => ShiftRight1.IN24
x[8] => Add1.IN24
x[8] => w_dummy.IN0
x[8] => w_dummy.IN0
x[8] => w_dummy.IN0
x[8] => Add2.IN8
x[8] => Mult0.IN7
x[8] => Mult1.IN7
x[8] => w_dummy.DATAB
x[9] => w_dummy.DATAB
x[9] => Div0.IN6
x[9] => Div1.IN6
x[9] => LessThan0.IN7
x[9] => LessThan1.IN7
x[9] => LessThan2.IN7
x[9] => LessThan3.IN7
x[9] => Equal6.IN6
x[9] => LessThan4.IN7
x[9] => LessThan5.IN7
x[9] => LessThan6.IN7
x[9] => LessThan7.IN7
x[9] => ShiftLeft0.IN23
x[9] => ShiftRight0.IN23
x[9] => ShiftRight1.IN23
x[9] => Add1.IN23
x[9] => w_dummy.IN0
x[9] => w_dummy.IN0
x[9] => w_dummy.IN0
x[9] => Add2.IN7
x[9] => Mult0.IN6
x[9] => Mult1.IN6
x[9] => w_dummy.DATAB
x[10] => w_dummy.DATAB
x[10] => Div0.IN5
x[10] => Div1.IN5
x[10] => LessThan0.IN6
x[10] => LessThan1.IN6
x[10] => LessThan2.IN6
x[10] => LessThan3.IN6
x[10] => Equal6.IN5
x[10] => LessThan4.IN6
x[10] => LessThan5.IN6
x[10] => LessThan6.IN6
x[10] => LessThan7.IN6
x[10] => ShiftLeft0.IN22
x[10] => ShiftRight0.IN22
x[10] => ShiftRight1.IN22
x[10] => Add1.IN22
x[10] => w_dummy.IN0
x[10] => w_dummy.IN0
x[10] => w_dummy.IN0
x[10] => Add2.IN6
x[10] => Mult0.IN5
x[10] => Mult1.IN5
x[10] => w_dummy.DATAB
x[11] => w_dummy.DATAB
x[11] => Div0.IN4
x[11] => Div1.IN4
x[11] => LessThan0.IN5
x[11] => LessThan1.IN5
x[11] => LessThan2.IN5
x[11] => LessThan3.IN5
x[11] => Equal6.IN4
x[11] => LessThan4.IN5
x[11] => LessThan5.IN5
x[11] => LessThan6.IN5
x[11] => LessThan7.IN5
x[11] => ShiftLeft0.IN21
x[11] => ShiftRight0.IN21
x[11] => ShiftRight1.IN21
x[11] => Add1.IN21
x[11] => w_dummy.IN0
x[11] => w_dummy.IN0
x[11] => w_dummy.IN0
x[11] => Add2.IN5
x[11] => Mult0.IN4
x[11] => Mult1.IN4
x[11] => w_dummy.DATAB
x[12] => w_dummy.DATAB
x[12] => Div0.IN3
x[12] => Div1.IN3
x[12] => LessThan0.IN4
x[12] => LessThan1.IN4
x[12] => LessThan2.IN4
x[12] => LessThan3.IN4
x[12] => Equal6.IN3
x[12] => LessThan4.IN4
x[12] => LessThan5.IN4
x[12] => LessThan6.IN4
x[12] => LessThan7.IN4
x[12] => ShiftLeft0.IN20
x[12] => ShiftRight0.IN20
x[12] => ShiftRight1.IN20
x[12] => Add1.IN20
x[12] => w_dummy.IN0
x[12] => w_dummy.IN0
x[12] => w_dummy.IN0
x[12] => Add2.IN4
x[12] => Mult0.IN3
x[12] => Mult1.IN3
x[12] => w_dummy.DATAB
x[13] => w_dummy.DATAB
x[13] => Div0.IN2
x[13] => Div1.IN2
x[13] => LessThan0.IN3
x[13] => LessThan1.IN3
x[13] => LessThan2.IN3
x[13] => LessThan3.IN3
x[13] => Equal6.IN2
x[13] => LessThan4.IN3
x[13] => LessThan5.IN3
x[13] => LessThan6.IN3
x[13] => LessThan7.IN3
x[13] => ShiftLeft0.IN19
x[13] => ShiftRight0.IN19
x[13] => ShiftRight1.IN19
x[13] => Add1.IN19
x[13] => w_dummy.IN0
x[13] => w_dummy.IN0
x[13] => w_dummy.IN0
x[13] => Add2.IN3
x[13] => Mult0.IN2
x[13] => Mult1.IN2
x[13] => w_dummy.DATAB
x[14] => w_dummy.DATAB
x[14] => Div0.IN1
x[14] => Div1.IN1
x[14] => LessThan0.IN2
x[14] => LessThan1.IN2
x[14] => LessThan2.IN2
x[14] => LessThan3.IN2
x[14] => Equal6.IN1
x[14] => LessThan4.IN2
x[14] => LessThan5.IN2
x[14] => LessThan6.IN2
x[14] => LessThan7.IN2
x[14] => ShiftLeft0.IN18
x[14] => ShiftRight0.IN18
x[14] => ShiftRight1.IN18
x[14] => Add1.IN18
x[14] => w_dummy.IN0
x[14] => w_dummy.IN0
x[14] => w_dummy.IN0
x[14] => Add2.IN2
x[14] => Mult0.IN1
x[14] => Mult1.IN1
x[14] => w_dummy.DATAB
x[15] => w_dummy.DATAB
x[15] => Div0.IN0
x[15] => Div1.IN0
x[15] => LessThan0.IN1
x[15] => LessThan1.IN1
x[15] => LessThan2.IN1
x[15] => LessThan3.IN1
x[15] => Equal6.IN0
x[15] => LessThan4.IN1
x[15] => LessThan5.IN1
x[15] => LessThan6.IN1
x[15] => LessThan7.IN1
x[15] => ShiftLeft0.IN17
x[15] => ShiftRight0.IN17
x[15] => ShiftRight1.IN16
x[15] => ShiftRight1.IN17
x[15] => Add1.IN17
x[15] => w_dummy.IN0
x[15] => w_dummy.IN0
x[15] => w_dummy.IN0
x[15] => Add2.IN1
x[15] => Mult0.IN0
x[15] => Mult1.IN0
x[15] => w_dummy.DATAB
y[0] => w_dummy.DATAA
y[0] => Div0.IN31
y[0] => Div1.IN31
y[0] => LessThan0.IN32
y[0] => LessThan1.IN32
y[0] => LessThan2.IN32
y[0] => LessThan3.IN32
y[0] => Equal6.IN31
y[0] => LessThan4.IN32
y[0] => LessThan5.IN32
y[0] => LessThan6.IN32
y[0] => LessThan7.IN32
y[0] => w_dummy.DATAB
y[0] => w_dummy.DATAB
y[0] => w_dummy.IN0
y[0] => w_dummy.IN1
y[0] => w_dummy.IN1
y[0] => w_dummy.IN1
y[0] => Add2.IN32
y[0] => Mult0.IN31
y[0] => Mult1.IN31
y[0] => Add1.IN16
y[0] => Equal14.IN15
y[1] => w_dummy.DATAA
y[1] => Div0.IN30
y[1] => Div1.IN30
y[1] => LessThan0.IN31
y[1] => LessThan1.IN31
y[1] => LessThan2.IN31
y[1] => LessThan3.IN31
y[1] => Equal6.IN30
y[1] => LessThan4.IN31
y[1] => LessThan5.IN31
y[1] => LessThan6.IN31
y[1] => LessThan7.IN31
y[1] => w_dummy.DATAB
y[1] => w_dummy.DATAB
y[1] => w_dummy.IN0
y[1] => w_dummy.IN1
y[1] => w_dummy.IN1
y[1] => w_dummy.IN1
y[1] => Add2.IN31
y[1] => Mult0.IN30
y[1] => Mult1.IN30
y[1] => Add1.IN15
y[1] => Equal14.IN14
y[2] => w_dummy.DATAA
y[2] => Div0.IN29
y[2] => Div1.IN29
y[2] => LessThan0.IN30
y[2] => LessThan1.IN30
y[2] => LessThan2.IN30
y[2] => LessThan3.IN30
y[2] => Equal6.IN29
y[2] => LessThan4.IN30
y[2] => LessThan5.IN30
y[2] => LessThan6.IN30
y[2] => LessThan7.IN30
y[2] => w_dummy.DATAB
y[2] => w_dummy.DATAB
y[2] => w_dummy.IN0
y[2] => w_dummy.IN1
y[2] => w_dummy.IN1
y[2] => w_dummy.IN1
y[2] => Add2.IN30
y[2] => Mult0.IN29
y[2] => Mult1.IN29
y[2] => Add1.IN14
y[2] => Equal14.IN13
y[3] => w_dummy.DATAA
y[3] => Div0.IN28
y[3] => Div1.IN28
y[3] => LessThan0.IN29
y[3] => LessThan1.IN29
y[3] => LessThan2.IN29
y[3] => LessThan3.IN29
y[3] => Equal6.IN28
y[3] => LessThan4.IN29
y[3] => LessThan5.IN29
y[3] => LessThan6.IN29
y[3] => LessThan7.IN29
y[3] => w_dummy.DATAB
y[3] => w_dummy.DATAB
y[3] => w_dummy.IN0
y[3] => w_dummy.IN1
y[3] => w_dummy.IN1
y[3] => w_dummy.IN1
y[3] => Add2.IN29
y[3] => Mult0.IN28
y[3] => Mult1.IN28
y[3] => Add1.IN13
y[3] => Equal14.IN12
y[4] => w_dummy.DATAA
y[4] => Div0.IN27
y[4] => Div1.IN27
y[4] => LessThan0.IN28
y[4] => LessThan1.IN28
y[4] => LessThan2.IN28
y[4] => LessThan3.IN28
y[4] => Equal6.IN27
y[4] => LessThan4.IN28
y[4] => LessThan5.IN28
y[4] => LessThan6.IN28
y[4] => LessThan7.IN28
y[4] => w_dummy.DATAB
y[4] => w_dummy.DATAB
y[4] => w_dummy.IN0
y[4] => w_dummy.IN1
y[4] => w_dummy.IN1
y[4] => w_dummy.IN1
y[4] => Add2.IN28
y[4] => Mult0.IN27
y[4] => Mult1.IN27
y[4] => Add1.IN12
y[4] => Equal14.IN11
y[5] => w_dummy.DATAA
y[5] => Div0.IN26
y[5] => Div1.IN26
y[5] => LessThan0.IN27
y[5] => LessThan1.IN27
y[5] => LessThan2.IN27
y[5] => LessThan3.IN27
y[5] => Equal6.IN26
y[5] => LessThan4.IN27
y[5] => LessThan5.IN27
y[5] => LessThan6.IN27
y[5] => LessThan7.IN27
y[5] => w_dummy.DATAB
y[5] => w_dummy.DATAB
y[5] => w_dummy.IN0
y[5] => w_dummy.IN1
y[5] => w_dummy.IN1
y[5] => w_dummy.IN1
y[5] => Add2.IN27
y[5] => Mult0.IN26
y[5] => Mult1.IN26
y[5] => Add1.IN11
y[5] => Equal14.IN10
y[6] => w_dummy.DATAA
y[6] => Div0.IN25
y[6] => Div1.IN25
y[6] => LessThan0.IN26
y[6] => LessThan1.IN26
y[6] => LessThan2.IN26
y[6] => LessThan3.IN26
y[6] => Equal6.IN25
y[6] => LessThan4.IN26
y[6] => LessThan5.IN26
y[6] => LessThan6.IN26
y[6] => LessThan7.IN26
y[6] => w_dummy.DATAB
y[6] => w_dummy.DATAB
y[6] => w_dummy.IN0
y[6] => w_dummy.IN1
y[6] => w_dummy.IN1
y[6] => w_dummy.IN1
y[6] => Add2.IN26
y[6] => Mult0.IN25
y[6] => Mult1.IN25
y[6] => Add1.IN10
y[6] => Equal14.IN9
y[7] => w_dummy.DATAA
y[7] => Div0.IN24
y[7] => Div1.IN24
y[7] => LessThan0.IN25
y[7] => LessThan1.IN25
y[7] => LessThan2.IN25
y[7] => LessThan3.IN25
y[7] => Equal6.IN24
y[7] => LessThan4.IN25
y[7] => LessThan5.IN25
y[7] => LessThan6.IN25
y[7] => LessThan7.IN25
y[7] => w_dummy.DATAB
y[7] => w_dummy.DATAB
y[7] => w_dummy.IN0
y[7] => w_dummy.IN1
y[7] => w_dummy.IN1
y[7] => w_dummy.IN1
y[7] => Add2.IN25
y[7] => Mult0.IN24
y[7] => Mult1.IN24
y[7] => Add1.IN9
y[7] => Equal14.IN8
y[8] => w_dummy.DATAA
y[8] => Div0.IN23
y[8] => Div1.IN23
y[8] => LessThan0.IN24
y[8] => LessThan1.IN24
y[8] => LessThan2.IN24
y[8] => LessThan3.IN24
y[8] => Equal6.IN23
y[8] => LessThan4.IN24
y[8] => LessThan5.IN24
y[8] => LessThan6.IN24
y[8] => LessThan7.IN24
y[8] => w_dummy.DATAB
y[8] => w_dummy.IN0
y[8] => w_dummy.IN1
y[8] => w_dummy.IN1
y[8] => w_dummy.IN1
y[8] => Add2.IN24
y[8] => Mult0.IN23
y[8] => Mult1.IN23
y[8] => Add1.IN8
y[8] => Equal14.IN7
y[9] => w_dummy.DATAA
y[9] => Div0.IN22
y[9] => Div1.IN22
y[9] => LessThan0.IN23
y[9] => LessThan1.IN23
y[9] => LessThan2.IN23
y[9] => LessThan3.IN23
y[9] => Equal6.IN22
y[9] => LessThan4.IN23
y[9] => LessThan5.IN23
y[9] => LessThan6.IN23
y[9] => LessThan7.IN23
y[9] => w_dummy.DATAB
y[9] => w_dummy.IN0
y[9] => w_dummy.IN1
y[9] => w_dummy.IN1
y[9] => w_dummy.IN1
y[9] => Add2.IN23
y[9] => Mult0.IN22
y[9] => Mult1.IN22
y[9] => Add1.IN7
y[9] => Equal14.IN6
y[10] => w_dummy.DATAA
y[10] => Div0.IN21
y[10] => Div1.IN21
y[10] => LessThan0.IN22
y[10] => LessThan1.IN22
y[10] => LessThan2.IN22
y[10] => LessThan3.IN22
y[10] => Equal6.IN21
y[10] => LessThan4.IN22
y[10] => LessThan5.IN22
y[10] => LessThan6.IN22
y[10] => LessThan7.IN22
y[10] => w_dummy.DATAB
y[10] => w_dummy.IN0
y[10] => w_dummy.IN1
y[10] => w_dummy.IN1
y[10] => w_dummy.IN1
y[10] => Add2.IN22
y[10] => Mult0.IN21
y[10] => Mult1.IN21
y[10] => Add1.IN6
y[10] => Equal14.IN5
y[11] => w_dummy.DATAA
y[11] => Div0.IN20
y[11] => Div1.IN20
y[11] => LessThan0.IN21
y[11] => LessThan1.IN21
y[11] => LessThan2.IN21
y[11] => LessThan3.IN21
y[11] => Equal6.IN20
y[11] => LessThan4.IN21
y[11] => LessThan5.IN21
y[11] => LessThan6.IN21
y[11] => LessThan7.IN21
y[11] => w_dummy.DATAB
y[11] => w_dummy.IN0
y[11] => w_dummy.IN1
y[11] => w_dummy.IN1
y[11] => w_dummy.IN1
y[11] => Add2.IN21
y[11] => Mult0.IN20
y[11] => Mult1.IN20
y[11] => Add1.IN5
y[11] => Equal14.IN4
y[12] => w_dummy.DATAA
y[12] => Div0.IN19
y[12] => Div1.IN19
y[12] => LessThan0.IN20
y[12] => LessThan1.IN20
y[12] => LessThan2.IN20
y[12] => LessThan3.IN20
y[12] => Equal6.IN19
y[12] => LessThan4.IN20
y[12] => LessThan5.IN20
y[12] => LessThan6.IN20
y[12] => LessThan7.IN20
y[12] => w_dummy.DATAB
y[12] => w_dummy.IN0
y[12] => w_dummy.IN1
y[12] => w_dummy.IN1
y[12] => w_dummy.IN1
y[12] => Add2.IN20
y[12] => Mult0.IN19
y[12] => Mult1.IN19
y[12] => Add1.IN4
y[12] => Equal14.IN3
y[13] => w_dummy.DATAA
y[13] => Div0.IN18
y[13] => Div1.IN18
y[13] => LessThan0.IN19
y[13] => LessThan1.IN19
y[13] => LessThan2.IN19
y[13] => LessThan3.IN19
y[13] => Equal6.IN18
y[13] => LessThan4.IN19
y[13] => LessThan5.IN19
y[13] => LessThan6.IN19
y[13] => LessThan7.IN19
y[13] => w_dummy.DATAB
y[13] => w_dummy.IN0
y[13] => w_dummy.IN1
y[13] => w_dummy.IN1
y[13] => w_dummy.IN1
y[13] => Add2.IN19
y[13] => Mult0.IN18
y[13] => Mult1.IN18
y[13] => Add1.IN3
y[13] => Equal14.IN2
y[14] => w_dummy.DATAA
y[14] => Div0.IN17
y[14] => Div1.IN17
y[14] => LessThan0.IN18
y[14] => LessThan1.IN18
y[14] => LessThan2.IN18
y[14] => LessThan3.IN18
y[14] => Equal6.IN17
y[14] => LessThan4.IN18
y[14] => LessThan5.IN18
y[14] => LessThan6.IN18
y[14] => LessThan7.IN18
y[14] => w_dummy.DATAB
y[14] => w_dummy.IN0
y[14] => w_dummy.IN1
y[14] => w_dummy.IN1
y[14] => w_dummy.IN1
y[14] => Add2.IN18
y[14] => Mult0.IN17
y[14] => Mult1.IN17
y[14] => Add1.IN2
y[14] => Equal14.IN1
y[15] => w_dummy.DATAA
y[15] => Div0.IN16
y[15] => Div1.IN16
y[15] => LessThan0.IN17
y[15] => LessThan1.IN17
y[15] => LessThan2.IN17
y[15] => LessThan3.IN17
y[15] => Equal6.IN16
y[15] => LessThan4.IN17
y[15] => LessThan5.IN17
y[15] => LessThan6.IN17
y[15] => LessThan7.IN17
y[15] => w_dummy.DATAB
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => Add2.IN17
y[15] => Mult0.IN16
y[15] => Mult1.IN16
y[15] => Add0.IN31
y[15] => w_dummy.IN1
y[15] => w_dummy.IN1
y[15] => Add1.IN1
y[15] => Equal14.IN0
op[0] => Equal0.IN1
op[0] => Equal1.IN2
op[0] => Equal4.IN1
op[0] => Equal9.IN2
op[0] => Equal10.IN2
op[1] => Equal0.IN0
op[1] => Equal1.IN1
op[1] => Equal4.IN2
op[1] => Equal9.IN1
op[1] => Equal10.IN1
op[2] => Equal0.IN2
op[2] => Equal1.IN0
op[2] => Equal4.IN0
op[2] => Equal9.IN0
op[2] => Equal10.IN0
func[0] => Equal2.IN2
func[0] => Equal3.IN1
func[0] => Equal5.IN2
func[0] => Equal7.IN2
func[0] => Equal8.IN2
func[0] => Equal11.IN2
func[0] => Equal12.IN0
func[0] => Equal13.IN1
func[1] => Equal2.IN0
func[1] => Equal3.IN0
func[1] => Equal5.IN1
func[1] => Equal7.IN1
func[1] => Equal8.IN1
func[1] => Equal11.IN1
func[1] => Equal12.IN2
func[1] => Equal13.IN2
func[2] => Equal2.IN1
func[2] => Equal3.IN2
func[2] => Equal5.IN0
func[2] => Equal7.IN0
func[2] => Equal8.IN0
func[2] => Equal11.IN0
func[2] => Equal12.IN1
func[2] => Equal13.IN0
w[0] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[1] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[2] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[3] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[4] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[5] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[6] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[7] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[8] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[9] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[10] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[11] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[12] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[13] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[14] <= w.DB_MAX_OUTPUT_PORT_TYPE
w[15] <= w.DB_MAX_OUTPUT_PORT_TYPE
z <= Equal14.DB_MAX_OUTPUT_PORT_TYPE


|sisa|proc:proc0|datapath:datapath0|regfile:regfile0
clk => regs_gp~19.CLK
clk => regs_gp~0.CLK
clk => regs_gp~1.CLK
clk => regs_gp~2.CLK
clk => regs_gp~3.CLK
clk => regs_gp~4.CLK
clk => regs_gp~5.CLK
clk => regs_gp~6.CLK
clk => regs_gp~7.CLK
clk => regs_gp~8.CLK
clk => regs_gp~9.CLK
clk => regs_gp~10.CLK
clk => regs_gp~11.CLK
clk => regs_gp~12.CLK
clk => regs_gp~13.CLK
clk => regs_gp~14.CLK
clk => regs_gp~15.CLK
clk => regs_gp~16.CLK
clk => regs_gp~17.CLK
clk => regs_gp~18.CLK
clk => regs_sys~0.CLK
clk => regs_sys~1.CLK
clk => regs_sys~2.CLK
clk => regs_sys~3.CLK
clk => regs_sys~4.CLK
clk => regs_sys~5.CLK
clk => regs_sys~6.CLK
clk => regs_sys~7.CLK
clk => regs_sys~8.CLK
clk => regs_sys~9.CLK
clk => regs_sys~10.CLK
clk => regs_sys~11.CLK
clk => regs_sys~12.CLK
clk => regs_sys~13.CLK
clk => regs_sys~14.CLK
clk => regs_sys~15.CLK
clk => regs_sys~16.CLK
clk => regs_sys~17.CLK
clk => regs_sys~18.CLK
clk => regs_sys~19.CLK
clk => regs_gp.CLK0
clk => regs_sys.CLK0
wrd_gp => regs_sys.OUTPUTSELECT
wrd_gp => regs_gp~19.DATAIN
wrd_gp => regs_gp.WE
wrd_sys => regs_sys.DATAA
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
RD_SYS_GP => a.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
e_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d_int => regs_sys.OUTPUTSELECT
d[0] => regs_sys.DATAA
d[0] => regs_gp~18.DATAIN
d[0] => regs_gp.DATAIN
d[1] => regs_sys.DATAA
d[1] => regs_gp~17.DATAIN
d[1] => regs_gp.DATAIN1
d[2] => regs_sys.DATAA
d[2] => regs_gp~16.DATAIN
d[2] => regs_gp.DATAIN2
d[3] => regs_sys.DATAA
d[3] => regs_gp~15.DATAIN
d[3] => regs_gp.DATAIN3
d[4] => regs_sys.DATAA
d[4] => regs_gp~14.DATAIN
d[4] => regs_gp.DATAIN4
d[5] => regs_sys.DATAA
d[5] => regs_gp~13.DATAIN
d[5] => regs_gp.DATAIN5
d[6] => regs_sys.DATAA
d[6] => regs_gp~12.DATAIN
d[6] => regs_gp.DATAIN6
d[7] => regs_sys.DATAA
d[7] => regs_gp~11.DATAIN
d[7] => regs_gp.DATAIN7
d[8] => regs_sys.DATAA
d[8] => regs_gp~10.DATAIN
d[8] => regs_gp.DATAIN8
d[9] => regs_sys.DATAA
d[9] => regs_gp~9.DATAIN
d[9] => regs_gp.DATAIN9
d[10] => regs_sys.DATAA
d[10] => regs_gp~8.DATAIN
d[10] => regs_gp.DATAIN10
d[11] => regs_sys.DATAA
d[11] => regs_gp~7.DATAIN
d[11] => regs_gp.DATAIN11
d[12] => regs_sys.DATAA
d[12] => regs_gp~6.DATAIN
d[12] => regs_gp.DATAIN12
d[13] => regs_sys.DATAA
d[13] => regs_gp~5.DATAIN
d[13] => regs_gp.DATAIN13
d[14] => regs_sys.DATAA
d[14] => regs_gp~4.DATAIN
d[14] => regs_gp.DATAIN14
d[15] => regs_sys.DATAA
d[15] => regs_gp~3.DATAIN
d[15] => regs_gp.DATAIN15
addr_a[0] => regs_gp.RADDR
addr_a[0] => regs_sys.RADDR
addr_a[1] => regs_gp.RADDR1
addr_a[1] => regs_sys.RADDR1
addr_a[2] => regs_gp.RADDR2
addr_a[2] => regs_sys.RADDR2
addr_b[0] => regs_gp.PORTBRADDR
addr_b[1] => regs_gp.PORTBRADDR1
addr_b[2] => regs_gp.PORTBRADDR2
addr_d[0] => regs_sys.DATAA
addr_d[0] => regs_gp~2.DATAIN
addr_d[0] => regs_gp.WADDR
addr_d[1] => regs_sys.DATAA
addr_d[1] => regs_gp~1.DATAIN
addr_d[1] => regs_gp.WADDR1
addr_d[2] => regs_sys.DATAA
addr_d[2] => regs_gp~0.DATAIN
addr_d[2] => regs_gp.WADDR2
a[0] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= a.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= a.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= regs_gp.PORTBDATAOUT
b[1] <= regs_gp.PORTBDATAOUT1
b[2] <= regs_gp.PORTBDATAOUT2
b[3] <= regs_gp.PORTBDATAOUT3
b[4] <= regs_gp.PORTBDATAOUT4
b[5] <= regs_gp.PORTBDATAOUT5
b[6] <= regs_gp.PORTBDATAOUT6
b[7] <= regs_gp.PORTBDATAOUT7
b[8] <= regs_gp.PORTBDATAOUT8
b[9] <= regs_gp.PORTBDATAOUT9
b[10] <= regs_gp.PORTBDATAOUT10
b[11] <= regs_gp.PORTBDATAOUT11
b[12] <= regs_gp.PORTBDATAOUT12
b[13] <= regs_gp.PORTBDATAOUT13
b[14] <= regs_gp.PORTBDATAOUT14
b[15] <= regs_gp.PORTBDATAOUT15


|sisa|MemoryController:mem_ctrl0
CLOCK_50 => SRAMController:controller0.clk
addr[0] => LessThan0.IN32
addr[0] => LessThan1.IN32
addr[0] => LessThan2.IN32
addr[0] => SRAMController:controller0.address[0]
addr[0] => vga_addr[0].DATAIN
addr[1] => LessThan0.IN31
addr[1] => LessThan1.IN31
addr[1] => LessThan2.IN31
addr[1] => SRAMController:controller0.address[1]
addr[1] => vga_addr[1].DATAIN
addr[2] => LessThan0.IN30
addr[2] => LessThan1.IN30
addr[2] => LessThan2.IN30
addr[2] => SRAMController:controller0.address[2]
addr[2] => vga_addr[2].DATAIN
addr[3] => LessThan0.IN29
addr[3] => LessThan1.IN29
addr[3] => LessThan2.IN29
addr[3] => SRAMController:controller0.address[3]
addr[3] => vga_addr[3].DATAIN
addr[4] => LessThan0.IN28
addr[4] => LessThan1.IN28
addr[4] => LessThan2.IN28
addr[4] => SRAMController:controller0.address[4]
addr[4] => vga_addr[4].DATAIN
addr[5] => LessThan0.IN27
addr[5] => LessThan1.IN27
addr[5] => LessThan2.IN27
addr[5] => SRAMController:controller0.address[5]
addr[5] => vga_addr[5].DATAIN
addr[6] => LessThan0.IN26
addr[6] => LessThan1.IN26
addr[6] => LessThan2.IN26
addr[6] => SRAMController:controller0.address[6]
addr[6] => vga_addr[6].DATAIN
addr[7] => LessThan0.IN25
addr[7] => LessThan1.IN25
addr[7] => LessThan2.IN25
addr[7] => SRAMController:controller0.address[7]
addr[7] => vga_addr[7].DATAIN
addr[8] => LessThan0.IN24
addr[8] => LessThan1.IN24
addr[8] => LessThan2.IN24
addr[8] => SRAMController:controller0.address[8]
addr[8] => vga_addr[8].DATAIN
addr[9] => LessThan0.IN23
addr[9] => LessThan1.IN23
addr[9] => LessThan2.IN23
addr[9] => SRAMController:controller0.address[9]
addr[9] => vga_addr[9].DATAIN
addr[10] => LessThan0.IN22
addr[10] => LessThan1.IN22
addr[10] => LessThan2.IN22
addr[10] => SRAMController:controller0.address[10]
addr[10] => vga_addr[10].DATAIN
addr[11] => LessThan0.IN21
addr[11] => LessThan1.IN21
addr[11] => LessThan2.IN21
addr[11] => SRAMController:controller0.address[11]
addr[11] => vga_addr[11].DATAIN
addr[12] => LessThan0.IN20
addr[12] => LessThan1.IN20
addr[12] => LessThan2.IN20
addr[12] => SRAMController:controller0.address[12]
addr[12] => vga_addr[12].DATAIN
addr[13] => LessThan0.IN19
addr[13] => LessThan1.IN19
addr[13] => LessThan2.IN19
addr[13] => SRAMController:controller0.address[13]
addr[14] => LessThan0.IN18
addr[14] => LessThan1.IN18
addr[14] => LessThan2.IN18
addr[14] => SRAMController:controller0.address[14]
addr[15] => LessThan0.IN17
addr[15] => LessThan1.IN17
addr[15] => LessThan2.IN17
addr[15] => SRAMController:controller0.address[15]
wr_data[0] => SRAMController:controller0.dataToWrite[0]
wr_data[0] => vga_wr_data[0].DATAIN
wr_data[1] => SRAMController:controller0.dataToWrite[1]
wr_data[1] => vga_wr_data[1].DATAIN
wr_data[2] => SRAMController:controller0.dataToWrite[2]
wr_data[2] => vga_wr_data[2].DATAIN
wr_data[3] => SRAMController:controller0.dataToWrite[3]
wr_data[3] => vga_wr_data[3].DATAIN
wr_data[4] => SRAMController:controller0.dataToWrite[4]
wr_data[4] => vga_wr_data[4].DATAIN
wr_data[5] => SRAMController:controller0.dataToWrite[5]
wr_data[5] => vga_wr_data[5].DATAIN
wr_data[6] => SRAMController:controller0.dataToWrite[6]
wr_data[6] => vga_wr_data[6].DATAIN
wr_data[7] => SRAMController:controller0.dataToWrite[7]
wr_data[7] => vga_wr_data[7].DATAIN
wr_data[8] => SRAMController:controller0.dataToWrite[8]
wr_data[8] => vga_wr_data[8].DATAIN
wr_data[9] => SRAMController:controller0.dataToWrite[9]
wr_data[9] => vga_wr_data[9].DATAIN
wr_data[10] => SRAMController:controller0.dataToWrite[10]
wr_data[10] => vga_wr_data[10].DATAIN
wr_data[11] => SRAMController:controller0.dataToWrite[11]
wr_data[11] => vga_wr_data[11].DATAIN
wr_data[12] => SRAMController:controller0.dataToWrite[12]
wr_data[12] => vga_wr_data[12].DATAIN
wr_data[13] => SRAMController:controller0.dataToWrite[13]
wr_data[13] => vga_wr_data[13].DATAIN
wr_data[14] => SRAMController:controller0.dataToWrite[14]
wr_data[14] => vga_wr_data[14].DATAIN
wr_data[15] => SRAMController:controller0.dataToWrite[15]
wr_data[15] => vga_wr_data[15].DATAIN
rd_data[0] <= SRAMController:controller0.dataReaded[0]
rd_data[1] <= SRAMController:controller0.dataReaded[1]
rd_data[2] <= SRAMController:controller0.dataReaded[2]
rd_data[3] <= SRAMController:controller0.dataReaded[3]
rd_data[4] <= SRAMController:controller0.dataReaded[4]
rd_data[5] <= SRAMController:controller0.dataReaded[5]
rd_data[6] <= SRAMController:controller0.dataReaded[6]
rd_data[7] <= SRAMController:controller0.dataReaded[7]
rd_data[8] <= SRAMController:controller0.dataReaded[8]
rd_data[9] <= SRAMController:controller0.dataReaded[9]
rd_data[10] <= SRAMController:controller0.dataReaded[10]
rd_data[11] <= SRAMController:controller0.dataReaded[11]
rd_data[12] <= SRAMController:controller0.dataReaded[12]
rd_data[13] <= SRAMController:controller0.dataReaded[13]
rd_data[14] <= SRAMController:controller0.dataReaded[14]
rd_data[15] <= SRAMController:controller0.dataReaded[15]
we => bus_we.DATAB
we => vga_we.DATAB
byte_m => SRAMController:controller0.byte_m
byte_m => vga_byte_m.DATAIN
SRAM_ADDR[0] <= SRAMController:controller0.SRAM_ADDR[0]
SRAM_ADDR[1] <= SRAMController:controller0.SRAM_ADDR[1]
SRAM_ADDR[2] <= SRAMController:controller0.SRAM_ADDR[2]
SRAM_ADDR[3] <= SRAMController:controller0.SRAM_ADDR[3]
SRAM_ADDR[4] <= SRAMController:controller0.SRAM_ADDR[4]
SRAM_ADDR[5] <= SRAMController:controller0.SRAM_ADDR[5]
SRAM_ADDR[6] <= SRAMController:controller0.SRAM_ADDR[6]
SRAM_ADDR[7] <= SRAMController:controller0.SRAM_ADDR[7]
SRAM_ADDR[8] <= SRAMController:controller0.SRAM_ADDR[8]
SRAM_ADDR[9] <= SRAMController:controller0.SRAM_ADDR[9]
SRAM_ADDR[10] <= SRAMController:controller0.SRAM_ADDR[10]
SRAM_ADDR[11] <= SRAMController:controller0.SRAM_ADDR[11]
SRAM_ADDR[12] <= SRAMController:controller0.SRAM_ADDR[12]
SRAM_ADDR[13] <= SRAMController:controller0.SRAM_ADDR[13]
SRAM_ADDR[14] <= SRAMController:controller0.SRAM_ADDR[14]
SRAM_ADDR[15] <= SRAMController:controller0.SRAM_ADDR[15]
SRAM_ADDR[16] <= SRAMController:controller0.SRAM_ADDR[16]
SRAM_ADDR[17] <= SRAMController:controller0.SRAM_ADDR[17]
SRAM_DQ[0] <> SRAMController:controller0.SRAM_DQ[0]
SRAM_DQ[1] <> SRAMController:controller0.SRAM_DQ[1]
SRAM_DQ[2] <> SRAMController:controller0.SRAM_DQ[2]
SRAM_DQ[3] <> SRAMController:controller0.SRAM_DQ[3]
SRAM_DQ[4] <> SRAMController:controller0.SRAM_DQ[4]
SRAM_DQ[5] <> SRAMController:controller0.SRAM_DQ[5]
SRAM_DQ[6] <> SRAMController:controller0.SRAM_DQ[6]
SRAM_DQ[7] <> SRAMController:controller0.SRAM_DQ[7]
SRAM_DQ[8] <> SRAMController:controller0.SRAM_DQ[8]
SRAM_DQ[9] <> SRAMController:controller0.SRAM_DQ[9]
SRAM_DQ[10] <> SRAMController:controller0.SRAM_DQ[10]
SRAM_DQ[11] <> SRAMController:controller0.SRAM_DQ[11]
SRAM_DQ[12] <> SRAMController:controller0.SRAM_DQ[12]
SRAM_DQ[13] <> SRAMController:controller0.SRAM_DQ[13]
SRAM_DQ[14] <> SRAMController:controller0.SRAM_DQ[14]
SRAM_DQ[15] <> SRAMController:controller0.SRAM_DQ[15]
SRAM_UB_N <= SRAMController:controller0.SRAM_UB_N
SRAM_LB_N <= SRAMController:controller0.SRAM_LB_N
SRAM_CE_N <= SRAMController:controller0.SRAM_CE_N
SRAM_OE_N <= SRAMController:controller0.SRAM_OE_N
SRAM_WE_N <= SRAMController:controller0.SRAM_WE_N
vga_addr[0] <= addr[0].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[1] <= addr[1].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[2] <= addr[2].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[3] <= addr[3].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[4] <= addr[4].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[5] <= addr[5].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[6] <= addr[6].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[7] <= addr[7].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[8] <= addr[8].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[9] <= addr[9].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[10] <= addr[10].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[11] <= addr[11].DB_MAX_OUTPUT_PORT_TYPE
vga_addr[12] <= addr[12].DB_MAX_OUTPUT_PORT_TYPE
vga_we <= vga_we.DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[0] <= wr_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[1] <= wr_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[2] <= wr_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[3] <= wr_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[4] <= wr_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[5] <= wr_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[6] <= wr_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[7] <= wr_data[7].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[8] <= wr_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[9] <= wr_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[10] <= wr_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[11] <= wr_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[12] <= wr_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[13] <= wr_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[14] <= wr_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_wr_data[15] <= wr_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_rd_data[0] => ~NO_FANOUT~
vga_rd_data[1] => ~NO_FANOUT~
vga_rd_data[2] => ~NO_FANOUT~
vga_rd_data[3] => ~NO_FANOUT~
vga_rd_data[4] => ~NO_FANOUT~
vga_rd_data[5] => ~NO_FANOUT~
vga_rd_data[6] => ~NO_FANOUT~
vga_rd_data[7] => ~NO_FANOUT~
vga_rd_data[8] => ~NO_FANOUT~
vga_rd_data[9] => ~NO_FANOUT~
vga_rd_data[10] => ~NO_FANOUT~
vga_rd_data[11] => ~NO_FANOUT~
vga_rd_data[12] => ~NO_FANOUT~
vga_rd_data[13] => ~NO_FANOUT~
vga_rd_data[14] => ~NO_FANOUT~
vga_rd_data[15] => ~NO_FANOUT~
vga_byte_m <= byte_m.DB_MAX_OUTPUT_PORT_TYPE


|sisa|MemoryController:mem_ctrl0|SRAMController:controller0
clk => state~1.DATAIN
SRAM_ADDR[0] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_UB_N <= SRAM_UB_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CE_N <= <GND>
SRAM_OE_N <= SRAM_OE_N$latch.DB_MAX_OUTPUT_PORT_TYPE
SRAM_WE_N <= SRAM_WE_N$latch.DB_MAX_OUTPUT_PORT_TYPE
address[0] => SRAM_LB_N.DATAB
address[0] => salidas.IN0
address[0] => SRAM_UB_N.DATAB
address[0] => salidas.IN0
address[1] => SRAM_ADDR[0].DATAIN
address[2] => SRAM_ADDR[1].DATAIN
address[3] => SRAM_ADDR[2].DATAIN
address[4] => SRAM_ADDR[3].DATAIN
address[5] => SRAM_ADDR[4].DATAIN
address[6] => SRAM_ADDR[5].DATAIN
address[7] => SRAM_ADDR[6].DATAIN
address[8] => SRAM_ADDR[7].DATAIN
address[9] => SRAM_ADDR[8].DATAIN
address[10] => SRAM_ADDR[9].DATAIN
address[11] => SRAM_ADDR[10].DATAIN
address[12] => SRAM_ADDR[11].DATAIN
address[13] => SRAM_ADDR[12].DATAIN
address[14] => SRAM_ADDR[13].DATAIN
address[15] => SRAM_ADDR[14].DATAIN
dataReaded[0] <= data_ext[0].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[1] <= data_ext[1].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[2] <= data_ext[2].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[3] <= data_ext[3].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[4] <= data_ext[4].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[5] <= data_ext[5].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[6] <= data_ext[6].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[7] <= data_ext[7].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[8] <= data_ext[8].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[9] <= data_ext[9].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[10] <= data_ext[10].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[11] <= data_ext[11].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[12] <= data_ext[12].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[13] <= data_ext[13].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[14] <= data_ext[14].DB_MAX_OUTPUT_PORT_TYPE
dataReaded[15] <= data_ext[15].DB_MAX_OUTPUT_PORT_TYPE
dataToWrite[0] => SRAM_DQ[0]$latch.DATAIN
dataToWrite[0] => dataToWrite0[8].DATAB
dataToWrite[1] => SRAM_DQ[1]$latch.DATAIN
dataToWrite[1] => dataToWrite0[9].DATAB
dataToWrite[2] => SRAM_DQ[2]$latch.DATAIN
dataToWrite[2] => dataToWrite0[10].DATAB
dataToWrite[3] => SRAM_DQ[3]$latch.DATAIN
dataToWrite[3] => dataToWrite0[11].DATAB
dataToWrite[4] => SRAM_DQ[4]$latch.DATAIN
dataToWrite[4] => dataToWrite0[12].DATAB
dataToWrite[5] => SRAM_DQ[5]$latch.DATAIN
dataToWrite[5] => dataToWrite0[13].DATAB
dataToWrite[6] => SRAM_DQ[6]$latch.DATAIN
dataToWrite[6] => dataToWrite0[14].DATAB
dataToWrite[7] => SRAM_DQ[7]$latch.DATAIN
dataToWrite[7] => dataToWrite0[15].DATAB
dataToWrite[8] => dataToWrite0[8].DATAA
dataToWrite[9] => dataToWrite0[9].DATAA
dataToWrite[10] => dataToWrite0[10].DATAA
dataToWrite[11] => dataToWrite0[11].DATAA
dataToWrite[12] => dataToWrite0[12].DATAA
dataToWrite[13] => dataToWrite0[13].DATAA
dataToWrite[14] => dataToWrite0[14].DATAA
dataToWrite[15] => dataToWrite0[15].DATAA
WR => next_state.WR_ST.DATAB
WR => SRAM_DQ[0]_433.DATAIN
WR => data_ext[15].IN0
WR => next_state.RD_ST.DATAB
byte_m => SRAM_LB_N.OUTPUTSELECT
byte_m => SRAM_UB_N.OUTPUTSELECT
byte_m => salidas.IN1
byte_m => salidas.IN1


|sisa|controladores_IO:controladores_IO0
boot => keyboard_controller:keyboard_controller0.reset
CLOCK_50 => keyboard_controller:keyboard_controller0.clk
CLOCK_50 => bus_ms_to_count[0].CLK
CLOCK_50 => bus_ms_to_count[1].CLK
CLOCK_50 => bus_ms_to_count[2].CLK
CLOCK_50 => bus_ms_to_count[3].CLK
CLOCK_50 => bus_ms_to_count[4].CLK
CLOCK_50 => bus_ms_to_count[5].CLK
CLOCK_50 => bus_ms_to_count[6].CLK
CLOCK_50 => bus_ms_to_count[7].CLK
CLOCK_50 => bus_ms_to_count[8].CLK
CLOCK_50 => bus_ms_to_count[9].CLK
CLOCK_50 => bus_ms_to_count[10].CLK
CLOCK_50 => bus_ms_to_count[11].CLK
CLOCK_50 => bus_ms_to_count[12].CLK
CLOCK_50 => bus_ms_to_count[13].CLK
CLOCK_50 => bus_ms_to_count[14].CLK
CLOCK_50 => bus_ms_to_count[15].CLK
CLOCK_50 => ports[0][0].CLK
CLOCK_50 => ports[0][1].CLK
CLOCK_50 => ports[0][2].CLK
CLOCK_50 => ports[0][3].CLK
CLOCK_50 => ports[0][4].CLK
CLOCK_50 => ports[0][5].CLK
CLOCK_50 => ports[0][6].CLK
CLOCK_50 => ports[0][7].CLK
CLOCK_50 => ports[0][8].CLK
CLOCK_50 => ports[0][9].CLK
CLOCK_50 => ports[0][10].CLK
CLOCK_50 => ports[0][11].CLK
CLOCK_50 => ports[0][12].CLK
CLOCK_50 => ports[0][13].CLK
CLOCK_50 => ports[0][14].CLK
CLOCK_50 => ports[0][15].CLK
CLOCK_50 => ports[1][0].CLK
CLOCK_50 => ports[1][1].CLK
CLOCK_50 => ports[1][2].CLK
CLOCK_50 => ports[1][3].CLK
CLOCK_50 => ports[1][4].CLK
CLOCK_50 => ports[1][5].CLK
CLOCK_50 => ports[1][6].CLK
CLOCK_50 => ports[1][7].CLK
CLOCK_50 => ports[1][8].CLK
CLOCK_50 => ports[1][9].CLK
CLOCK_50 => ports[1][10].CLK
CLOCK_50 => ports[1][11].CLK
CLOCK_50 => ports[1][12].CLK
CLOCK_50 => ports[1][13].CLK
CLOCK_50 => ports[1][14].CLK
CLOCK_50 => ports[1][15].CLK
CLOCK_50 => ports[2][0].CLK
CLOCK_50 => ports[2][1].CLK
CLOCK_50 => ports[2][2].CLK
CLOCK_50 => ports[2][3].CLK
CLOCK_50 => ports[2][4].CLK
CLOCK_50 => ports[2][5].CLK
CLOCK_50 => ports[2][6].CLK
CLOCK_50 => ports[2][7].CLK
CLOCK_50 => ports[2][8].CLK
CLOCK_50 => ports[2][9].CLK
CLOCK_50 => ports[2][10].CLK
CLOCK_50 => ports[2][11].CLK
CLOCK_50 => ports[2][12].CLK
CLOCK_50 => ports[2][13].CLK
CLOCK_50 => ports[2][14].CLK
CLOCK_50 => ports[2][15].CLK
CLOCK_50 => ports[3][0].CLK
CLOCK_50 => ports[3][1].CLK
CLOCK_50 => ports[3][2].CLK
CLOCK_50 => ports[3][3].CLK
CLOCK_50 => ports[3][4].CLK
CLOCK_50 => ports[3][5].CLK
CLOCK_50 => ports[3][6].CLK
CLOCK_50 => ports[3][7].CLK
CLOCK_50 => ports[3][8].CLK
CLOCK_50 => ports[3][9].CLK
CLOCK_50 => ports[3][10].CLK
CLOCK_50 => ports[3][11].CLK
CLOCK_50 => ports[3][12].CLK
CLOCK_50 => ports[3][13].CLK
CLOCK_50 => ports[3][14].CLK
CLOCK_50 => ports[3][15].CLK
CLOCK_50 => ports[4][0].CLK
CLOCK_50 => ports[4][1].CLK
CLOCK_50 => ports[4][2].CLK
CLOCK_50 => ports[4][3].CLK
CLOCK_50 => ports[4][4].CLK
CLOCK_50 => ports[4][5].CLK
CLOCK_50 => ports[4][6].CLK
CLOCK_50 => ports[4][7].CLK
CLOCK_50 => ports[4][8].CLK
CLOCK_50 => ports[4][9].CLK
CLOCK_50 => ports[4][10].CLK
CLOCK_50 => ports[4][11].CLK
CLOCK_50 => ports[4][12].CLK
CLOCK_50 => ports[4][13].CLK
CLOCK_50 => ports[4][14].CLK
CLOCK_50 => ports[4][15].CLK
CLOCK_50 => ports[5][0].CLK
CLOCK_50 => ports[5][1].CLK
CLOCK_50 => ports[5][2].CLK
CLOCK_50 => ports[5][3].CLK
CLOCK_50 => ports[5][4].CLK
CLOCK_50 => ports[5][5].CLK
CLOCK_50 => ports[5][6].CLK
CLOCK_50 => ports[5][7].CLK
CLOCK_50 => ports[5][8].CLK
CLOCK_50 => ports[5][9].CLK
CLOCK_50 => ports[5][10].CLK
CLOCK_50 => ports[5][11].CLK
CLOCK_50 => ports[5][12].CLK
CLOCK_50 => ports[5][13].CLK
CLOCK_50 => ports[5][14].CLK
CLOCK_50 => ports[5][15].CLK
CLOCK_50 => ports[6][0].CLK
CLOCK_50 => ports[6][1].CLK
CLOCK_50 => ports[6][2].CLK
CLOCK_50 => ports[6][3].CLK
CLOCK_50 => ports[6][4].CLK
CLOCK_50 => ports[6][5].CLK
CLOCK_50 => ports[6][6].CLK
CLOCK_50 => ports[6][7].CLK
CLOCK_50 => ports[6][8].CLK
CLOCK_50 => ports[6][9].CLK
CLOCK_50 => ports[6][10].CLK
CLOCK_50 => ports[6][11].CLK
CLOCK_50 => ports[6][12].CLK
CLOCK_50 => ports[6][13].CLK
CLOCK_50 => ports[6][14].CLK
CLOCK_50 => ports[6][15].CLK
CLOCK_50 => ports[7][0].CLK
CLOCK_50 => ports[7][1].CLK
CLOCK_50 => ports[7][2].CLK
CLOCK_50 => ports[7][3].CLK
CLOCK_50 => ports[7][4].CLK
CLOCK_50 => ports[7][5].CLK
CLOCK_50 => ports[7][6].CLK
CLOCK_50 => ports[7][7].CLK
CLOCK_50 => ports[7][8].CLK
CLOCK_50 => ports[7][9].CLK
CLOCK_50 => ports[7][10].CLK
CLOCK_50 => ports[7][11].CLK
CLOCK_50 => ports[7][12].CLK
CLOCK_50 => ports[7][13].CLK
CLOCK_50 => ports[7][14].CLK
CLOCK_50 => ports[7][15].CLK
CLOCK_50 => ports[8][0].CLK
CLOCK_50 => ports[8][1].CLK
CLOCK_50 => ports[8][2].CLK
CLOCK_50 => ports[8][3].CLK
CLOCK_50 => ports[8][4].CLK
CLOCK_50 => ports[8][5].CLK
CLOCK_50 => ports[8][6].CLK
CLOCK_50 => ports[8][7].CLK
CLOCK_50 => ports[8][8].CLK
CLOCK_50 => ports[8][9].CLK
CLOCK_50 => ports[8][10].CLK
CLOCK_50 => ports[8][11].CLK
CLOCK_50 => ports[8][12].CLK
CLOCK_50 => ports[8][13].CLK
CLOCK_50 => ports[8][14].CLK
CLOCK_50 => ports[8][15].CLK
CLOCK_50 => ports[9][0].CLK
CLOCK_50 => ports[9][1].CLK
CLOCK_50 => ports[9][2].CLK
CLOCK_50 => ports[9][3].CLK
CLOCK_50 => ports[9][4].CLK
CLOCK_50 => ports[9][5].CLK
CLOCK_50 => ports[9][6].CLK
CLOCK_50 => ports[9][7].CLK
CLOCK_50 => ports[9][8].CLK
CLOCK_50 => ports[9][9].CLK
CLOCK_50 => ports[9][10].CLK
CLOCK_50 => ports[9][11].CLK
CLOCK_50 => ports[9][12].CLK
CLOCK_50 => ports[9][13].CLK
CLOCK_50 => ports[9][14].CLK
CLOCK_50 => ports[9][15].CLK
CLOCK_50 => ports[10][0].CLK
CLOCK_50 => ports[10][1].CLK
CLOCK_50 => ports[10][2].CLK
CLOCK_50 => ports[10][3].CLK
CLOCK_50 => ports[10][4].CLK
CLOCK_50 => ports[10][5].CLK
CLOCK_50 => ports[10][6].CLK
CLOCK_50 => ports[10][7].CLK
CLOCK_50 => ports[10][8].CLK
CLOCK_50 => ports[10][9].CLK
CLOCK_50 => ports[10][10].CLK
CLOCK_50 => ports[10][11].CLK
CLOCK_50 => ports[10][12].CLK
CLOCK_50 => ports[10][13].CLK
CLOCK_50 => ports[10][14].CLK
CLOCK_50 => ports[10][15].CLK
CLOCK_50 => ports[11][0].CLK
CLOCK_50 => ports[11][1].CLK
CLOCK_50 => ports[11][2].CLK
CLOCK_50 => ports[11][3].CLK
CLOCK_50 => ports[11][4].CLK
CLOCK_50 => ports[11][5].CLK
CLOCK_50 => ports[11][6].CLK
CLOCK_50 => ports[11][7].CLK
CLOCK_50 => ports[11][8].CLK
CLOCK_50 => ports[11][9].CLK
CLOCK_50 => ports[11][10].CLK
CLOCK_50 => ports[11][11].CLK
CLOCK_50 => ports[11][12].CLK
CLOCK_50 => ports[11][13].CLK
CLOCK_50 => ports[11][14].CLK
CLOCK_50 => ports[11][15].CLK
CLOCK_50 => ports[12][0].CLK
CLOCK_50 => ports[12][1].CLK
CLOCK_50 => ports[12][2].CLK
CLOCK_50 => ports[12][3].CLK
CLOCK_50 => ports[12][4].CLK
CLOCK_50 => ports[12][5].CLK
CLOCK_50 => ports[12][6].CLK
CLOCK_50 => ports[12][7].CLK
CLOCK_50 => ports[12][8].CLK
CLOCK_50 => ports[12][9].CLK
CLOCK_50 => ports[12][10].CLK
CLOCK_50 => ports[12][11].CLK
CLOCK_50 => ports[12][12].CLK
CLOCK_50 => ports[12][13].CLK
CLOCK_50 => ports[12][14].CLK
CLOCK_50 => ports[12][15].CLK
CLOCK_50 => ports[13][0].CLK
CLOCK_50 => ports[13][1].CLK
CLOCK_50 => ports[13][2].CLK
CLOCK_50 => ports[13][3].CLK
CLOCK_50 => ports[13][4].CLK
CLOCK_50 => ports[13][5].CLK
CLOCK_50 => ports[13][6].CLK
CLOCK_50 => ports[13][7].CLK
CLOCK_50 => ports[13][8].CLK
CLOCK_50 => ports[13][9].CLK
CLOCK_50 => ports[13][10].CLK
CLOCK_50 => ports[13][11].CLK
CLOCK_50 => ports[13][12].CLK
CLOCK_50 => ports[13][13].CLK
CLOCK_50 => ports[13][14].CLK
CLOCK_50 => ports[13][15].CLK
CLOCK_50 => ports[14][0].CLK
CLOCK_50 => ports[14][1].CLK
CLOCK_50 => ports[14][2].CLK
CLOCK_50 => ports[14][3].CLK
CLOCK_50 => ports[14][4].CLK
CLOCK_50 => ports[14][5].CLK
CLOCK_50 => ports[14][6].CLK
CLOCK_50 => ports[14][7].CLK
CLOCK_50 => ports[14][8].CLK
CLOCK_50 => ports[14][9].CLK
CLOCK_50 => ports[14][10].CLK
CLOCK_50 => ports[14][11].CLK
CLOCK_50 => ports[14][12].CLK
CLOCK_50 => ports[14][13].CLK
CLOCK_50 => ports[14][14].CLK
CLOCK_50 => ports[14][15].CLK
CLOCK_50 => ports[15][0].CLK
CLOCK_50 => ports[15][1].CLK
CLOCK_50 => ports[15][2].CLK
CLOCK_50 => ports[15][3].CLK
CLOCK_50 => ports[15][4].CLK
CLOCK_50 => ports[15][5].CLK
CLOCK_50 => ports[15][6].CLK
CLOCK_50 => ports[15][7].CLK
CLOCK_50 => ports[15][8].CLK
CLOCK_50 => ports[15][9].CLK
CLOCK_50 => ports[15][10].CLK
CLOCK_50 => ports[15][11].CLK
CLOCK_50 => ports[15][12].CLK
CLOCK_50 => ports[15][13].CLK
CLOCK_50 => ports[15][14].CLK
CLOCK_50 => ports[15][15].CLK
CLOCK_50 => ports[16][0].CLK
CLOCK_50 => ports[16][1].CLK
CLOCK_50 => ports[16][2].CLK
CLOCK_50 => ports[16][3].CLK
CLOCK_50 => ports[16][4].CLK
CLOCK_50 => ports[16][5].CLK
CLOCK_50 => ports[16][6].CLK
CLOCK_50 => ports[16][7].CLK
CLOCK_50 => ports[16][8].CLK
CLOCK_50 => ports[16][9].CLK
CLOCK_50 => ports[16][10].CLK
CLOCK_50 => ports[16][11].CLK
CLOCK_50 => ports[16][12].CLK
CLOCK_50 => ports[16][13].CLK
CLOCK_50 => ports[16][14].CLK
CLOCK_50 => ports[16][15].CLK
CLOCK_50 => ports[17][0].CLK
CLOCK_50 => ports[17][1].CLK
CLOCK_50 => ports[17][2].CLK
CLOCK_50 => ports[17][3].CLK
CLOCK_50 => ports[17][4].CLK
CLOCK_50 => ports[17][5].CLK
CLOCK_50 => ports[17][6].CLK
CLOCK_50 => ports[17][7].CLK
CLOCK_50 => ports[17][8].CLK
CLOCK_50 => ports[17][9].CLK
CLOCK_50 => ports[17][10].CLK
CLOCK_50 => ports[17][11].CLK
CLOCK_50 => ports[17][12].CLK
CLOCK_50 => ports[17][13].CLK
CLOCK_50 => ports[17][14].CLK
CLOCK_50 => ports[17][15].CLK
CLOCK_50 => ports[18][0].CLK
CLOCK_50 => ports[18][1].CLK
CLOCK_50 => ports[18][2].CLK
CLOCK_50 => ports[18][3].CLK
CLOCK_50 => ports[18][4].CLK
CLOCK_50 => ports[18][5].CLK
CLOCK_50 => ports[18][6].CLK
CLOCK_50 => ports[18][7].CLK
CLOCK_50 => ports[18][8].CLK
CLOCK_50 => ports[18][9].CLK
CLOCK_50 => ports[18][10].CLK
CLOCK_50 => ports[18][11].CLK
CLOCK_50 => ports[18][12].CLK
CLOCK_50 => ports[18][13].CLK
CLOCK_50 => ports[18][14].CLK
CLOCK_50 => ports[18][15].CLK
CLOCK_50 => ports[19][0].CLK
CLOCK_50 => ports[19][1].CLK
CLOCK_50 => ports[19][2].CLK
CLOCK_50 => ports[19][3].CLK
CLOCK_50 => ports[19][4].CLK
CLOCK_50 => ports[19][5].CLK
CLOCK_50 => ports[19][6].CLK
CLOCK_50 => ports[19][7].CLK
CLOCK_50 => ports[19][8].CLK
CLOCK_50 => ports[19][9].CLK
CLOCK_50 => ports[19][10].CLK
CLOCK_50 => ports[19][11].CLK
CLOCK_50 => ports[19][12].CLK
CLOCK_50 => ports[19][13].CLK
CLOCK_50 => ports[19][14].CLK
CLOCK_50 => ports[19][15].CLK
CLOCK_50 => ports[20][0].CLK
CLOCK_50 => ports[20][1].CLK
CLOCK_50 => ports[20][2].CLK
CLOCK_50 => ports[20][3].CLK
CLOCK_50 => ports[20][4].CLK
CLOCK_50 => ports[20][5].CLK
CLOCK_50 => ports[20][6].CLK
CLOCK_50 => ports[20][7].CLK
CLOCK_50 => ports[20][8].CLK
CLOCK_50 => ports[20][9].CLK
CLOCK_50 => ports[20][10].CLK
CLOCK_50 => ports[20][11].CLK
CLOCK_50 => ports[20][12].CLK
CLOCK_50 => ports[20][13].CLK
CLOCK_50 => ports[20][14].CLK
CLOCK_50 => ports[20][15].CLK
CLOCK_50 => ports[21][0].CLK
CLOCK_50 => ports[21][1].CLK
CLOCK_50 => ports[21][2].CLK
CLOCK_50 => ports[21][3].CLK
CLOCK_50 => ports[21][4].CLK
CLOCK_50 => ports[21][5].CLK
CLOCK_50 => ports[21][6].CLK
CLOCK_50 => ports[21][7].CLK
CLOCK_50 => ports[21][8].CLK
CLOCK_50 => ports[21][9].CLK
CLOCK_50 => ports[21][10].CLK
CLOCK_50 => ports[21][11].CLK
CLOCK_50 => ports[21][12].CLK
CLOCK_50 => ports[21][13].CLK
CLOCK_50 => ports[21][14].CLK
CLOCK_50 => ports[21][15].CLK
CLOCK_50 => ports[22][0].CLK
CLOCK_50 => ports[22][1].CLK
CLOCK_50 => ports[22][2].CLK
CLOCK_50 => ports[22][3].CLK
CLOCK_50 => ports[22][4].CLK
CLOCK_50 => ports[22][5].CLK
CLOCK_50 => ports[22][6].CLK
CLOCK_50 => ports[22][7].CLK
CLOCK_50 => ports[22][8].CLK
CLOCK_50 => ports[22][9].CLK
CLOCK_50 => ports[22][10].CLK
CLOCK_50 => ports[22][11].CLK
CLOCK_50 => ports[22][12].CLK
CLOCK_50 => ports[22][13].CLK
CLOCK_50 => ports[22][14].CLK
CLOCK_50 => ports[22][15].CLK
CLOCK_50 => clear_char_bus.CLK
CLOCK_50 => counter_ms:counter_ms0.CLOCK_50
addr_io[0] => Mux0.IN13
addr_io[0] => Mux1.IN13
addr_io[0] => Mux2.IN13
addr_io[0] => Mux3.IN13
addr_io[0] => Mux4.IN13
addr_io[0] => Mux5.IN13
addr_io[0] => Mux6.IN13
addr_io[0] => Mux7.IN13
addr_io[0] => Mux8.IN13
addr_io[0] => Mux9.IN13
addr_io[0] => Mux10.IN13
addr_io[0] => Mux11.IN13
addr_io[0] => Mux12.IN13
addr_io[0] => Mux13.IN13
addr_io[0] => Mux14.IN13
addr_io[0] => Mux15.IN13
addr_io[0] => Equal0.IN15
addr_io[0] => Equal1.IN15
addr_io[0] => Equal2.IN15
addr_io[0] => Equal3.IN15
addr_io[0] => Decoder0.IN4
addr_io[0] => Equal4.IN15
addr_io[1] => Mux0.IN12
addr_io[1] => Mux1.IN12
addr_io[1] => Mux2.IN12
addr_io[1] => Mux3.IN12
addr_io[1] => Mux4.IN12
addr_io[1] => Mux5.IN12
addr_io[1] => Mux6.IN12
addr_io[1] => Mux7.IN12
addr_io[1] => Mux8.IN12
addr_io[1] => Mux9.IN12
addr_io[1] => Mux10.IN12
addr_io[1] => Mux11.IN12
addr_io[1] => Mux12.IN12
addr_io[1] => Mux13.IN12
addr_io[1] => Mux14.IN12
addr_io[1] => Mux15.IN12
addr_io[1] => Equal0.IN14
addr_io[1] => Equal1.IN14
addr_io[1] => Equal2.IN14
addr_io[1] => Equal3.IN14
addr_io[1] => Decoder0.IN3
addr_io[1] => Equal4.IN14
addr_io[2] => Mux0.IN11
addr_io[2] => Mux1.IN11
addr_io[2] => Mux2.IN11
addr_io[2] => Mux3.IN11
addr_io[2] => Mux4.IN11
addr_io[2] => Mux5.IN11
addr_io[2] => Mux6.IN11
addr_io[2] => Mux7.IN11
addr_io[2] => Mux8.IN11
addr_io[2] => Mux9.IN11
addr_io[2] => Mux10.IN11
addr_io[2] => Mux11.IN11
addr_io[2] => Mux12.IN11
addr_io[2] => Mux13.IN11
addr_io[2] => Mux14.IN11
addr_io[2] => Mux15.IN11
addr_io[2] => Equal0.IN13
addr_io[2] => Equal1.IN13
addr_io[2] => Equal2.IN13
addr_io[2] => Equal3.IN13
addr_io[2] => Decoder0.IN2
addr_io[2] => Equal4.IN13
addr_io[3] => Mux0.IN10
addr_io[3] => Mux1.IN10
addr_io[3] => Mux2.IN10
addr_io[3] => Mux3.IN10
addr_io[3] => Mux4.IN10
addr_io[3] => Mux5.IN10
addr_io[3] => Mux6.IN10
addr_io[3] => Mux7.IN10
addr_io[3] => Mux8.IN10
addr_io[3] => Mux9.IN10
addr_io[3] => Mux10.IN10
addr_io[3] => Mux11.IN10
addr_io[3] => Mux12.IN10
addr_io[3] => Mux13.IN10
addr_io[3] => Mux14.IN10
addr_io[3] => Mux15.IN10
addr_io[3] => Equal0.IN12
addr_io[3] => Equal1.IN12
addr_io[3] => Equal2.IN12
addr_io[3] => Equal3.IN12
addr_io[3] => Decoder0.IN1
addr_io[3] => Equal4.IN12
addr_io[4] => Mux0.IN9
addr_io[4] => Mux1.IN9
addr_io[4] => Mux2.IN9
addr_io[4] => Mux3.IN9
addr_io[4] => Mux4.IN9
addr_io[4] => Mux5.IN9
addr_io[4] => Mux6.IN9
addr_io[4] => Mux7.IN9
addr_io[4] => Mux8.IN9
addr_io[4] => Mux9.IN9
addr_io[4] => Mux10.IN9
addr_io[4] => Mux11.IN9
addr_io[4] => Mux12.IN9
addr_io[4] => Mux13.IN9
addr_io[4] => Mux14.IN9
addr_io[4] => Mux15.IN9
addr_io[4] => Equal0.IN11
addr_io[4] => Equal1.IN11
addr_io[4] => Equal2.IN11
addr_io[4] => Equal3.IN11
addr_io[4] => Decoder0.IN0
addr_io[4] => Equal4.IN11
addr_io[5] => Equal0.IN10
addr_io[5] => Equal1.IN10
addr_io[5] => Equal2.IN10
addr_io[5] => Equal3.IN10
addr_io[5] => Equal4.IN10
addr_io[6] => Equal0.IN9
addr_io[6] => Equal1.IN9
addr_io[6] => Equal2.IN9
addr_io[6] => Equal3.IN9
addr_io[6] => Equal4.IN9
addr_io[7] => Equal0.IN8
addr_io[7] => Equal1.IN8
addr_io[7] => Equal2.IN8
addr_io[7] => Equal3.IN8
addr_io[7] => Equal4.IN8
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => ports.DATAB
wr_io[0] => bus_ms_to_count.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => ports.DATAB
wr_io[1] => bus_ms_to_count.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => ports.DATAB
wr_io[2] => bus_ms_to_count.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => ports.DATAB
wr_io[3] => bus_ms_to_count.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => ports.DATAB
wr_io[4] => bus_ms_to_count.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => ports.DATAB
wr_io[5] => bus_ms_to_count.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => ports.DATAB
wr_io[6] => bus_ms_to_count.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => ports.DATAB
wr_io[7] => bus_ms_to_count.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => ports.DATAB
wr_io[8] => bus_ms_to_count.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => ports.DATAB
wr_io[9] => bus_ms_to_count.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => ports.DATAB
wr_io[10] => bus_ms_to_count.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => ports.DATAB
wr_io[11] => bus_ms_to_count.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => ports.DATAB
wr_io[12] => bus_ms_to_count.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => ports.DATAB
wr_io[13] => bus_ms_to_count.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => ports.DATAB
wr_io[14] => bus_ms_to_count.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => ports.DATAB
wr_io[15] => bus_ms_to_count.DATAB
rd_io[0] <= rd_io[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[1] <= rd_io[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[2] <= rd_io[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[3] <= rd_io[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[4] <= rd_io[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[5] <= rd_io[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[6] <= rd_io[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[7] <= rd_io[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[8] <= rd_io[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[9] <= rd_io[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[10] <= rd_io[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[11] <= rd_io[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[12] <= rd_io[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[13] <= rd_io[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[14] <= rd_io[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
rd_io[15] <= rd_io[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
wr_out => process_0.IN1
wr_out => process_0.IN1
wr_out => ms_counter_we.DATAB
wr_out => clear_char_bus.DATAA
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io.IN1
rd_in => rd_io[15].IN1
ps2_clk <> keyboard_controller:keyboard_controller0.ps2_clk
ps2_data <> keyboard_controller:keyboard_controller0.ps2_data
led_verdes[0] <= ports[5][0].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[1] <= ports[5][1].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[2] <= ports[5][2].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[3] <= ports[5][3].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[4] <= ports[5][4].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[5] <= ports[5][5].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[6] <= ports[5][6].DB_MAX_OUTPUT_PORT_TYPE
led_verdes[7] <= ports[5][7].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[0] <= ports[6][0].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[1] <= ports[6][1].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[2] <= ports[6][2].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[3] <= ports[6][3].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[4] <= ports[6][4].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[5] <= ports[6][5].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[6] <= ports[6][6].DB_MAX_OUTPUT_PORT_TYPE
led_rojos[7] <= ports[6][7].DB_MAX_OUTPUT_PORT_TYPE
display[0] <= ports[10][0].DB_MAX_OUTPUT_PORT_TYPE
display[1] <= ports[10][1].DB_MAX_OUTPUT_PORT_TYPE
display[2] <= ports[10][2].DB_MAX_OUTPUT_PORT_TYPE
display[3] <= ports[10][3].DB_MAX_OUTPUT_PORT_TYPE
display[4] <= ports[10][4].DB_MAX_OUTPUT_PORT_TYPE
display[5] <= ports[10][5].DB_MAX_OUTPUT_PORT_TYPE
display[6] <= ports[10][6].DB_MAX_OUTPUT_PORT_TYPE
display[7] <= ports[10][7].DB_MAX_OUTPUT_PORT_TYPE
display[8] <= ports[10][8].DB_MAX_OUTPUT_PORT_TYPE
display[9] <= ports[10][9].DB_MAX_OUTPUT_PORT_TYPE
display[10] <= ports[10][10].DB_MAX_OUTPUT_PORT_TYPE
display[11] <= ports[10][11].DB_MAX_OUTPUT_PORT_TYPE
display[12] <= ports[10][12].DB_MAX_OUTPUT_PORT_TYPE
display[13] <= ports[10][13].DB_MAX_OUTPUT_PORT_TYPE
display[14] <= ports[10][14].DB_MAX_OUTPUT_PORT_TYPE
display[15] <= ports[10][15].DB_MAX_OUTPUT_PORT_TYPE
power_display[0] <= ports[9][0].DB_MAX_OUTPUT_PORT_TYPE
power_display[1] <= ports[9][1].DB_MAX_OUTPUT_PORT_TYPE
power_display[2] <= ports[9][2].DB_MAX_OUTPUT_PORT_TYPE
power_display[3] <= ports[9][3].DB_MAX_OUTPUT_PORT_TYPE
keys[0] => ports[7][0].DATAIN
keys[1] => ports[7][1].DATAIN
keys[2] => ports[7][2].DATAIN
keys[3] => ports[7][3].DATAIN
switches[0] => ports[8][0].DATAIN
switches[1] => ports[8][1].DATAIN
switches[2] => ports[8][2].DATAIN
switches[3] => ports[8][3].DATAIN
switches[4] => ports[8][4].DATAIN
switches[5] => ports[8][5].DATAIN
switches[6] => ports[8][6].DATAIN
switches[7] => ports[8][7].DATAIN
vga_cursor[0] <= <GND>
vga_cursor[1] <= <GND>
vga_cursor[2] <= <GND>
vga_cursor[3] <= <GND>
vga_cursor[4] <= <GND>
vga_cursor[5] <= <GND>
vga_cursor[6] <= <GND>
vga_cursor[7] <= <GND>
vga_cursor[8] <= <GND>
vga_cursor[9] <= <GND>
vga_cursor[10] <= <GND>
vga_cursor[11] <= <GND>
vga_cursor[12] <= <GND>
vga_cursor[13] <= <GND>
vga_cursor[14] <= <GND>
vga_cursor[15] <= <GND>
vga_cursor_enable <= <GND>


|sisa|controladores_IO:controladores_IO0|keyboard_controller:keyboard_controller0
clk => ps2_keyboard_interface:k0.clk
clk => read_char[0]~reg0.CLK
clk => read_char[1]~reg0.CLK
clk => read_char[2]~reg0.CLK
clk => read_char[3]~reg0.CLK
clk => read_char[4]~reg0.CLK
clk => read_char[5]~reg0.CLK
clk => read_char[6]~reg0.CLK
clk => read_char[7]~reg0.CLK
clk => data_ready~reg0.CLK
clk => state.CLK
reset => state.OUTPUTSELECT
reset => ps2_keyboard_interface:k0.reset
ps2_clk <> ps2_keyboard_interface:k0.ps2_clk
ps2_data <> ps2_keyboard_interface:k0.ps2_data
read_char[0] <= read_char[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[1] <= read_char[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[2] <= read_char[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[3] <= read_char[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[4] <= read_char[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[5] <= read_char[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[6] <= read_char[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_char[7] <= read_char[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_char => state.OUTPUTSELECT
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0
clk => rx_ascii[0]~reg0.CLK
clk => rx_ascii[1]~reg0.CLK
clk => rx_ascii[2]~reg0.CLK
clk => rx_ascii[3]~reg0.CLK
clk => rx_ascii[4]~reg0.CLK
clk => rx_ascii[5]~reg0.CLK
clk => rx_ascii[6]~reg0.CLK
clk => rx_ascii[7]~reg0.CLK
clk => rx_scan_code[0]~reg0.CLK
clk => rx_scan_code[1]~reg0.CLK
clk => rx_scan_code[2]~reg0.CLK
clk => rx_scan_code[3]~reg0.CLK
clk => rx_scan_code[4]~reg0.CLK
clk => rx_scan_code[5]~reg0.CLK
clk => rx_scan_code[6]~reg0.CLK
clk => rx_scan_code[7]~reg0.CLK
clk => rx_released~reg0.CLK
clk => rx_extended~reg0.CLK
clk => right_shift_key.CLK
clk => left_shift_key.CLK
clk => hold_released.CLK
clk => hold_extended.CLK
clk => timer_5usec_count[0].CLK
clk => timer_5usec_count[1].CLK
clk => timer_5usec_count[2].CLK
clk => timer_5usec_count[3].CLK
clk => timer_5usec_count[4].CLK
clk => timer_5usec_count[5].CLK
clk => timer_5usec_count[6].CLK
clk => timer_5usec_count[7].CLK
clk => timer_60usec_count[0].CLK
clk => timer_60usec_count[1].CLK
clk => timer_60usec_count[2].CLK
clk => timer_60usec_count[3].CLK
clk => timer_60usec_count[4].CLK
clk => timer_60usec_count[5].CLK
clk => timer_60usec_count[6].CLK
clk => timer_60usec_count[7].CLK
clk => timer_60usec_count[8].CLK
clk => timer_60usec_count[9].CLK
clk => timer_60usec_count[10].CLK
clk => timer_60usec_count[11].CLK
clk => q[0].CLK
clk => q[1].CLK
clk => q[2].CLK
clk => q[3].CLK
clk => q[4].CLK
clk => q[5].CLK
clk => q[6].CLK
clk => q[7].CLK
clk => q[8].CLK
clk => q[9].CLK
clk => q[10].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => bit_count[3].CLK
clk => m2_state.CLK
clk => ps2_data_s.CLK
clk => ps2_clk_s.CLK
clk => m1_state~1.DATAIN
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m1_state.OUTPUTSELECT
reset => m2_state.OUTPUTSELECT
reset => process_5.IN1
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => process_9.IN1
reset => left_shift_key.OUTPUTSELECT
reset => right_shift_key.OUTPUTSELECT
reset => rx_extended.OUTPUTSELECT
reset => rx_released.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_scan_code.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
reset => rx_ascii.OUTPUTSELECT
ps2_clk <> ps2_clk
ps2_data <> ps2_data
rx_extended <= rx_extended~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_released <= rx_released~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_shift_key_on <= rx_shift_key_on_xhdl0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[0] <= rx_scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[1] <= rx_scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[2] <= rx_scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[3] <= rx_scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[4] <= rx_scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[5] <= rx_scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[6] <= rx_scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_scan_code[7] <= rx_scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[0] <= rx_ascii[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[1] <= rx_ascii[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[2] <= rx_ascii[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[3] <= rx_ascii[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[4] <= rx_ascii[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[5] <= rx_ascii[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[6] <= rx_ascii[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_ascii[7] <= rx_ascii[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_data_ready <= m2_state.DB_MAX_OUTPUT_PORT_TYPE
rx_read => m2_next_state.DATAA
tx_data[0] => rtn.IN1
tx_data[0] => q.DATAB
tx_data[1] => rtn.IN1
tx_data[1] => q.DATAB
tx_data[2] => rtn.IN1
tx_data[2] => q.DATAB
tx_data[3] => rtn.IN1
tx_data[3] => q.DATAB
tx_data[4] => rtn.IN1
tx_data[4] => q.DATAB
tx_data[5] => rtn.IN1
tx_data[5] => q.DATAB
tx_data[6] => rtn.IN0
tx_data[6] => q.DATAB
tx_data[7] => rtn.IN1
tx_data[7] => q.DATAB
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.OUTPUTSELECT
tx_write => m1_next_state.m1_tx_reset_timer.DATAB
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write => tx_write_ack_o_xhdl1.IN0
tx_write_ack_o <= tx_write_ack_o_xhdl1.DB_MAX_OUTPUT_PORT_TYPE
tx_error_no_keyboard_ack <= tx_error_no_keyboard_ack.DB_MAX_OUTPUT_PORT_TYPE


|sisa|controladores_IO:controladores_IO0|counter_ms:counter_ms0
CLOCK_50 => tmp_ms_counter[0].CLK
CLOCK_50 => tmp_ms_counter[1].CLK
CLOCK_50 => tmp_ms_counter[2].CLK
CLOCK_50 => tmp_ms_counter[3].CLK
CLOCK_50 => tmp_ms_counter[4].CLK
CLOCK_50 => tmp_ms_counter[5].CLK
CLOCK_50 => tmp_ms_counter[6].CLK
CLOCK_50 => tmp_ms_counter[7].CLK
CLOCK_50 => tmp_ms_counter[8].CLK
CLOCK_50 => tmp_ms_counter[9].CLK
CLOCK_50 => tmp_ms_counter[10].CLK
CLOCK_50 => tmp_ms_counter[11].CLK
CLOCK_50 => tmp_ms_counter[12].CLK
CLOCK_50 => tmp_ms_counter[13].CLK
CLOCK_50 => tmp_ms_counter[14].CLK
CLOCK_50 => tmp_ms_counter[15].CLK
CLOCK_50 => counter_cyc[0].CLK
CLOCK_50 => counter_cyc[1].CLK
CLOCK_50 => counter_cyc[2].CLK
CLOCK_50 => counter_cyc[3].CLK
CLOCK_50 => counter_cyc[4].CLK
CLOCK_50 => counter_cyc[5].CLK
CLOCK_50 => counter_cyc[6].CLK
CLOCK_50 => counter_cyc[7].CLK
CLOCK_50 => counter_cyc[8].CLK
CLOCK_50 => counter_cyc[9].CLK
CLOCK_50 => counter_cyc[10].CLK
CLOCK_50 => counter_cyc[11].CLK
CLOCK_50 => counter_cyc[12].CLK
CLOCK_50 => counter_cyc[13].CLK
CLOCK_50 => counter_cyc[14].CLK
CLOCK_50 => counter_cyc[15].CLK
ms_to_count[0] => tmp_ms_counter.DATAB
ms_to_count[1] => tmp_ms_counter.DATAB
ms_to_count[2] => tmp_ms_counter.DATAB
ms_to_count[3] => tmp_ms_counter.DATAB
ms_to_count[4] => tmp_ms_counter.DATAB
ms_to_count[5] => tmp_ms_counter.DATAB
ms_to_count[6] => tmp_ms_counter.DATAB
ms_to_count[7] => tmp_ms_counter.DATAB
ms_to_count[8] => tmp_ms_counter.DATAB
ms_to_count[9] => tmp_ms_counter.DATAB
ms_to_count[10] => tmp_ms_counter.DATAB
ms_to_count[11] => tmp_ms_counter.DATAB
ms_to_count[12] => tmp_ms_counter.DATAB
ms_to_count[13] => tmp_ms_counter.DATAB
ms_to_count[14] => tmp_ms_counter.DATAB
ms_to_count[15] => tmp_ms_counter.DATAB
ms_value[0] <= tmp_ms_counter[0].DB_MAX_OUTPUT_PORT_TYPE
ms_value[1] <= tmp_ms_counter[1].DB_MAX_OUTPUT_PORT_TYPE
ms_value[2] <= tmp_ms_counter[2].DB_MAX_OUTPUT_PORT_TYPE
ms_value[3] <= tmp_ms_counter[3].DB_MAX_OUTPUT_PORT_TYPE
ms_value[4] <= tmp_ms_counter[4].DB_MAX_OUTPUT_PORT_TYPE
ms_value[5] <= tmp_ms_counter[5].DB_MAX_OUTPUT_PORT_TYPE
ms_value[6] <= tmp_ms_counter[6].DB_MAX_OUTPUT_PORT_TYPE
ms_value[7] <= tmp_ms_counter[7].DB_MAX_OUTPUT_PORT_TYPE
ms_value[8] <= tmp_ms_counter[8].DB_MAX_OUTPUT_PORT_TYPE
ms_value[9] <= tmp_ms_counter[9].DB_MAX_OUTPUT_PORT_TYPE
ms_value[10] <= tmp_ms_counter[10].DB_MAX_OUTPUT_PORT_TYPE
ms_value[11] <= tmp_ms_counter[11].DB_MAX_OUTPUT_PORT_TYPE
ms_value[12] <= tmp_ms_counter[12].DB_MAX_OUTPUT_PORT_TYPE
ms_value[13] <= tmp_ms_counter[13].DB_MAX_OUTPUT_PORT_TYPE
ms_value[14] <= tmp_ms_counter[14].DB_MAX_OUTPUT_PORT_TYPE
ms_value[15] <= tmp_ms_counter[15].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[0] <= counter_cyc[0].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[1] <= counter_cyc[1].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[2] <= counter_cyc[2].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[3] <= counter_cyc[3].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[4] <= counter_cyc[4].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[5] <= counter_cyc[5].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[6] <= counter_cyc[6].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[7] <= counter_cyc[7].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[8] <= counter_cyc[8].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[9] <= counter_cyc[9].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[10] <= counter_cyc[10].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[11] <= counter_cyc[11].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[12] <= counter_cyc[12].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[13] <= counter_cyc[13].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[14] <= counter_cyc[14].DB_MAX_OUTPUT_PORT_TYPE
cycles_counted[15] <= counter_cyc[15].DB_MAX_OUTPUT_PORT_TYPE
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => tmp_ms_counter.OUTPUTSELECT
write_enable => process_0.IN1


|sisa|vga_controller:vga_controller0
clk_50mhz => clk_25mhz.CLK
reset => vga_sync:u_vga_sync.reset
reset => clk_25mhz.ACLR
blank_out <= <VCC>
csync_out <= <VCC>
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= <GND>
red_out[5] <= <GND>
red_out[6] <= <GND>
red_out[7] <= <GND>
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= <GND>
green_out[5] <= <GND>
green_out[6] <= <GND>
green_out[7] <= <GND>
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= <GND>
blue_out[5] <= <GND>
blue_out[6] <= <GND>
blue_out[7] <= <GND>
horiz_sync_out <= vga_sync:u_vga_sync.horiz_sync_out
vert_sync_out <= vga_sync:u_vga_sync.vert_sync_out
addr_vga[0] => vga_ram_dual:U_MonitorRam.addr1[0]
addr_vga[1] => vga_ram_dual:U_MonitorRam.addr1[1]
addr_vga[2] => vga_ram_dual:U_MonitorRam.addr1[2]
addr_vga[3] => vga_ram_dual:U_MonitorRam.addr1[3]
addr_vga[4] => vga_ram_dual:U_MonitorRam.addr1[4]
addr_vga[5] => vga_ram_dual:U_MonitorRam.addr1[5]
addr_vga[6] => vga_ram_dual:U_MonitorRam.addr1[6]
addr_vga[7] => vga_ram_dual:U_MonitorRam.addr1[7]
addr_vga[8] => vga_ram_dual:U_MonitorRam.addr1[8]
addr_vga[9] => vga_ram_dual:U_MonitorRam.addr1[9]
addr_vga[10] => vga_ram_dual:U_MonitorRam.addr1[10]
addr_vga[11] => vga_ram_dual:U_MonitorRam.addr1[11]
addr_vga[12] => vga_ram_dual:U_MonitorRam.addr1[12]
we => vga_ram_dual:U_MonitorRam.we1
wr_data[0] => vga_ram_dual:U_MonitorRam.d1[0]
wr_data[1] => vga_ram_dual:U_MonitorRam.d1[1]
wr_data[2] => vga_ram_dual:U_MonitorRam.d1[2]
wr_data[3] => vga_ram_dual:U_MonitorRam.d1[3]
wr_data[4] => vga_ram_dual:U_MonitorRam.d1[4]
wr_data[5] => vga_ram_dual:U_MonitorRam.d1[5]
wr_data[6] => vga_ram_dual:U_MonitorRam.d1[6]
wr_data[7] => vga_ram_dual:U_MonitorRam.d1[7]
wr_data[8] => vga_ram_dual:U_MonitorRam.d1[8]
wr_data[9] => vga_ram_dual:U_MonitorRam.d1[9]
wr_data[10] => vga_ram_dual:U_MonitorRam.d1[10]
wr_data[11] => vga_ram_dual:U_MonitorRam.d1[11]
wr_data[12] => vga_ram_dual:U_MonitorRam.d1[12]
wr_data[13] => vga_ram_dual:U_MonitorRam.d1[13]
wr_data[14] => vga_ram_dual:U_MonitorRam.d1[14]
wr_data[15] => vga_ram_dual:U_MonitorRam.d1[15]
rd_data[0] <= vga_ram_dual:U_MonitorRam.o2[0]
rd_data[1] <= vga_ram_dual:U_MonitorRam.o2[1]
rd_data[2] <= vga_ram_dual:U_MonitorRam.o2[2]
rd_data[3] <= vga_ram_dual:U_MonitorRam.o2[3]
rd_data[4] <= vga_ram_dual:U_MonitorRam.o2[4]
rd_data[5] <= vga_ram_dual:U_MonitorRam.o2[5]
rd_data[6] <= vga_ram_dual:U_MonitorRam.o2[6]
rd_data[7] <= vga_ram_dual:U_MonitorRam.o2[7]
rd_data[8] <= vga_ram_dual:U_MonitorRam.o2[8]
rd_data[9] <= vga_ram_dual:U_MonitorRam.o2[9]
rd_data[10] <= vga_ram_dual:U_MonitorRam.o2[10]
rd_data[11] <= vga_ram_dual:U_MonitorRam.o2[11]
rd_data[12] <= vga_ram_dual:U_MonitorRam.o2[12]
rd_data[13] <= vga_ram_dual:U_MonitorRam.o2[13]
rd_data[14] <= vga_ram_dual:U_MonitorRam.o2[14]
rd_data[15] <= vga_ram_dual:U_MonitorRam.o2[15]
byte_m => vga_ram_dual:U_MonitorRam.byte_m
vga_cursor[0] => ~NO_FANOUT~
vga_cursor[1] => ~NO_FANOUT~
vga_cursor[2] => ~NO_FANOUT~
vga_cursor[3] => ~NO_FANOUT~
vga_cursor[4] => ~NO_FANOUT~
vga_cursor[5] => ~NO_FANOUT~
vga_cursor[6] => ~NO_FANOUT~
vga_cursor[7] => ~NO_FANOUT~
vga_cursor[8] => ~NO_FANOUT~
vga_cursor[9] => ~NO_FANOUT~
vga_cursor[10] => ~NO_FANOUT~
vga_cursor[11] => ~NO_FANOUT~
vga_cursor[12] => ~NO_FANOUT~
vga_cursor[13] => ~NO_FANOUT~
vga_cursor[14] => ~NO_FANOUT~
vga_cursor[15] => ~NO_FANOUT~
vga_cursor_enable => ~NO_FANOUT~


|sisa|vga_controller:vga_controller0|vga_sync:u_vga_sync
clk_25mhz => v_count_reg[0].CLK
clk_25mhz => v_count_reg[1].CLK
clk_25mhz => v_count_reg[2].CLK
clk_25mhz => v_count_reg[3].CLK
clk_25mhz => v_count_reg[4].CLK
clk_25mhz => v_count_reg[5].CLK
clk_25mhz => v_count_reg[6].CLK
clk_25mhz => v_count_reg[7].CLK
clk_25mhz => v_count_reg[8].CLK
clk_25mhz => v_count_reg[9].CLK
clk_25mhz => h_count_reg[0].CLK
clk_25mhz => h_count_reg[1].CLK
clk_25mhz => h_count_reg[2].CLK
clk_25mhz => h_count_reg[3].CLK
clk_25mhz => h_count_reg[4].CLK
clk_25mhz => h_count_reg[5].CLK
clk_25mhz => h_count_reg[6].CLK
clk_25mhz => h_count_reg[7].CLK
clk_25mhz => h_count_reg[8].CLK
clk_25mhz => h_count_reg[9].CLK
reset => v_count_reg[0].ACLR
reset => v_count_reg[1].ACLR
reset => v_count_reg[2].ACLR
reset => v_count_reg[3].ACLR
reset => v_count_reg[4].ACLR
reset => v_count_reg[5].ACLR
reset => v_count_reg[6].ACLR
reset => v_count_reg[7].ACLR
reset => v_count_reg[8].ACLR
reset => v_count_reg[9].ACLR
reset => h_count_reg[0].ACLR
reset => h_count_reg[1].ACLR
reset => h_count_reg[2].ACLR
reset => h_count_reg[3].ACLR
reset => h_count_reg[4].ACLR
reset => h_count_reg[5].ACLR
reset => h_count_reg[6].ACLR
reset => h_count_reg[7].ACLR
reset => h_count_reg[8].ACLR
reset => h_count_reg[9].ACLR
video_on <= video_on.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= v_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= v_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= v_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= v_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= v_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= v_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= v_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= v_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= v_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= v_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= h_count_reg[0].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= h_count_reg[1].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= h_count_reg[2].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= h_count_reg[3].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= h_count_reg[4].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= h_count_reg[5].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= h_count_reg[6].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= h_count_reg[7].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= h_count_reg[8].DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= h_count_reg[9].DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_controller0|vga_font_rom:u_font_rom
clk => ~NO_FANOUT~
addr[0] => Mux0.IN4107
addr[0] => Mux1.IN4107
addr[0] => Mux2.IN4107
addr[0] => Mux3.IN4107
addr[0] => Mux4.IN4107
addr[0] => Mux5.IN4107
addr[0] => Mux6.IN4107
addr[0] => Mux7.IN4107
addr[1] => Mux0.IN4106
addr[1] => Mux1.IN4106
addr[1] => Mux2.IN4106
addr[1] => Mux3.IN4106
addr[1] => Mux4.IN4106
addr[1] => Mux5.IN4106
addr[1] => Mux6.IN4106
addr[1] => Mux7.IN4106
addr[2] => Mux0.IN4105
addr[2] => Mux1.IN4105
addr[2] => Mux2.IN4105
addr[2] => Mux3.IN4105
addr[2] => Mux4.IN4105
addr[2] => Mux5.IN4105
addr[2] => Mux6.IN4105
addr[2] => Mux7.IN4105
addr[3] => Mux0.IN4104
addr[3] => Mux1.IN4104
addr[3] => Mux2.IN4104
addr[3] => Mux3.IN4104
addr[3] => Mux4.IN4104
addr[3] => Mux5.IN4104
addr[3] => Mux6.IN4104
addr[3] => Mux7.IN4104
addr[4] => Mux0.IN4103
addr[4] => Mux1.IN4103
addr[4] => Mux2.IN4103
addr[4] => Mux3.IN4103
addr[4] => Mux4.IN4103
addr[4] => Mux5.IN4103
addr[4] => Mux6.IN4103
addr[4] => Mux7.IN4103
addr[5] => Mux0.IN4102
addr[5] => Mux1.IN4102
addr[5] => Mux2.IN4102
addr[5] => Mux3.IN4102
addr[5] => Mux4.IN4102
addr[5] => Mux5.IN4102
addr[5] => Mux6.IN4102
addr[5] => Mux7.IN4102
addr[6] => Mux0.IN4101
addr[6] => Mux1.IN4101
addr[6] => Mux2.IN4101
addr[6] => Mux3.IN4101
addr[6] => Mux4.IN4101
addr[6] => Mux5.IN4101
addr[6] => Mux6.IN4101
addr[6] => Mux7.IN4101
addr[7] => Mux0.IN4100
addr[7] => Mux1.IN4100
addr[7] => Mux2.IN4100
addr[7] => Mux3.IN4100
addr[7] => Mux4.IN4100
addr[7] => Mux5.IN4100
addr[7] => Mux6.IN4100
addr[7] => Mux7.IN4100
addr[8] => Mux0.IN4099
addr[8] => Mux1.IN4099
addr[8] => Mux2.IN4099
addr[8] => Mux3.IN4099
addr[8] => Mux4.IN4099
addr[8] => Mux5.IN4099
addr[8] => Mux6.IN4099
addr[8] => Mux7.IN4099
addr[9] => Mux0.IN4098
addr[9] => Mux1.IN4098
addr[9] => Mux2.IN4098
addr[9] => Mux3.IN4098
addr[9] => Mux4.IN4098
addr[9] => Mux5.IN4098
addr[9] => Mux6.IN4098
addr[9] => Mux7.IN4098
addr[10] => Mux0.IN4097
addr[10] => Mux1.IN4097
addr[10] => Mux2.IN4097
addr[10] => Mux3.IN4097
addr[10] => Mux4.IN4097
addr[10] => Mux5.IN4097
addr[10] => Mux6.IN4097
addr[10] => Mux7.IN4097
addr[11] => Mux0.IN4096
addr[11] => Mux1.IN4096
addr[11] => Mux2.IN4096
addr[11] => Mux3.IN4096
addr[11] => Mux4.IN4096
addr[11] => Mux5.IN4096
addr[11] => Mux6.IN4096
addr[11] => Mux7.IN4096
data[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam
o2[0] <= o2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= o2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= o2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= o2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[4] <= o2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[5] <= o2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[6] <= o2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[7] <= o2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[8] <= o2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[9] <= o2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[10] <= o2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[11] <= o2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[12] <= o2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[13] <= o2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[14] <= o2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o2[15] <= o2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we1 => mem0.OUTPUTSELECT
we1 => mem1.OUTPUTSELECT
clk => mem0~20.CLK
clk => mem0~0.CLK
clk => mem0~1.CLK
clk => mem0~2.CLK
clk => mem0~3.CLK
clk => mem0~4.CLK
clk => mem0~5.CLK
clk => mem0~6.CLK
clk => mem0~7.CLK
clk => mem0~8.CLK
clk => mem0~9.CLK
clk => mem0~10.CLK
clk => mem0~11.CLK
clk => mem0~12.CLK
clk => mem0~13.CLK
clk => mem0~14.CLK
clk => mem0~15.CLK
clk => mem0~16.CLK
clk => mem0~17.CLK
clk => mem0~18.CLK
clk => mem0~19.CLK
clk => mem1~0.CLK
clk => mem1~1.CLK
clk => mem1~2.CLK
clk => mem1~3.CLK
clk => mem1~4.CLK
clk => mem1~5.CLK
clk => mem1~6.CLK
clk => mem1~7.CLK
clk => mem1~8.CLK
clk => mem1~9.CLK
clk => mem1~10.CLK
clk => mem1~11.CLK
clk => mem1~12.CLK
clk => mem1~13.CLK
clk => mem1~14.CLK
clk => mem1~15.CLK
clk => mem1~16.CLK
clk => mem1~17.CLK
clk => mem1~18.CLK
clk => mem1~19.CLK
clk => mem1~20.CLK
clk => o2[0]~reg0.CLK
clk => o2[1]~reg0.CLK
clk => o2[2]~reg0.CLK
clk => o2[3]~reg0.CLK
clk => o2[4]~reg0.CLK
clk => o2[5]~reg0.CLK
clk => o2[6]~reg0.CLK
clk => o2[7]~reg0.CLK
clk => o2[8]~reg0.CLK
clk => o2[9]~reg0.CLK
clk => o2[10]~reg0.CLK
clk => o2[11]~reg0.CLK
clk => o2[12]~reg0.CLK
clk => o2[13]~reg0.CLK
clk => o2[14]~reg0.CLK
clk => o2[15]~reg0.CLK
clk => mem0.CLK0
clk => mem1.CLK0
d1[0] => mem1.DATAB
d1[0] => mem0~19.DATAIN
d1[0] => mem0.DATAIN
d1[1] => mem1.DATAB
d1[1] => mem0~18.DATAIN
d1[1] => mem0.DATAIN1
d1[2] => mem1.DATAB
d1[2] => mem0~17.DATAIN
d1[2] => mem0.DATAIN2
d1[3] => mem1.DATAB
d1[3] => mem0~16.DATAIN
d1[3] => mem0.DATAIN3
d1[4] => mem1.DATAB
d1[4] => mem0~15.DATAIN
d1[4] => mem0.DATAIN4
d1[5] => mem1.DATAB
d1[5] => mem0~14.DATAIN
d1[5] => mem0.DATAIN5
d1[6] => mem1.DATAB
d1[6] => mem0~13.DATAIN
d1[6] => mem0.DATAIN6
d1[7] => mem1.DATAB
d1[7] => mem0~12.DATAIN
d1[7] => mem0.DATAIN7
d1[8] => mem1.DATAA
d1[9] => mem1.DATAA
d1[10] => mem1.DATAA
d1[11] => mem1.DATAA
d1[12] => mem1.DATAA
d1[13] => mem1.DATAA
d1[14] => mem1.DATAA
d1[15] => mem1.DATAA
addr1[0] => mem1.DATAB
addr1[0] => mem0.DATAB
addr1[1] => mem0~11.DATAIN
addr1[1] => mem1~12.DATAIN
addr1[1] => mem0.WADDR
addr1[1] => mem1.WADDR
addr1[2] => mem0~10.DATAIN
addr1[2] => mem1~11.DATAIN
addr1[2] => mem0.WADDR1
addr1[2] => mem1.WADDR1
addr1[3] => mem0~9.DATAIN
addr1[3] => mem1~10.DATAIN
addr1[3] => mem0.WADDR2
addr1[3] => mem1.WADDR2
addr1[4] => mem0~8.DATAIN
addr1[4] => mem1~9.DATAIN
addr1[4] => mem0.WADDR3
addr1[4] => mem1.WADDR3
addr1[5] => mem0~7.DATAIN
addr1[5] => mem1~8.DATAIN
addr1[5] => mem0.WADDR4
addr1[5] => mem1.WADDR4
addr1[6] => mem0~6.DATAIN
addr1[6] => mem1~7.DATAIN
addr1[6] => mem0.WADDR5
addr1[6] => mem1.WADDR5
addr1[7] => mem0~5.DATAIN
addr1[7] => mem1~6.DATAIN
addr1[7] => mem0.WADDR6
addr1[7] => mem1.WADDR6
addr1[8] => mem0~4.DATAIN
addr1[8] => mem1~5.DATAIN
addr1[8] => mem0.WADDR7
addr1[8] => mem1.WADDR7
addr1[9] => mem0~3.DATAIN
addr1[9] => mem1~4.DATAIN
addr1[9] => mem0.WADDR8
addr1[9] => mem1.WADDR8
addr1[10] => mem0~2.DATAIN
addr1[10] => mem1~3.DATAIN
addr1[10] => mem0.WADDR9
addr1[10] => mem1.WADDR9
addr1[11] => mem0~1.DATAIN
addr1[11] => mem1~2.DATAIN
addr1[11] => mem0.WADDR10
addr1[11] => mem1.WADDR10
addr1[12] => mem0~0.DATAIN
addr1[12] => mem1~1.DATAIN
addr1[12] => mem0.WADDR11
addr1[12] => mem1.WADDR11
addr2[0] => mem0.RADDR
addr2[0] => mem1.RADDR
addr2[1] => mem0.RADDR1
addr2[1] => mem1.RADDR1
addr2[2] => mem0.RADDR2
addr2[2] => mem1.RADDR2
addr2[3] => mem0.RADDR3
addr2[3] => mem1.RADDR3
addr2[4] => mem0.RADDR4
addr2[4] => mem1.RADDR4
addr2[5] => mem0.RADDR5
addr2[5] => mem1.RADDR5
addr2[6] => mem0.RADDR6
addr2[6] => mem1.RADDR6
addr2[7] => mem0.RADDR7
addr2[7] => mem1.RADDR7
addr2[8] => mem0.RADDR8
addr2[8] => mem1.RADDR8
addr2[9] => mem0.RADDR9
addr2[9] => mem1.RADDR9
addr2[10] => mem0.RADDR10
addr2[10] => mem1.RADDR10
addr2[11] => mem0.RADDR11
addr2[11] => mem1.RADDR11
byte_m => mem0.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT
byte_m => mem1.OUTPUTSELECT


|sisa|Display7:display0
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


|sisa|Display7:display1
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


|sisa|Display7:display2
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


|sisa|Display7:display3
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
enable => bitsCaracter.OUTPUTSELECT
VALOR[0] => Mux0.IN19
VALOR[0] => Mux1.IN19
VALOR[0] => Mux2.IN19
VALOR[0] => Mux3.IN19
VALOR[0] => Mux4.IN19
VALOR[0] => Mux5.IN19
VALOR[0] => Mux6.IN19
VALOR[1] => Mux0.IN18
VALOR[1] => Mux1.IN18
VALOR[1] => Mux2.IN18
VALOR[1] => Mux3.IN18
VALOR[1] => Mux4.IN18
VALOR[1] => Mux5.IN18
VALOR[1] => Mux6.IN18
VALOR[2] => Mux0.IN17
VALOR[2] => Mux1.IN17
VALOR[2] => Mux2.IN17
VALOR[2] => Mux3.IN17
VALOR[2] => Mux4.IN17
VALOR[2] => Mux5.IN17
VALOR[2] => Mux6.IN17
VALOR[3] => Mux0.IN16
VALOR[3] => Mux1.IN16
VALOR[3] => Mux2.IN16
VALOR[3] => Mux3.IN16
VALOR[3] => Mux4.IN16
VALOR[3] => Mux5.IN16
VALOR[3] => Mux6.IN16
bitsCaracter[0] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[1] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[2] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[3] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[4] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[5] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE
bitsCaracter[6] <= bitsCaracter.DB_MAX_OUTPUT_PORT_TYPE


