Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec  7 16:59:49 2017
| Host         : CSE-P205INST41 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx
| Design       : CPU
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.188        0.000                      0                   32        0.261        0.000                      0                   32        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.188        0.000                      0                   32        0.261        0.000                      0                   32        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.897ns (27.801%)  route 2.329ns (72.199%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 f  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.894     6.779    mainpc/PC[6]
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.295     7.074 r  mainpc/out_i_2/O
                         net (fo=1, routed)           0.803     7.877    mainpc/out_i_2_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.001 r  mainpc/out_i_1/O
                         net (fo=1, routed)           0.633     8.634    mainpc_n_1
    SLICE_X42Y60         FDSE                                         r  out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.561    12.952    clk_IBUF_BUFG
    SLICE_X42Y60         FDSE                                         r  out_reg/C
                         clock pessimism              0.429    13.381    
                         clock uncertainty           -0.035    13.346    
    SLICE_X42Y60         FDSE (Setup_fdse_C_S)       -0.524    12.822    out_reg
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                          -8.634    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.684ns (53.812%)  route 1.445ns (46.188%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  mainpc/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  mainpc/PC_reg[2]/Q
                         net (fo=3, routed)           0.592     6.517    mainpc/PC[2]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.024 r  mainpc/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    mainpc/PC_reg[4]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.358 r  mainpc/PC_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.854     8.212    mainpc/PCplus4[6]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.325     8.537 r  mainpc/PC[6]_i_1/O
                         net (fo=1, routed)           0.000     8.537    mainpc/p_0_in_0[6]
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562    12.953    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.118    13.465    mainpc/PC_reg[6]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.546ns (51.357%)  route 1.464ns (48.643%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y57         FDRE                                         r  mainpc/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDRE (Prop_fdre_C_Q)         0.518     5.925 r  mainpc/PC_reg[2]/Q
                         net (fo=3, routed)           0.592     6.517    mainpc/PC[2]
    SLICE_X43Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.024 r  mainpc/PC_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    mainpc/PC_reg[4]_i_1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.246 r  mainpc/PC_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.873     8.119    mainpc/PCplus4[5]
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.299     8.418 r  mainpc/PC[5]_i_1/O
                         net (fo=1, routed)           0.000     8.418    mainpc/p_0_in_0[5]
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562    12.953    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[5]/C
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y58         FDRE (Setup_fdre_C_D)        0.077    13.424    mainpc/PC_reg[5]
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 2.227ns (78.901%)  route 0.596ns (21.099%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  mainpc/PC_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    mainpc/PC_reg[28]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.230 r  mainpc/PC_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.230    mainpc/PCplus4[30]
    SLICE_X43Y64         FDRE                                         r  mainpc/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  mainpc/PC_reg[30]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[30]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 2.132ns (78.166%)  route 0.596ns (21.834%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  mainpc/PC_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    mainpc/PC_reg[28]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.135 r  mainpc/PC_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.135    mainpc/PCplus4[31]
    SLICE_X43Y64         FDRE                                         r  mainpc/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  mainpc/PC_reg[31]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[31]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.286ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 2.116ns (78.037%)  route 0.596ns (21.963%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.896 r  mainpc/PC_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.896    mainpc/PC_reg[28]_i_1_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.119 r  mainpc/PC_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.119    mainpc/PCplus4[29]
    SLICE_X43Y64         FDRE                                         r  mainpc/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y64         FDRE                                         r  mainpc/PC_reg[29]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y64         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[29]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.119    
  -------------------------------------------------------------------
                         slack                                  5.286    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 2.113ns (78.013%)  route 0.596ns (21.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.116 r  mainpc/PC_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.116    mainpc/PCplus4[26]
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[26]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[26]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 2.092ns (77.841%)  route 0.596ns (22.159%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.095 r  mainpc/PC_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.095    mainpc/PCplus4[28]
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[28]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.095    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 2.018ns (77.214%)  route 0.596ns (22.786%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.021 r  mainpc/PC_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.021    mainpc/PCplus4[27]
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[27]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[27]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.021    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 mainpc/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 2.002ns (77.073%)  route 0.596ns (22.927%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.739     5.407    mainpc/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  mainpc/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.478     5.885 r  mainpc/PC_reg[6]/Q
                         net (fo=2, routed)           0.596     6.481    mainpc/PC[6]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.326 r  mainpc/PC_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.326    mainpc/PC_reg[8]_i_1_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.440 r  mainpc/PC_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.440    mainpc/PC_reg[12]_i_1_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.554 r  mainpc/PC_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.554    mainpc/PC_reg[16]_i_1_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.668 r  mainpc/PC_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.668    mainpc/PC_reg[20]_i_1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.782 r  mainpc/PC_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.782    mainpc/PC_reg[24]_i_1_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.005 r  mainpc/PC_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.005    mainpc/PCplus4[25]
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.558    12.949    mainpc/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[25]/C
                         clock pessimism              0.429    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X43Y63         FDRE (Setup_fdre_C_D)        0.062    13.405    mainpc/PC_reg[25]
  -------------------------------------------------------------------
                         required time                         13.405    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  5.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.498    mainpc/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  mainpc/PC_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  mainpc/PC_reg[16]/Q
                         net (fo=2, routed)           0.117     1.756    mainpc/PC[16]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.864 r  mainpc/PC_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.864    mainpc/PCplus4[16]
    SLICE_X43Y60         FDRE                                         r  mainpc/PC_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     2.015    mainpc/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  mainpc/PC_reg[16]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.603    mainpc/PC_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.496    mainpc/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  mainpc/PC_reg[28]/Q
                         net (fo=2, routed)           0.117     1.754    mainpc/PC[28]
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  mainpc/PC_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    mainpc/PCplus4[28]
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     2.012    mainpc/clk_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  mainpc/PC_reg[28]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.105     1.601    mainpc/PC_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.497    mainpc/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  mainpc/PC_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  mainpc/PC_reg[24]/Q
                         net (fo=2, routed)           0.119     1.757    mainpc/PC[24]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  mainpc/PC_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    mainpc/PCplus4[24]
    SLICE_X43Y62         FDRE                                         r  mainpc/PC_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     2.013    mainpc/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  mainpc/PC_reg[24]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.602    mainpc/PC_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.499    mainpc/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  mainpc/PC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  mainpc/PC_reg[12]/Q
                         net (fo=2, routed)           0.119     1.759    mainpc/PC[12]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  mainpc/PC_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    mainpc/PCplus4[12]
    SLICE_X43Y59         FDRE                                         r  mainpc/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    mainpc/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  mainpc/PC_reg[12]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105     1.604    mainpc/PC_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.498    mainpc/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  mainpc/PC_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  mainpc/PC_reg[20]/Q
                         net (fo=2, routed)           0.120     1.759    mainpc/PC[20]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  mainpc/PC_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.867    mainpc/PCplus4[20]
    SLICE_X43Y61         FDRE                                         r  mainpc/PC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     2.015    mainpc/clk_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  mainpc/PC_reg[20]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.603    mainpc/PC_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.499    mainpc/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  mainpc/PC_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  mainpc/PC_reg[4]/Q
                         net (fo=2, routed)           0.120     1.760    mainpc/PC[4]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  mainpc/PC_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    mainpc/PCplus4[4]
    SLICE_X43Y57         FDRE                                         r  mainpc/PC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    mainpc/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  mainpc/PC_reg[4]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.105     1.604    mainpc/PC_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.499    mainpc/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  mainpc/PC_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  mainpc/PC_reg[8]/Q
                         net (fo=2, routed)           0.120     1.760    mainpc/PC[8]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  mainpc/PC_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    mainpc/PCplus4[8]
    SLICE_X43Y58         FDRE                                         r  mainpc/PC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    mainpc/clk_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  mainpc/PC_reg[8]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.105     1.604    mainpc/PC_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.499    mainpc/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  mainpc/PC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  mainpc/PC_reg[1]/Q
                         net (fo=2, routed)           0.115     1.755    mainpc/PC[1]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.870 r  mainpc/PC_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.870    mainpc/PCplus4[1]
    SLICE_X43Y57         FDRE                                         r  mainpc/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    mainpc/clk_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  mainpc/PC_reg[1]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.105     1.604    mainpc/PC_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.497    mainpc/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  mainpc/PC_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  mainpc/PC_reg[21]/Q
                         net (fo=2, routed)           0.116     1.754    mainpc/PC[21]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.869 r  mainpc/PC_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    mainpc/PCplus4[21]
    SLICE_X43Y62         FDRE                                         r  mainpc/PC_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     2.013    mainpc/clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  mainpc/PC_reg[21]/C
                         clock pessimism             -0.516     1.497    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.105     1.602    mainpc/PC_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mainpc/PC_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mainpc/PC_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.499    mainpc/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  mainpc/PC_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  mainpc/PC_reg[9]/Q
                         net (fo=2, routed)           0.116     1.756    mainpc/PC[9]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.871 r  mainpc/PC_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    mainpc/PCplus4[9]
    SLICE_X43Y59         FDRE                                         r  mainpc/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     2.016    mainpc/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  mainpc/PC_reg[9]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105     1.604    mainpc/PC_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    mainpc/PC_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    mainpc/PC_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y59    mainpc/PC_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y60    mainpc/PC_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y60    mainpc/PC_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y60    mainpc/PC_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y60    mainpc/PC_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    mainpc/PC_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y61    mainpc/PC_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    mainpc/PC_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    mainpc/PC_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    mainpc/PC_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y60    mainpc/PC_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    mainpc/PC_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    mainpc/PC_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    mainpc/PC_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    mainpc/PC_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y61    mainpc/PC_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y57    mainpc/PC_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    mainpc/PC_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    mainpc/PC_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y59    mainpc/PC_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    mainpc/PC_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    mainpc/PC_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    mainpc/PC_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    mainpc/PC_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y62    mainpc/PC_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    mainpc/PC_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y63    mainpc/PC_reg[25]/C



