// Seed: 2682149904
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    input id_11,
    output id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input id_16,
    input logic id_17,
    input id_18,
    input logic id_19,
    input id_20
);
  assign id_4 = id_16;
  logic id_21;
  logic id_22;
  logic id_23;
  assign id_12 = !1'h0 * id_2;
  logic id_24;
  type_0 id_25 (
      .id_0(1),
      .id_1(1)
  );
  logic id_26;
  logic id_27;
endmodule
