// Seed: 2148563864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = 1;
  string id_19 = "", id_20;
  assign id_2 = id_3;
  wire id_21;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output wire id_2,
    input  wand id_3,
    input  tri0 id_4
);
  tri id_6 = 1;
  tri1 id_7, id_8;
  tri id_9;
  nand (id_2, id_4, id_0);
  wor   id_10;
  uwire id_11;
  id_12(
      .id_0(1), .id_1(1)
  ); id_13 :
  assert property (@(posedge id_7.id_10) id_13)
  else $display(1, id_0, id_4 | 1, id_9, id_6, 1, id_4, id_11, 1);
  assign id_7 = 1;
  module_0(
      id_8,
      id_7,
      id_8,
      id_7,
      id_13,
      id_8,
      id_7,
      id_10,
      id_10,
      id_8,
      id_13,
      id_10,
      id_13,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8
  );
endmodule
