// Seed: 1530325955
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  tri1 id_3;
  wire id_4;
  tri  id_5 = 1;
  id_6 :
  assert property (@((id_5)) id_5 == id_3)
  else;
  id_7(
      .id_0(id_3),
      .id_1(1),
      .id_2(id_4),
      .id_3(id_1),
      .id_4(1),
      .id_5(id_1 == id_6 & 1),
      .id_6(id_6),
      .id_7(1),
      .id_8(id_6),
      .id_9(1),
      .id_10((id_3)),
      .id_11(id_1),
      .id_12(1)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_1 = 1;
endmodule
