
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Programming/EE2230/Lab4_0/pa.fromHdl.tcl
# create_project -name Lab4_0 -dir "D:/Programming/EE2230/Lab4_0/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 356.027 ; gain = 71.430
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "shiftreg.ucf" [current_fileset -constrset]
Adding file 'D:/Programming/EE2230/Lab4_0/shiftreg.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {shifter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {shiftreg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top shiftreg $srcset
# add_files [list {shiftreg.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/Programming/EE2230/Lab4_0/shifter.v" into library work
Analyzing Verilog file "D:/Programming/EE2230/Lab4_0/shiftreg.v" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/Programming/EE2230/Lab4_0/shiftreg.ucf]
Finished Parsing UCF File [D:/Programming/EE2230/Lab4_0/shiftreg.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 5ae2b83d
open_rtl_design: Time (s): elapsed = 00:00:52 . Memory (MB): peak = 551.512 ; gain = 194.711
update_compile_order -fileset sim_1
startgroup
set_property package_pin R10 [get_ports clk]
endgroup
startgroup
set_property package_pin T2 [get_ports rst_n]
endgroup
startgroup
set_property package_pin K6 [get_ports {q[7]}]
endgroup
startgroup
set_property package_pin L7 [get_ports {q[6]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {q[5]}]
endgroup
startgroup
set_property package_pin H4 [get_ports {q[4]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {q[3]}]
endgroup
startgroup
set_property package_pin L5 [get_ports {q[2]}]
endgroup
startgroup
set_property package_pin K3 [get_ports {q[1]}]
endgroup
startgroup
set_property package_pin K4 [get_ports {q[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 02 16:50:50 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
