---
sort: 3
---


# FPGA/SoC Labs

<!-- {% include list.liquid %} -->

- [Lab1](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab1_led.html)
- [Lab2](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab2_uart.html)
- [Lab3](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab3_IO_Planning.html)
- [Lab4](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab4_ILA.html)
- [Lab5](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab5_IPI.html) 
- [Lab6](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab6_DMA.html)
- [Lab7](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab7_Fibonacci_sp.html)
- [Lab8](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab8_State_Machines.html)
- [Lab9](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab9_Simple_Processor.html)
- [Lab10](https://uri-nextlab.github.io/ParallelProgammingLabs/Labs/Lab10_Bit-pair%20Recoded%20Multiplier.html)
