# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 3.2e-05 4096 0.011 3800 387072 1872.49 498.508 8509.89 14745.6 25627.6 25628.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 3.2e-05 4096 0.011 3800 387072 1877.43 500.189 9903.35 14773.1 27055.2 27056.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 3.2e-05 4096 0.011 3800 386560 2169.28 584.365 10322.6 17229.6 30308.5 30310.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 3.2e-05 4096 0.011 3800 387072 1869.19 498.512 9614.52 14746.6 26730 26730.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 3.2e-05 4096 0.011 3800 387200 2168.77 570.813 9729.67 16871.6 29342.3 29343.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 3.2e-05 4096 0.011 3800 383488 1874.9 499.525 9867.08 14748.4 26991.1 26992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 3.2e-05 4096 0.011 3800 384000 2182.27 572.425 9952.94 16911.2 29620.2 29621.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 3.2e-05 4096 0.011 3800 385024 1869.33 498.026 9660.6 14755.8 26784.9 26785.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 3.2e-05 4096 0.011 3800 387072 2163.8 569.261 9797.03 16883 29414.4 29415.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 3.2e-05 4096 0.011 3800 384000 2184.98 576.253 10337.5 16999.8 30099.9 30100.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 3.2e-05 4096 0.011 3800 385024 1866.95 498.009 12117.4 14777.9 29261.5 29262.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 3.2e-05 4096 0.011 3795 387072 1871.65 498.294 8456.58 14763.8 25591.5 25592.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 3.2e-05 4096 0.011 3795 387840 1876.58 499.31 8565.34 14760 25702.3 25703.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 3.2e-05 4096 0.011 3795 387072 1875.16 499.034 8518.36 14746.5 25640.2 25641.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 3.2e-05 4096 0.011 3795 385280 1881.64 500.417 8648.36 14755.5 25787.1 25788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 3.2e-05 4096 0.011 3795 387072 1872.4 498.427 8764.45 14747.1 25883.5 25884.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 3.2e-05 4096 0.011 3795 387072 1876.64 500.18 10057.7 14771 27206.7 27207.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 3.2e-05 4096 0.011 3795 386560 2168.61 570.144 9797.12 16910.5 29447.8 29448.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 3.2e-05 4096 0.011 3795 387072 1867.4 498.485 10430 14748.2 27545.3 27546.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 3.2e-05 4096 0.011 3795 387200 2167.68 570.699 10370.1 16892.6 30002.5 30003.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 3.2e-05 4096 0.011 3795 383488 1874.09 499.556 10353.7 14753.6 27482.2 27483.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 3.2e-05 4096 0.011 3795 384000 2181.75 572.458 10235.1 16934.7 29925.3 29926.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 570 3.2e-05 4096 0.011 3795 385024 1868.56 498.036 9831.04 14745.5 26944.2 26945.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 570 3.2e-05 4096 0.011 3795 387072 2162.2 569.275 11447.1 16875.9 31055.8 31056.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 3.2e-05 4096 0.011 3795 384000 2184.49 576.205 11456.1 16999.1 31217.2 31218.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 570 3.2e-05 4096 0.011 3795 385024 1866.82 497.975 10468.6 14741.1 27575.7 27576.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 3.2e-05 4096 0.011 3800 387072 1870.03 498.247 7979.62 14765.9 25114.9 25115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 3.2e-05 4096 0.011 3800 386560 2172.94 570.768 8972.32 16889.6 28606.9 28608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 3.2e-05 4096 0.011 3800 387072 1873.37 499.06 8362.66 14762.3 25498.5 25499.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 3.2e-05 4096 0.011 3800 385280 1881.15 500.417 8459.4 14767.5 25609.6 25610.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 3.2e-05 4096 0.011 3800 387072 1872.17 498.523 8481.45 14746 25599.3 25600.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 3.2e-05 4096 0.011 3800 387072 1875.54 500.107 10525.6 14772.4 27674.9 27675.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 3.2e-05 4096 0.011 3800 382464 2180.06 573.331 7240.44 16971.4 26966.5 26967.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 3.2e-05 4096 0.011 3800 386560 2167.93 570.064 10180.1 16898.9 29818.4 29819.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 3.2e-05 4096 0.011 3800 384000 2164.86 569.609 7059.71 16901.6 26697.1 26698.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 3.2e-05 4096 0.011 3800 387072 1867.91 498.546 9561.15 14754.2 26683 26683.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 3.2e-05 4096 0.011 3800 387072 2162.19 569.192 6819.24 16880.9 26432.8 26433.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 3.2e-05 4096 0.011 3800 387200 2167.47 570.726 9957.79 16879.1 29576.4 29577.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 3.2e-05 4096 0.011 3800 384000 2184.37 576.285 6952.32 16979.2 26693.5 26694.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 3.2e-05 4096 0.011 3800 383488 1873.73 499.592 12538.6 14779.1 29692.1 29693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 570 3.2e-05 4096 0.011 3800 379904 1868.96 498.321 8171.97 14760.4 25300.8 25301.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 3.2e-05 4096 0.011 3800 384000 2180.77 572.411 12060.1 16930.8 31745.4 31746.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 3.2e-05 4096 0.011 3800 376320 2192.39 577.103 8000.25 17021.7 27792.9 27794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 3.2e-05 4096 0.011 3800 385024 1867.92 498.07 11768.9 14740.5 28876.5 28877.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 3.2e-05 4096 0.011 3800 385024 1866.49 498.014 7904.91 14752.2 25022.8 25023.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 3.2e-05 4096 0.011 3800 387072 2162.67 569.179 10354.1 16847.1 29934.4 29935.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 3.2e-05 4096 0.011 3800 380928 2161.73 568.163 7118.07 16835.4 26684.8 26685.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 3.2e-05 4096 0.011 3800 384000 2184.53 576.327 10574.6 16971.8 30308.5 30309.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 3.2e-05 4096 0.011 3800 384000 2476.13 649.716 7564.11 19121.1 29812.5 29813.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 570 3.2e-05 4096 0.011 3816 387072 1870.07 498.315 7939.87 14759 25068.4 25069.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 570 3.2e-05 4096 0.011 3816 386560 2173.18 570.725 8362.6 16894.9 28002.7 28003.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 570 3.2e-05 4096 0.011 3816 387072 1872.17 499.008 8268.97 14754.2 25395.4 25396.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 570 3.2e-05 4096 0.011 3816 387072 1868.35 498.582 5334.41 14744.7 22447.2 22448.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 570 3.2e-05 4096 0.011 3816 385280 1878.72 500.361 9547.65 14789.9 26717.8 26718.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 570 3.2e-05 4096 0.011 3816 383488 1874.14 499.558 5989.69 14778.6 23143.1 23144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 570 3.2e-05 4096 0.011 3816 387072 1870.09 498.431 9141.34 14794.3 26305.3 26306.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 570 3.2e-05 4096 0.011 3816 385024 1868.26 498.06 5947.79 14754.2 23069.4 23070.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 570 3.2e-05 4096 0.011 3816 387072 1875.87 500.157 10157.6 14814.3 27349 27350
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 570 3.2e-05 4096 0.011 3816 382464 2180.19 573.247 7028.96 16970 26753.7 26754.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 570 3.2e-05 4096 0.011 3816 386560 2168.39 570.172 9658.88 16898.8 29297.6 29298.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 570 3.2e-05 4096 0.011 3816 384000 2164.64 569.582 6847.29 16901.9 26484.8 26485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 570 3.2e-05 4096 0.011 3816 387072 1867.09 498.483 12302.8 14765.9 29435.4 29436.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 570 3.2e-05 4096 0.011 3816 387072 2162.12 569.225 7942.14 16886.9 27561.8 27562.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 570 3.2e-05 4096 0.011 3816 387200 2166.96 570.72 12150 16874.5 31763.5 31764.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 570 3.2e-05 4096 0.011 3816 384000 2184.21 576.31 8157.71 16980.5 27900.1 27901.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 570 3.2e-05 4096 0.011 3816 383488 1873.74 499.548 11816 14767.6 28958.1 28959.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 570 3.2e-05 4096 0.011 3816 379904 1868.56 498.285 7699.1 14766.1 24833.2 24834.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 570 3.2e-05 4096 0.011 3816 384000 2180.78 572.395 11422.8 16926.5 31103.9 31104.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 570 3.2e-05 4096 0.011 3816 376320 2192.23 576.982 7225.8 17034.9 27031.3 27032.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 570 3.2e-05 4096 0.011 3816 385024 1867.87 498.024 10951.4 14743.6 28062.1 28063.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 570 3.2e-05 4096 0.011 3816 385024 1866.75 498.089 7424.17 14759.8 24549.9 24550.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 570 3.2e-05 4096 0.011 3800 387072 1868.52 498.309 8937.63 14745.5 26051.2 26052.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 570 3.2e-05 4096 0.011 3800 387840 1874.35 499.364 8057.63 14740.8 25173.3 25174.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 570 3.2e-05 4096 0.011 3800 386560 2169.15 570.119 5181.74 16898.7 24821 24822.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 570 3.2e-05 4096 0.011 3800 387072 1872.89 499.094 8571.76 14802.6 25747.6 25748.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 570 3.2e-05 4096 0.011 3800 387072 1867.92 498.563 5531.29 14748.1 22647 22647.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 570 3.2e-05 4096 0.011 3800 385280 1878.9 500.354 9156.45 14783.7 26320.6 26321.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 570 3.2e-05 4096 0.011 3800 383488 1874.22 499.497 5742.78 14745.7 22863.4 22864.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 570 3.2e-05 4096 0.011 3800 387072 1869.88 498.455 9460.78 14754.2 26584.5 26585.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 570 3.2e-05 4096 0.011 3800 385024 1868.03 498.028 6143.51 14740.7 23251.4 23252.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 570 3.2e-05 4096 0.011 3800 387072 1875.88 500.205 10143.2 14772.7 27293.2 27294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 570 3.2e-05 4096 0.011 3800 382464 2180.03 573.297 7174.55 16955.6 26884.8 26885.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 570 3.2e-05 4096 0.011 3800 386560 2168.07 570.109 9840.19 16910.6 29490.3 29491.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 570 3.2e-05 4096 0.011 3800 384000 2164.91 569.592 6854.32 16870.4 26460.6 26461.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 570 3.2e-05 4096 0.011 3800 387072 1866.99 498.491 11965.4 14755.9 29087.9 29088.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 570 3.2e-05 4096 0.011 3800 387072 2162.19 569.225 8035.68 16866.8 27635.2 27636.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 570 3.2e-05 4096 0.011 3800 387200 2166.79 570.738 12035.3 16894.6 31668.8 31670
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 570 3.2e-05 4096 0.011 3800 384000 2184.28 576.3 8001.41 16980 27743.4 27744.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 570 3.2e-05 4096 0.011 3800 383488 1873.63 499.511 11488.1 14769.9 28632.4 28633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 570 3.2e-05 4096 0.011 3800 379904 1868.73 498.279 7460.55 14776.4 24605.1 24606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 570 3.2e-05 4096 0.011 3800 384000 2189.99 572.409 11128.7 16935.6 30828 30829.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 570 3.2e-05 4096 0.011 3800 376320 2192.32 578.592 7254.87 17096.9 27125.6 27126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 570 3.2e-05 4096 0.011 3800 385024 1868.52 498.088 10709 14743.5 27820.3 27821.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 570 3.2e-05 4096 0.011 3800 385024 1866.84 498.032 7622.97 14761.4 24750.4 24751.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 570 3.2e-05 4096 0.011 3808 387072 1869.27 498.288 7833.85 14762.5 24965.1 24966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 570 3.2e-05 4096 0.011 3808 387072 1870.13 498.51 5041.92 14752.5 22164.1 22165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 570 3.2e-05 4096 0.011 3808 387840 1874.12 499.305 8041.27 14761.7 25177.6 25178.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 570 3.2e-05 4096 0.011 3808 386560 2168.71 570.142 5161.42 16910.7 24812.3 24813.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 570 3.2e-05 4096 0.011 3808 387072 1871.63 499.153 8694.73 14754.1 25820.9 25821.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 570 3.2e-05 4096 0.011 3808 387072 1867.61 498.489 5557.53 14765.9 22690.7 22691.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 570 3.2e-05 4096 0.011 3808 387072 1872.82 499.121 8525.6 14741.9 25640.5 25641.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 570 3.2e-05 4096 0.011 3808 383488 1874.29 499.615 5420.76 14768.4 22564.2 22565.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 570 3.2e-05 4096 0.011 3808 387072 1870.74 499.15 4492.46 14743.8 21607.3 21608.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 570 3.2e-05 4096 0.011 3808 387072 1870.35 498.519 8547.67 14792.9 25710.6 25711.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 570 3.2e-05 4096 0.011 3808 385024 1868.59 498.073 5681.47 14757.4 22806.7 22807.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 570 3.2e-05 4096 0.011 3808 387072 2162.45 569.283 4719.54 16866.5 24319.2 24320.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 570 3.2e-05 4096 0.011 3808 387072 1875.45 500.227 12287.5 14770 29434.4 29435.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 570 3.2e-05 4096 0.011 3808 382464 2180 573.216 7810.37 16935.3 27500.3 27501.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 570 3.2e-05 4096 0.011 3808 380160 2170.75 569.918 6361.99 16874.7 25978.7 25979.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 570 3.2e-05 4096 0.011 3808 386560 2167.55 570.235 11558.9 16901.3 31199.4 31200.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 570 3.2e-05 4096 0.011 3808 384000 2164.74 569.606 7714.56 16882.5 27332.7 27333.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 570 3.2e-05 4096 0.011 3808 376320 2192.2 576.977 6342.17 17052 26164.7 26165.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 570 3.2e-05 4096 0.011 3808 387072 1867.34 498.522 10881.8 14746.6 27995.4 27996.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 570 3.2e-05 4096 0.011 3808 387072 2162.29 569.318 7095.35 16880.7 26708.9 26710
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 570 3.2e-05 4096 0.011 3808 377856 2171.82 572.706 6011.44 16937.2 25694.4 25695.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 570 3.2e-05 4096 0.011 3808 387200 2167.08 570.724 10735.9 16910.2 30385.2 30386.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 570 3.2e-05 4096 0.011 3808 384000 2184.51 576.218 7468.06 16962.5 27192.6 27193.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 570 3.2e-05 4096 0.011 3808 384000 2165.25 572.479 6203.01 16877.8 25819.9 25821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 570 3.2e-05 4096 0.011 3808 383488 1873.95 499.519 10398.6 14761.1 27534.3 27535.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 570 3.2e-05 4096 0.011 3808 379904 1868.85 498.314 7191.56 14762.4 24322.3 24323.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 570 3.2e-05 4096 0.011 3808 376320 2180.73 575.033 5872.01 16986.7 25615.9 25617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 570 3.2e-05 4096 0.011 3808 384000 2180.7 572.451 10278.3 16936.9 29969.7 29970.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 570 3.2e-05 4096 0.011 3808 376320 2192.16 577.024 7134.05 17064.6 26969.1 26970.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 570 3.2e-05 4096 0.011 3808 368640 2512.72 655.996 5834.57 19331.6 28336.4 28337.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 570 3.2e-05 4096 0.011 3808 385024 1868.18 498.054 10249.4 14736.7 27353.6 27354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 570 3.2e-05 4096 0.011 3808 385024 1866.7 498.063 6956.31 14778.5 24100.7 24101.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 570 3.2e-05 4096 0.011 3808 380928 2161.58 568.195 6311.83 16838 25880.9 25882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 570 3.2e-05 4096 0.011 3800 386048 1873.51 499.267 7954.86 14779 25107.8 25108.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 570 3.2e-05 4096 0.011 3800 385024 2174.04 570.694 5098.68 16924 24768.7 24769.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 570 3.2e-05 4096 0.011 3800 386560 2171.01 570.717 9110.49 16893.8 28747.3 28748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 570 3.2e-05 4096 0.011 3800 386560 2167.89 570.186 5776.19 16898 25413.6 25414.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 570 3.2e-05 4096 0.011 3800 384000 2180.71 572.521 4680.22 16958.3 24393.1 24394.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 570 3.2e-05 4096 0.011 3800 385536 2172.73 570.904 8321.1 16905.7 27971.8 27972.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 570 3.2e-05 4096 0.011 3800 384000 2173.49 572.059 5421.08 16961.8 25129.8 25131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 570 3.2e-05 4096 0.011 3800 382464 2180.04 573.298 4431.2 16971.8 24157.7 24158.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 570 3.2e-05 4096 0.011 3800 385280 1878.18 500.378 11888.6 14755.7 29024.1 29025.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 570 3.2e-05 4096 0.011 3800 383488 1873.39 499.473 7444.19 14781.8 24599.9 24600.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 570 3.2e-05 4096 0.011 3800 381696 2187.73 576.768 6028.95 17025.9 25820.7 25821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 570 3.2e-05 4096 0.011 3800 385024 2172.86 570.701 11012.7 16995.3 30752.9 30754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 570 3.2e-05 4096 0.011 3800 380928 2179.03 572.364 6857.89 16979.8 26590.4 26591.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 570 3.2e-05 4096 0.011 3800 380928 2191.99 577.513 5612.52 17069.3 25452.6 25453.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 570 3.2e-05 4096 0.011 3800 384768 2178.45 572.862 11302.4 17018.1 31073.2 31074.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 570 3.2e-05 4096 0.011 3800 382464 2179.72 573.293 7307.5 16953.5 27015.4 27016.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 570 3.2e-05 4096 0.011 3800 373248 2203.93 578.957 6316.13 17065 26165.3 26166.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 570 3.2e-05 4096 0.011 3800 377856 2171.63 572.726 5704.92 16938.9 25389.5 25390.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 570 3.2e-05 4096 0.011 3800 386560 2167.65 570.124 10667 16890 30296.1 30297.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 570 3.2e-05 4096 0.011 3800 384000 2164.71 569.609 7244.98 16930.3 26911 26912.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 570 3.2e-05 4096 0.011 3800 376320 2192.29 577.024 5944.39 17041.6 25756.6 25757.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 570 3.2e-05 4096 0.011 3800 378880 2481.93 648.671 6013.69 19218.9 28364.7 28366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 570 3.2e-05 4096 0.011 3800 384000 2173.29 571.908 10095.9 16978.6 29821 29822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 570 3.2e-05 4096 0.011 3800 380928 2191.88 577.569 7069.76 17094 26934.6 26935.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 570 3.2e-05 4096 0.011 3800 377856 2172.06 572.74 5799.86 16934.4 25480.4 25481.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 570 3.2e-05 4096 0.011 3800 368640 2524.02 657.464 5316.63 19434.6 27934.2 27935.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 570 3.2e-05 4096 0.011 3800 384000 2183.64 574.541 10392 16982.8 30134.3 30135.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 570 3.2e-05 4096 0.011 3800 384000 2184.45 576.215 7062.1 16994.6 26818.7 26819.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 570 3.2e-05 4096 0.011 3800 374400 2515.61 655.763 6142.14 19358.1 28673.2 28674.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 570 3.2e-05 4096 0.011 3800 384000 2487.33 649.653 5680.42 19162.9 27986.4 27987.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 570 3.2e-05 4096 0.011 3840 386048 1872.37 499.174 8662.13 14784.6 25819.4 25820.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 570 3.2e-05 4096 0.011 3840 385024 2173.13 570.676 5538.16 16930.2 25213.5 25214.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 570 3.2e-05 4096 0.011 3840 384000 2173.29 571.95 4572.89 16962.5 24282 24283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 570 3.2e-05 4096 0.011 3840 386560 2171.7 570.747 8389.44 16905.2 28038.4 28039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 570 3.2e-05 4096 0.011 3840 386560 2167.72 570.162 5489.83 16914.5 25143.6 25144.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 570 3.2e-05 4096 0.011 3840 384000 2180.68 572.382 4462.28 16927.6 24144.3 24145.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 570 3.2e-05 4096 0.011 3840 385536 2171.03 570.944 11620.5 16909.6 31273.4 31274.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 570 3.2e-05 4096 0.011 3840 384000 2173.25 571.957 7297.66 16953.4 26997.7 26998.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 570 3.2e-05 4096 0.011 3840 382464 2179.94 573.327 5883.45 16967.9 25606 25607.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 570 3.2e-05 4096 0.011 3840 380928 2191.57 577.603 4939.88 17059.8 24770.1 24771.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 570 3.2e-05 4096 0.011 3840 385280 1877.73 500.376 10705.5 14766.4 27851.2 27852.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 570 3.2e-05 4096 0.011 3840 383488 1873.68 499.594 6757.62 14769.5 23901.6 23902.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 570 3.2e-05 4096 0.011 3840 381696 2187.69 576.696 5530.37 17010 25306.1 25307.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 570 3.2e-05 4096 0.011 3840 379904 1869.1 498.321 5008.84 14775.6 22153 22153.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 570 3.2e-05 4096 0.011 3840 385024 2172.91 570.678 10311.6 16981.9 30038.5 30039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 570 3.2e-05 4096 0.011 3840 380928 2178.89 572.344 6589.42 16999.3 26341.4 26342.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 570 3.2e-05 4096 0.011 3840 380928 2191.95 577.575 5477.64 17064.8 25313.2 25314.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 570 3.2e-05 4096 0.011 3840 376832 2199.6 578.844 4800.7 17138.2 24718.7 24719.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 570 3.2e-05 4096 0.011 3840 384768 2178.4 572.871 10321.8 16965.1 30039.5 30040.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 570 3.2e-05 4096 0.011 3840 382464 2180.14 573.331 7071.37 16971.3 26797.5 26798.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 570 3.2e-05 4096 0.011 3840 373248 2204.54 579.02 5880.14 17114.5 25779.5 25780.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 570 3.2e-05 4096 0.011 3840 377856 2171.59 572.714 5952.42 16954.7 25652.8 25654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 570 3.2e-05 4096 0.011 3840 386560 2167.52 570.159 10257.3 16945 29941.4 29942.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 570 3.2e-05 4096 0.011 3840 384000 2164.46 569.633 7242.64 16899.3 26877.5 26878.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 570 3.2e-05 4096 0.011 3840 376320 2192.41 577.129 5866.06 17035.5 25672.4 25673.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 570 3.2e-05 4096 0.011 3840 378880 2482.13 648.627 5526.41 19219.7 27878.4 27879.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 570 3.2e-05 4096 0.011 3800 385024 2170.5 570.534 9021.2 17002.1 28765.7 28766.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 570 3.2e-05 4096 0.011 3800 385024 2173.02 570.648 5722.43 16987.5 25455 25456.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 570 3.2e-05 4096 0.011 3800 384000 2172.95 571.969 4680.26 16957.7 24384.9 24386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 570 3.2e-05 4096 0.011 3800 385280 2179.1 572.207 8375.93 16933.4 28061.9 28063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 570 3.2e-05 4096 0.011 3800 384000 2177.77 572.979 5361.43 16970.6 25084.1 25085.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 570 3.2e-05 4096 0.011 3800 384000 2180.83 572.415 4476.54 16939.7 24170.9 24172.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 570 3.2e-05 4096 0.011 3800 378880 2188.66 577.012 3813.68 17066.6 23647.3 23648.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 570 3.2e-05 4096 0.011 3800 385536 2171.49 570.889 11402 16907.8 31053.6 31054.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 570 3.2e-05 4096 0.011 3800 384000 2173.18 571.863 7063.25 16951.5 26761.2 26762.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 570 3.2e-05 4096 0.011 3800 382464 2179.88 573.292 5757.48 16944.5 25456.5 25457.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 570 3.2e-05 4096 0.011 3800 380928 2191.94 577.659 4875.76 17059.3 24706.1 24707.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 570 3.2e-05 4096 0.011 3800 383488 2180.7 572.703 10395.9 16957.1 30107.8 30108.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 570 3.2e-05 4096 0.011 3800 379904 2180.96 573.75 6563.04 17000.6 26319.7 26320.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 570 3.2e-05 4096 0.011 3800 381696 2187.88 576.685 5400.65 16990.5 25157.1 25158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 570 3.2e-05 4096 0.011 3800 372736 2195.48 578.416 4773.12 17095.4 24643.8 24644.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 570 3.2e-05 4096 0.011 3800 385024 2173 570.669 10286.1 16924.5 29955.7 29956.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 570 3.2e-05 4096 0.011 3800 380928 2178.77 572.298 6607.99 16966.1 26326.4 26327.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 570 3.2e-05 4096 0.011 3800 380928 2192.07 577.745 5555.35 17047.8 25374.4 25375.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 570 3.2e-05 4096 0.011 3800 376832 2199.43 578.855 4856.81 17102.6 24739 24740.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 570 3.2e-05 4096 0.011 3800 384768 2178.47 572.873 10645.8 16950.8 30349.4 30350.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 570 3.2e-05 4096 0.011 3800 382464 2180.34 573.299 7537.42 16953.5 27245.9 27247.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 570 3.2e-05 4096 0.011 3800 373248 2204.17 579.012 6081.44 17095.9 25961.9 25963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 570 3.2e-05 4096 0.011 3800 377856 2171.69 572.664 5814.62 16921.5 25481.8 25483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 570 3.2e-05 4096 0.011 3800 368640 2512.32 656.017 5205.17 19330.2 27705.3 27706.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 570 3.2e-05 4096 0.011 3800 384000 2177.82 573.012 10277.4 16974.6 30004.2 30005.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 570 3.2e-05 4096 0.011 3800 378880 2188.37 577.005 6979.05 17059.7 26805.5 26806.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 570 3.2e-05 4096 0.011 3800 376320 2192.11 577.043 5947.67 17041.7 25759.8 25760.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 570 3.2e-05 4096 0.011 3800 378880 2482.28 648.487 5520.14 19182.7 27835.1 27836.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 570 3.2e-05 4096 0.011 3800 384000 2475.96 649.65 5365.62 19138.2 27631 27632.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 570 3.2e-05 4096 0.011 3840 381952 2181.7 574.274 8249.41 17064.4 28078.6 28079.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 570 3.2e-05 4096 0.011 3840 380928 2190.43 576.625 5377.65 17059.9 25205.9 25206.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 570 3.2e-05 4096 0.011 3840 380928 2187.59 577.321 4353.68 17041.5 24161.4 24162.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 570 3.2e-05 4096 0.011 3840 376832 2200.23 578.9 3740.51 17114.1 23635.9 23637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 570 3.2e-05 4096 0.011 3840 381440 2192.53 578.303 11308.5 17069.5 31150.1 31151.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 570 3.2e-05 4096 0.011 3840 381440 2189.6 577.669 7035.44 17058.3 26862.3 26863.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 570 3.2e-05 4096 0.011 3840 380160 2197.58 578.664 5733.62 17040.9 25552.1 25553.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 570 3.2e-05 4096 0.011 3840 378880 2188.45 577.01 4841.75 17046.2 24654.7 24655.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 570 3.2e-05 4096 0.011 3840 380928 2191 577.988 10379.7 17075.6 30227 30228.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 570 3.2e-05 4096 0.011 3840 380928 2187.83 577.36 6513.05 17041.7 26321.4 26322.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 570 3.2e-05 4096 0.011 3840 377856 2202.51 579.619 5317.83 17101 25202.3 25203.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 570 3.2e-05 4096 0.011 3840 380928 2191.75 577.547 4847.47 17051.7 24677.4 24678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 570 3.2e-05 4096 0.011 3840 376320 2192.01 577.057 4137.77 17029.4 23937.6 23938.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 570 3.2e-05 4096 0.011 3840 379904 2196.81 578.261 9887.71 17042.2 29706.4 29707.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 570 3.2e-05 4096 0.011 3840 376320 2201.53 579.475 6224.5 17112.2 26119.1 26120.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 570 3.2e-05 4096 0.011 3840 376320 2217.96 582.28 5256.55 17210.2 25277.2 25278.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 570 3.2e-05 4096 0.011 3840 372736 2195.58 578.441 4547.49 17098.5 24421.4 24422.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 570 3.2e-05 4096 0.011 3840 376320 2225.38 582.22 4078.28 17196.6 24093.9 24095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 570 3.2e-05 4096 0.011 3840 380928 2190.54 576.579 9307.57 17055.4 29131.4 29132.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 570 3.2e-05 4096 0.011 3840 376832 2200.21 578.877 6258.86 17172.8 26212.1 26213.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 570 3.2e-05 4096 0.011 3840 380928 2191.98 577.562 5250.13 17080.3 25101.3 25102.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 570 3.2e-05 4096 0.011 3840 376832 2199.49 578.922 4769.17 17138 24686.9 24688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 570 3.2e-05 4096 0.011 3840 378880 2482.29 648.615 4380.82 19182.4 26695.7 26697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 570 3.2e-05 4096 0.011 3840 387072 1867.5 498.315 8223.37 14753.7 25344 25345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 570 3.2e-05 4096 0.011 3840 387072 1868.97 498.445 5279.32 14752.4 22400.3 22401.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 570 3.2e-05 4096 0.011 3840 387072 1866.8 498.46 4361.38 14753.5 21481.3 21482.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 570 3.2e-05 4096 0.011 3840 385024 1868.16 497.979 3769.43 14742.3 20879 20879.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 570 3.2e-05 4096 0.011 3840 386560 2170.12 570.789 11060.2 16895.7 30698.1 30699.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 570 3.2e-05 4096 0.011 3840 386560 2167.39 570.138 6711.11 16916.7 26366.7 26367.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 570 3.2e-05 4096 0.011 3840 384000 2180.95 572.432 5544.91 16936.1 25235.7 25236.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 570 3.2e-05 4096 0.011 3840 384000 2164.77 569.631 4753.2 16900.1 24389 24390
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 570 3.2e-05 4096 0.011 3840 384000 2184.22 576.243 4359.04 16999.5 24120.4 24121.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 570 3.2e-05 4096 0.011 3840 387072 1869.95 499.108 10182.7 14764.1 27317 27318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 570 3.2e-05 4096 0.011 3840 387072 1870.39 498.522 6387.13 14767 23524.2 23525.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 570 3.2e-05 4096 0.011 3840 382464 2180.21 573.264 5192.83 16956.9 24904.5 24905.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 570 3.2e-05 4096 0.011 3840 387072 2162.09 569.242 4679.15 16900.5 24319.7 24320.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 570 3.2e-05 4096 0.011 3840 376320 2192.05 577.045 3975.54 17038.5 23784.5 23785.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 570 3.2e-05 4096 0.011 3840 385280 1878.14 500.387 9521.68 14771.3 26679.3 26680.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 570 3.2e-05 4096 0.011 3840 383488 1873.72 499.522 6029.8 14781.6 23185.8 23186.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 570 3.2e-05 4096 0.011 3840 381696 2187.92 576.645 5095 17025.9 24888.2 24889.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 570 3.2e-05 4096 0.011 3840 379904 1868.72 498.289 4438.7 14750.1 21556.9 21557.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 570 3.2e-05 4096 0.011 3840 385280 2173.86 571.226 3981.32 16910.8 23638.5 23639.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 570 3.2e-05 4096 0.011 3840 387072 1869.08 498.493 9402.12 14763.4 26534.2 26535.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 570 3.2e-05 4096 0.011 3840 385024 1868.05 498.089 6237.99 14724.2 23329.4 23330.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 570 3.2e-05 4096 0.011 3840 387072 2162.13 569.228 5196.83 16868.6 24798.1 24799.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 570 3.2e-05 4096 0.011 3840 385024 1866.61 498.023 4714.26 14750 21830 21830.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 570 3.2e-05 4096 0.011 3840 378880 2493.15 648.668 4301.08 19227.8 26672.2 26673.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 570 3.2e-05 4096 0.011 3840 380928 2161.6 568.126 4070.09 16856.7 23657.9 23659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 570 3.2e-05 4096 0.011 3840 387072 1874.35 499.316 12399.4 14766.6 29540.9 29541.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 570 3.2e-05 4096 0.011 3840 386048 1871.33 499.216 9183.04 14791.3 26346.1 26347.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 570 3.2e-05 4096 0.011 3840 385024 2172.61 570.729 5936.41 16908.3 25589.3 25590.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 570 3.2e-05 4096 0.011 3840 384000 2173.29 571.917 4832.61 16968.9 24548.1 24549.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 570 3.2e-05 4096 0.011 3840 380928 2178.74 572.308 4292.34 16996.9 24041.6 24042.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 570 3.2e-05 4096 0.011 3840 384000 2164.43 569.592 3975.42 16883.6 23594.4 23595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 570 3.2e-05 4096 0.011 3840 380928 2192.45 577.569 3664.54 17076.3 23512.2 23513.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 570 3.2e-05 4096 0.011 3840 379904 1868.69 498.306 3425.68 14752.3 20546.1 20547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 570 3.2e-05 4096 0.011 3840 376832 2199.64 578.887 3239.99 17122.5 23142.4 23143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 570 3.2e-05 4096 0.011 3840 372736 2198.56 578.402 10043.3 17098.7 29920.4 29921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 570 3.2e-05 4096 0.011 3840 379904 1870.88 498.29 10057.8 14743.7 27171.8 27172.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 570 3.2e-05 4096 0.011 3800 376320 2219.21 582.326 10229.2 17170.9 30202.9 30204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 570 3.2e-05 4096 0.011 3840 385280 2176.83 571.241 10376 16894 30019.5 30020.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 570 3.2e-05 4096 0.011 3808 385024 1871.53 498.026 10308.4 14724.2 27403.3 27404.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 570 3.2e-05 4096 0.011 3808 368640 2482.72 651.007 14404.1 19157.9 36697.3 36698.5
