$date
	Sat May  7 00:11:27 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module mux_4_2_tb $end
$var wire 1 ! out $end
$var reg 1 " control1 $end
$var reg 1 # control2 $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$var reg 1 & in3 $end
$var reg 1 ' in4 $end
$scope module uut $end
$var wire 1 " control1 $end
$var wire 1 # control2 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' in4 $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#10
1'
#20
0'
1&
#30
1'
#40
0'
0&
1%
#50
1'
#60
0'
1&
#70
1'
#80
1!
0'
0&
0%
1$
#90
1'
#100
0'
1&
#110
1'
#120
0'
0&
1%
#130
1'
#140
0'
1&
#150
1'
#160
0!
0'
0&
0%
0$
1#
#170
1'
#180
0'
1&
#190
1'
#200
1!
0'
0&
1%
#210
1'
#220
0'
1&
#230
1'
#240
0!
0'
0&
0%
1$
#250
1'
#260
0'
1&
#270
1'
#280
1!
0'
0&
1%
#290
1'
#300
0'
1&
#310
1'
#320
0!
0'
0&
0%
0$
0#
1"
#330
1'
#340
1!
0'
1&
#350
1'
#360
0!
0'
0&
1%
#370
1'
#380
1!
0'
1&
#390
1'
#400
0!
0'
0&
0%
1$
#410
1'
#420
1!
0'
1&
#430
1'
#440
0!
0'
0&
1%
#450
1'
#460
1!
0'
1&
#470
1'
#480
0!
0'
0&
0%
0$
1#
#490
1!
1'
#500
0!
0'
1&
#510
1!
1'
#520
0!
0'
0&
1%
#530
1!
1'
#540
0!
0'
1&
#550
1!
1'
#560
0!
0'
0&
0%
1$
#570
1!
1'
#580
0!
0'
1&
#590
1!
1'
#600
0!
0'
0&
1%
#610
1!
1'
#620
0!
0'
1&
#630
1!
1'
#730
