Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 11:49:32 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #1                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                    19.922 |              0.455 |
| Logic Delay               | 0.093(8%)                 | 5.300(27%)                                                                                                                                                                                                                                                | 0.096(22%)         |
| Net Delay                 | 1.213(92%)                | 14.622(73%)                                                                                                                                                                                                                                               | 0.359(78%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                     0.105 |             -0.354 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                   -16.700 |              2.308 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%                   | 9% x 4%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                       362 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                 | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                          | sr_p.sr_2[244]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                    Path #2                                                                                                                                    | WorstPath from Dst |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                                        19.821 |              0.418 |
| Logic Delay               | 0.093(8%)                 | 5.079(26%)                                                                                                                                                                                                                                                                    | 0.096(23%)         |
| Net Delay                 | 1.213(92%)                | 14.742(74%)                                                                                                                                                                                                                                                                   | 0.322(77%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                                         0.007 |             -0.239 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                                       -16.697 |              2.459 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                                      | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                           366 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                            42 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                                     | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[255]/D   |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                               Path #3                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                               3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                              19.821 |              0.701 |
| Logic Delay               | 0.093(8%)                 | 5.062(26%)                                                                                                                                                                                                                                                          | 0.095(14%)         |
| Net Delay                 | 1.213(92%)                | 14.759(74%)                                                                                                                                                                                                                                                         | 0.606(86%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                               0.010 |             -0.259 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                             -16.694 |              2.156 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                 336 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                  27 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                           | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[243]/D   |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #4                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                    19.744 |              0.492 |
| Logic Delay               | 0.093(8%)                 | 5.716(29%)                                                                                                                                                                                                                                                | 0.096(20%)         |
| Net Delay                 | 1.213(92%)                | 14.028(71%)                                                                                                                                                                                                                                               | 0.396(80%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                    -0.067 |             -0.161 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                   -16.694 |              2.464 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%                   | 9% x 4%                                                                                                                                                                                                                                                   | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                       352 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                        27 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                 | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                          | sr_p.sr_2[252]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                               Path #5                                                                                                                               | WorstPath from Dst |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                               3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                              19.814 |              0.696 |
| Logic Delay               | 0.093(8%)                 | 4.953(25%)                                                                                                                                                                                                                                                          | 0.096(14%)         |
| Net Delay                 | 1.213(92%)                | 14.861(75%)                                                                                                                                                                                                                                                         | 0.600(86%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                               0.010 |             -0.238 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                             -16.687 |              2.182 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                 336 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                  27 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                           | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[249]/D   |
+---------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #6                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                    19.794 |              0.456 |
| Logic Delay               | 0.093(8%)                 | 5.476(28%)                                                                                                                                                                                                                                                | 0.096(22%)         |
| Net Delay                 | 1.213(92%)                | 14.318(72%)                                                                                                                                                                                                                                               | 0.360(78%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                     0.001 |             -0.248 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                   -16.676 |              2.412 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                       371 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                        38 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                 | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                          | sr_p.sr_2[247]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                          Path #7                                                                                                                          | WorstPath from Dst |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                     3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                    19.720 |              0.473 |
| Logic Delay               | 0.093(8%)                 | 5.720(30%)                                                                                                                                                                                                                                                | 0.097(21%)         |
| Net Delay                 | 1.213(92%)                | 14.000(70%)                                                                                                                                                                                                                                               | 0.376(79%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                    -0.066 |             -0.162 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                   -16.669 |              2.482 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                           |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                  | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                    | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                       352 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                              | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                        48 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                        48 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                       | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                      | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                      | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                        27 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                         0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                    | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                    | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                 | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                          | sr_p.sr_2[242]/D   |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                                  Path #8                                                                                                                                 | WorstPath from Dst |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                                   19.798 |              0.613 |
| Logic Delay               | 0.093(8%)                 | 4.912(25%)                                                                                                                                                                                                                                                               | 0.097(16%)         |
| Net Delay                 | 1.213(92%)                | 14.886(75%)                                                                                                                                                                                                                                                              | 0.516(84%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                                    0.012 |             -0.249 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                                  -16.669 |              2.254 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                                 | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                                      337 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT2 LUT6 LUT6 LUT4 LUT2 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                                       27 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                                | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[248]/D   |
+---------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                             Path #9                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                          3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                         19.785 |              0.403 |
| Logic Delay               | 0.093(8%)                 | 5.429(28%)                                                                                                                                                                                                                                                     | 0.093(24%)         |
| Net Delay                 | 1.213(92%)                | 14.356(72%)                                                                                                                                                                                                                                                    | 0.310(76%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                          0.011 |             -0.244 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                        -16.657 |              2.469 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                            362 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT2 LUT6 LUT6 LUT4 LUT6 LUT3 LUT6 LUT5 LUT6 LUT3 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                             38 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                      | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                               | sr_p.sr_2[254]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |      WorstPath to Src     |                                                                                                                            Path #10                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                     3.125 |                                                                                                                                                                                                                                                          3.125 |              3.125 |
| Path Delay                |                     1.306 |                                                                                                                                                                                                                                                         19.879 |              0.414 |
| Logic Delay               | 0.093(8%)                 | 5.747(29%)                                                                                                                                                                                                                                                     | 0.096(24%)         |
| Net Delay                 | 1.213(92%)                | 14.132(71%)                                                                                                                                                                                                                                                    | 0.318(76%)         |
| Clock Skew                |                    -0.092 |                                                                                                                                                                                                                                                          0.106 |             -0.374 |
| Slack                     |                     1.718 |                                                                                                                                                                                                                                                        -16.656 |              2.329 |
| Timing Exception          |                           |                                                                                                                                                                                                                                                                |                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 4%                                                                                                                                                                                                                                                       | 0% x 0%            |
| Clock Region Distance     | (0, 0)                    | (0, 1)                                                                                                                                                                                                                                                         | (0, 0)             |
| Cumulative Fanout         |                         4 |                                                                                                                                                                                                                                                            354 |                  1 |
| Fixed Loc                 |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Fixed Route               |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed       |
| Logic Levels              |                         0 |                                                                                                                                                                                                                                                             49 |                  0 |
| Routes                    |                         1 |                                                                                                                                                                                                                                                             49 |                  1 |
| Logical Path              | FDRE FDRE                 | FDRE LUT6 LUT5 LUT6 LUT6 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT2 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                       | clk                                                                                                                                                                                                                                                            | clk                |
| End Point Clock           | clk                       | clk                                                                                                                                                                                                                                                            | clk                |
| DSP Block                 | None                      | None                                                                                                                                                                                                                                                           | None               |
| BRAM                      | None                      | None                                                                                                                                                                                                                                                           | None               |
| IO Crossings              |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| SLR Crossings             |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| PBlocks                   |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| High Fanout               |                         4 |                                                                                                                                                                                                                                                             27 |                  1 |
| Dont Touch                |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Mark Debug                |                         0 |                                                                                                                                                                                                                                                              0 |                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                                                                                                                                         | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                                                                                                                                         | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[246]/C         | muon_cand_15.pt_fast[2]/C                                                                                                                                                                                                                                      | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_15.pt_fast[2]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                               | sr_p.sr_2[240]/D   |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 5 | 6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 29 | 30 | 31 | 32 | 34 | 35 | 36 | 37 | 38 | 40 | 41 | 42 | 43 | 46 | 47 | 48 | 49 | 50 | 51 | 52 |
+-----------------+-------------+-----+---+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 1 | 1 | 4 | 10 | 4 | 13 |  2 | 11 |  4 |  2 |  8 |  4 |  3 | 13 |  2 |  4 | 10 |  6 | 10 |  6 | 10 |  5 | 11 |  4 | 12 | 10 |  6 |  5 |  1 | 10 | 19 |  3 |  5 |  5 |  9 |  2 | 11 |  2 |  3 |  4 |  1 |
+-----------------+-------------+-----+---+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.29 |           2.80 |           14972 | 0(0.0%) | 140(2.2%) | 267(4.3%) | 827(13.2%) | 1323(21.1%) | 3702(59.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000-freq320retfan10000_rev_1 | 0.73 |           4.51 |            6163 | 0(0.0%) | 136(2.2%) | 266(4.3%) | 742(12.0%) | 1320(21.4%) | 3699(60.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_256_4 | 0.00 |           1.05 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                               shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       111% | (CLEL_R_X53Y362,CLEM_X57Y369) | wrapper(100%) |            0% |       5.19271 | 99%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                2 |       100% | (CLEM_X60Y338,NULL_X371Y354)  | wrapper(100%) |            0% |       5.53125 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       104% | (CLEM_X56Y357,CLEL_R_X57Y360) | wrapper(100%) |            0% |       5.26042 | 100%         | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                1 |       122% | (CLEM_X57Y360,CLEL_R_X57Y361) | wrapper(100%) |            0% |       5.34375 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.042% | (CLEM_X56Y360,CLEM_X59Y367) | wrapper(100%) |            0% |       5.27083 | 99%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.209% | (CLEM_X52Y340,CLEM_X63Y371) | wrapper(100%) |            0% |       4.36069 | 82%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                3 |           0.070% | (CLEM_X54Y336,CLEM_X61Y349) | wrapper(100%) |            0% |       5.16071 | 97%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.105% | (CLEM_X54Y356,CLEM_X61Y371) | wrapper(100%) |            0% |       4.95745 | 93%          | 0%         |   2% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Long   |                3 |           0.072% | (CLEM_X56Y374,CLEM_X59Y389) | wrapper(100%) |            0% |       2.02865 | 34%          | 0%         |   8% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Long   |                0 |           0.001% | (CLEM_X59Y375,CLEM_X59Y375) | wrapper(100%) |            0% |             0 | 0%           | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.104% | (CLEM_X52Y335,CLEM_X59Y350) | wrapper(100%) |            0% |       4.37145 | 84%          | 0%         |  18% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.332% | (CLEM_X48Y340,CLEM_X63Y371) | wrapper(100%) |            0% |       3.16346 | 59%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                4 |           0.241% | (CLEM_X48Y340,CLEM_X63Y355) | wrapper(100%) |            0% |       3.11896 | 58%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.247% | (CLEM_X48Y356,CLEM_X63Y371) | wrapper(100%) |            0% |       3.20512 | 60%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X56Y395   | 346             | 522          | 50%                  | wrapper(100%) | N                   |
| CLEM_X56Y394   | 346             | 523          | 50%                  | wrapper(100%) | N                   |
| CLEM_X56Y391   | 346             | 526          | 50%                  | wrapper(100%) | N                   |
| CLEM_X56Y393   | 346             | 524          | 49%                  | wrapper(100%) | N                   |
| CLEM_X54Y369   | 337             | 549          | 49%                  | wrapper(100%) | Y                   |
| CLEM_X57Y402   | 350             | 515          | 48%                  | wrapper(100%) | N                   |
| CLEM_X54Y367   | 337             | 551          | 48%                  | wrapper(100%) | Y                   |
| CLEM_X56Y397   | 346             | 520          | 48%                  | wrapper(100%) | N                   |
| CLEM_X54Y370   | 337             | 548          | 48%                  | wrapper(100%) | N                   |
| CLEL_R_X54Y370 | 339             | 548          | 47%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X55Y370 | 343             | 548          | 26%                  | wrapper(100%) | Y                   |
| CLEL_R_X54Y370 | 339             | 548          | 26%                  | wrapper(100%) | Y                   |
| CLEM_X54Y370   | 337             | 548          | 25%                  | wrapper(100%) | N                   |
| CLEL_R_X54Y366 | 339             | 552          | 25%                  | wrapper(100%) | Y                   |
| CLEM_X54Y366   | 337             | 552          | 24%                  | wrapper(100%) | Y                   |
| CLEL_R_X55Y361 | 343             | 557          | 24%                  | wrapper(100%) | Y                   |
| CLEM_X54Y368   | 337             | 550          | 24%                  | wrapper(100%) | Y                   |
| CLEL_R_X53Y366 | 334             | 552          | 23%                  | wrapper(100%) | N                   |
| CLEL_R_X54Y372 | 339             | 546          | 23%                  | wrapper(100%) | N                   |
| CLEM_X54Y369   | 337             | 549          | 23%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


