// Seed: 194717086
module module_0 (
    input  wor  id_0,
    inout  tri  id_1,
    output tri0 id_2,
    input  tri1 id_3,
    output tri0 id_4,
    input  tri  id_5
    , id_9,
    input  wand id_6,
    output tri  id_7
);
  assign id_9 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    input  wor   id_2,
    input  wor   id_3,
    output wand  id_4,
    output uwire id_5,
    output wire  id_6,
    input  uwire id_7,
    input  uwire id_8,
    output wire  id_9
);
  tri0 id_11 = id_8;
  wire id_12;
  module_0(
      id_11, id_11, id_9, id_8, id_6, id_7, id_3, id_9
  );
endmodule
