-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sat Nov  2 20:00:17 2024
-- Host        : Zhan_Laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top load3 -prefix
--               load3_ load3_sim_netlist.vhdl
-- Design      : load3
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end load3_blk_mem_gen_mux;

architecture STRUCTURE of load3_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load3_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of load3_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"F7FFBDFDDFFFFFFFFFFFFFFFEFFBEFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"BFFFFFFFFFFFFFFFE4AF75397FFFFFFFFFFFFFFFFDBFDFF7FDFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFDFBFDEDFFFFFFFFFFFFFFFFE6275BBF9EFFFFFFFFFFFFFFFAF2FFCD",
      INITP_03 => X"FFFBF3BFFFFFFFFFFFFFFFFFFFF6F7EFFFFFFFFFFFFFFFFFFFFFBDFBFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFBFFFE7DFFFFFFFFFFFFFFFFFFFFCEE5FFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDFFFFFFFFFFFFFFFFFDDFF7BAF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFDFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFBFFFCFFFFF7FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFDF3F",
      INITP_08 => X"FFFFFEBEFFE6E7FFBF7FFFFFFFFFFDFFFEFAFFFFBFFFFFFFFFFFFFFFFFFC7FFF",
      INITP_09 => X"295F8FFC7BFFFFFFFFFFFF7F64386FFFC7FFFFFFFFFFFFF7EFEEFFFF1DFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFDC00E3FBD8EEFFFFFFFFFFFFB83E87F3E8B7FFFFFFFFFFFFFA",
      INITP_0B => X"FFFFFFFF00000FFDBFFFFFFFFFFFFFFC010110AEFFFFFFFFFFFFFF7C0A045EA9",
      INITP_0C => X"7EF9FFF7FF1FFFFFFFFFFF5FFEF3FFD3FFFFFFFFFFFFFFFFF0103EFFFFFFFFFF",
      INITP_0D => X"FBFDFFFFFFFFFFE7FFFDF7FFFFD7FFFFFFFFFFF7DFEDFFFFEDBFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFF7FFFFFFFFFDBBFFFFFFFFFEFFF7FFF2FB",
      INITP_0F => X"FFFFFFFEFFFFFFFFFFFFFFFFDEFFFFFDDDFFFFFFFFFFFDFBFFFFFFFFFAFFFFFF",
      INIT_00 => X"07888827A9894869494928284848484828282828282828282828282828282828",
      INIT_01 => X"29492769278947474788894827274848492908AA492989690869076848082869",
      INIT_02 => X"2828282828282828282828282828282848484848484848484848484848484849",
      INIT_03 => X"27E60788276869AA492928284848484828282828282828282828282828282828",
      INIT_04 => X"492848E6898926674788894889E607282748A9E7692869692807890648278927",
      INIT_05 => X"2828282828282828282828282828282848484848484848484848484848484849",
      INIT_06 => X"6848E627A9688907492928284848486828282828282828282828282828282828",
      INIT_07 => X"49482727E6272768470769070688072706E688270748E668470606476706E527",
      INIT_08 => X"2828282828282828282828282828282848484848484848484848484848484848",
      INIT_09 => X"1F3F07276868E6AA482928284848686828282828282828282828282828282828",
      INIT_0A => X"07275F1D277FFE1E68DE28895F065F1E5F3EE53E063FA805063E051DBC5F881E",
      INIT_0B => X"2828282828282828282828282828282848484848484848484848484848484848",
      INIT_0C => X"C65F280768684808482828484848686828282828282828282828282828282828",
      INIT_0D => X"471D25DCE506E5DD06DD27E65E050646E51D665EC51DFD26FDFD663D87DCE547",
      INIT_0E => X"2828282828282828282828282828282848484848484848484948484848484848",
      INIT_0F => X"5FBE692807076889482828484848686828282828282828282828282828282828",
      INIT_10 => X"5F05055E46DD3EFD261E1F5FDCC47EFC5E1D251D265E463D051DE4DC5E1EC53F",
      INIT_11 => X"2828282828282828282828282828282848484848484848484848484848484848",
      INIT_12 => X"48DEC668484869E7484848484848686828282828282828282828282828282828",
      INIT_13 => X"063E05FDC5A926FDC5FE07E6FDA83E052A46C47F47DD670626FD675F065FA907",
      INIT_14 => X"2828282828282828282828282828282848484848484848484828282828484848",
      INIT_15 => X"075F892707484848484848484848686828282828282828282828282828282828",
      INIT_16 => X"48275F3E483FDD5F473F28483EC41E3E3E5E063E263FE567263E26FE475FE668",
      INIT_17 => X"2828282828282828282828282828282848484848484848482828282828284848",
      INIT_18 => X"2748472768684848484848484848484828282828282828282828282828282828",
      INIT_19 => X"098A0707498A28484848482847260627262226064727E66847270647EAE76948",
      INIT_1A => X"2828282828282828282828282828282848484848484848480808282828282828",
      INIT_1B => X"4868684848482828484848484848484828282828282828282828282828282828",
      INIT_1C => X"298B49CA69082F8948896948FE4726FE061E3F3EFE683F061E7F7FA589892807",
      INIT_1D => X"2828282828282828282828282828282848484848484848482828282848484849",
      INIT_1E => X"4868684848696969484848484848484828282828282828282828282828282828",
      INIT_1F => X"2929070748D2D1678868CA687FC4263E2606E9D1FDE55F0657E53E4827074889",
      INIT_20 => X"2828282828282828282828282828282848484848484848484848282848484848",
      INIT_21 => X"AAAAA96948484848484848484848484828282828282828282828282828282828",
      INIT_22 => X"2828482789A98867476868471D1DFDFD053E3EDD5F475FE59BDFDD4747274848",
      INIT_23 => X"2828282828282828282828282828282848484848484848484948482828484848",
      INIT_24 => X"CAAAAA8A49496948484848484848484828282828282828282828282828282828",
      INIT_25 => X"48E6476747276706676747065E25051D065F27E6E6471E478847FE476868488A",
      INIT_26 => X"2828282828282828282828282828282848484848484848484848282828484848",
      INIT_27 => X"8A6A8A8A4969AA69484848484848484828282828282828282828282828282828",
      INIT_28 => X"2889E5474868E688680769485F05475FE61E3F7F9FE63F0647C59FC68968AA08",
      INIT_29 => X"2828282828282828282828282828282848484848484848486949482828282828",
      INIT_2A => X"AB6AAB8B29296928484848484848484828282828282828282828282828282828",
      INIT_2B => X"488968A969EBF328296ACCAB0768CA698968C6484868C64847A9E7892869AA6A",
      INIT_2C => X"2828282828282828282828282828282848484848484848486969484828282828",
      INIT_2D => X"8A498A6A28286928484848484848484828282828282828282828282828282828",
      INIT_2E => X"49480769696A4949298B6A49EB8928AA0769EB6948482849484828698A8A6A4A",
      INIT_2F => X"2828282828282828282828282828282848484848484848484828282848484849",
      INIT_30 => X"2849492827688868484829284869696928282828282828282828282828282828",
      INIT_31 => X"2849484969696889696927A9A9C94889696908076928E76908282829698A6929",
      INIT_32 => X"2828282828282828282828282828282849494849282828694869E72828284949",
      INIT_33 => X"EB28076947476727484949494948486928282828282828282828282828282828",
      INIT_34 => X"28482869CAEA89484827684747A94869276927AA489107280828284949696969",
      INIT_35 => X"28282828282828282828282828282828492889E7692848A607284848AA694828",
      INIT_36 => X"28AA684847884789280809292928488928282828282828282828282828282828",
      INIT_37 => X"496A8A698A8A4928694868690808492889686888477027482848684848486989",
      INIT_38 => X"282828282828282828282828282828284969E74848482779F6F648686848A989",
      INIT_39 => X"AA6948A968682748482808082949486828282828282828282828282828282828",
      INIT_3A => X"286AAA8AAA8A8A8A6907288A496A296A6868A947488948484868696848486969",
      INIT_3B => X"28282828282828282828282828282828486968078947D6E6742757892768A968",
      INIT_3C => X"C829084888682789686949090849694828282828282828282828282828282828",
      INIT_3D => X"284949498A8A492889CA75C76A29082949494969480889284848484949292929",
      INIT_3E => X"282828282828282828282828282828288807A9672737688888B5061727CA0769",
      INIT_3F => X"4A6A694989682768476969490828686828282828282828282828282828282828",
      INIT_40 => X"4869280809294969484828AA2808BD54EF490829494949284848484949292929",
      INIT_41 => X"28282828282828282828282828282828880688484716470688474758EB284949",
      INIT_42 => X"6AE849290707A927A96848492828488828282828282828282828282828282828",
      INIT_43 => X"284828080829AA4C48494828EA7B159370490849080808484848284849494849",
      INIT_44 => X"28282828282828282828282828282828484868280748F6A826C9574848696A08",
      INIT_45 => X"CA3CBA29294928898DCA28294928286828282828282828282828282828282828",
      INIT_46 => X"4848284969484889AA07A92A933514318949696DC76928274747274848286889",
      INIT_47 => X"2828282828282828282828282828282848070727274827D637D568A9496A4AE8",
      INIT_48 => X"B493AD496A08E789684929292828484828282828282828282828282828282828",
      INIT_49 => X"4889AACE90B0F290B06FF0F414751512A8C98968486827476747674748486790",
      INIT_4A => X"2828282828282828282828282828282848484848484848488928288AE829096A",
      INIT_4B => X"14358DE7E8298927484929292828484828282828282828282828282828282828",
      INIT_4C => X"0BF26F94F51694B4F5F4357655F4F5F612D1EA2B2769284868684807288967B7",
      INIT_4D => X"282828282828282828282828282828284848686868684828E728082949EB8ACB",
      INIT_4E => X"F4D0EA4929E72868484829294848484828282828282828282828282828282828",
      INIT_4F => X"F5F556F53794950FAD77F415D815375715D5F5D5B28A69AB49084A6A8A699CD4",
      INIT_50 => X"282828282828282828282828282828282828284848686849088A2828CA8CD1B4",
      INIT_51 => X"150A8969C7494807684849494848484828282828282828282828282828282828",
      INIT_52 => X"9C9436162F700F7537B5B5F6B55737165778361695F7B210EB8A8BC92A0CD5F5",
      INIT_53 => X"28282828282828282828282828282828082848486868484828A76A49A9B5B4F4",
      INIT_54 => X"70AA28E8690848B5686849494848484828282828282828282828282828282828",
      INIT_55 => X"2C9654B6CF6DEFD7DADBFB7D959536783838373737D5163690702D6BAC2D74B5",
      INIT_56 => X"28282828282828282828282828282828282868898848270769088E49A92FB4F5",
      INIT_57 => X"6929492828684848686868684848484828282828282828282828282828282828",
      INIT_58 => X"9E7E9E9EEB6D51BEFF9D7D7D9E5FD5B49579F616571656B456B5F3F0723D7490",
      INIT_59 => X"282828282828282828282828282828284948486868486889E78A08284848FE7C",
      INIT_5A => X"6929688968474848484848484848484828282828282828282828282828282828",
      INIT_5B => X"7C9DBE5C9D9D5C1E9C5B7CFEBC9CBD3FD6B5F536FD3A5A7AC80A48E7078875F4",
      INIT_5C => X"2828282828282828282828282828282869482828274889EA682748486949C7DF",
      INIT_5D => X"89E7896868680748284848484848484828282828282828282828282828282828",
      INIT_5E => X"531A5C7C3B9DBD7C7CBCDD5BDDDDBD7D9D9D3B5B97D9A888C80648AA07C9B235",
      INIT_5F => X"2828282828282828282828282828282848284868482848684888890748282908",
      INIT_60 => X"DA6928AA0707AA07286848072849282828282828282828282828282828282828",
      INIT_61 => X"68886848BDDE3BDEBD5C9D1F9DBD9D9DBEDE68A98847880A6848AA4848AA88B1",
      INIT_62 => X"2828282828282828282828282828282828492828694827696807286928088969",
      INIT_63 => X"8949084869482848A9076827AA07890828282828282828282828282828282828",
      INIT_64 => X"8948896948070FCE0FA9CAF2347589EB074868482748896868CAE79213E74969",
      INIT_65 => X"282828282828282828282828282828282849694928282807E7580B2828690728",
      INIT_66 => X"4948A92807286948D6F6F6A90707692828282828282828282828282828282828",
      INIT_67 => X"E7080869084969CE0FA9C991F2954CCAA989282889270768482848CA4C496969",
      INIT_68 => X"28282828282828282828282828282828692848480769EA8989072828A9686989",
      INIT_69 => X"48CA48C66908C61769D64837A928892828282828282828282828282828282828",
      INIT_6A => X"6949E708B24848482FCAA90AEA8895CA2707CA8907AA48072727CA8969492848",
      INIT_6B => X"28282828282828282828282828282828482848484868680707CA6848E7684807",
      INIT_6C => X"892707074869174807277468F648690728282828282828282828282828282828",
      INIT_6D => X"48CA4807D24848692768274828AAE74969892828E70768896948072807484848",
      INIT_6E => X"282828282828282828282828282828284848486869282789484827958D4807CA",
      INIT_6F => X"2828CA4828E73807896848683748E78928282828282828282828282828282828",
      INIT_70 => X"684788C9E68948484889482869084869284807CA34E789E628288969484C8969",
      INIT_71 => X"28282828282828282828282828282828488968484827898D482748AA07892828",
      INIT_72 => X"694869078969E65828E7683727E6AA0728282828282828282828282828282828",
      INIT_73 => X"27C9074848288948078948282748084889280789078928484828084828282848",
      INIT_74 => X"28282828282828282828282828282828474868694807288969692869E7486869",
      INIT_75 => X"4971502828282828F63717076868284828282828282828282828282828282828",
      INIT_76 => X"890748890748076868270769484849284848AA07692869486928490769694848",
      INIT_77 => X"2828282828282828282828282828282888072748486989274848286969484827",
      INIT_78 => X"2848692807E7AAE7072807484848276828282828282828282828282828282828",
      INIT_79 => X"2848284848480789484868686868686868484848282869484828690869282848",
      INIT_7A => X"28282828282828282828282828282828476868276889E68928690728480B2848",
      INIT_7B => X"2869E7AA2828E728482869072828484828282828282828282828282828282828",
      INIT_7C => X"4869A649282848E74848686868686868482848AA69070728690828282869E769",
      INIT_7D => X"2828282828282828282828282828282847882748482891486907484848482828",
      INIT_7E => X"286928078928288A280728086928284828282828282828282828282828282828",
      INIT_7F => X"482869692807696948484848484828484848282849696929496A2808086989C7",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load3_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \load3_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \load3_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"09270947094809680948096900E70969014801080149220C0107010819CA222C",
      INIT_01 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_02 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_03 => X"09480928096909690127016909890108096909281169116900C719A909280948",
      INIT_04 => X"0928012801490949014800E800C7012809290929118A09490949094901080949",
      INIT_05 => X"01280108012809890128094800E7094809480948094809480928092811281128",
      INIT_06 => X"09470947096801070128098909890969098A098A010819EB11CA11AA01280128",
      INIT_07 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_08 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_09 => X"01070148012801074BD2226D0169014800E74B7100E701071169012809680948",
      INIT_0A => X"01280948094901080929118A0949114A0108114A010800A7116A00E801080929",
      INIT_0B => X"11AA0128096901082A0C09080928092809480948094809480948092809280948",
      INIT_0C => X"09680947012711AA01270107016901491A2C09CB226D0148016911EB00C60989",
      INIT_0D => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_0E => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_0F => X"0148016901893B503B71122C0168018901690128118A09490107096909480148",
      INIT_10 => X"01070928116909280949092900A708E9116A00E8326E53720909118A118A00C7",
      INIT_11 => X"014900E8092942F042D06BF40908114909480948094809480928092809280948",
      INIT_12 => X"012709680127014809A93B3001490169330F01691A6D01491A2C01484BD20149",
      INIT_13 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_14 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_15 => X"11AA0189016922AD4C1322CE1AAE018A018A0108012811690948094801270969",
      INIT_16 => X"118900E709281149092900A7114A63D4090929ED7C97006600E909290909096A",
      INIT_17 => X"0929114A29EC322E1109112900C7090809290949094909490928092809280948",
      INIT_18 => X"0968012711A9016801480107120C01AA22AE018A1A6D333001681A6D1A2C0169",
      INIT_19 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_1A => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_1B => X"2A8E541443B2332F43F222CE22EE016911EB435100E801290148096801470147",
      INIT_1C => X"09080908114909081149116A00A709094290322E00C929ED42D0010901090149",
      INIT_1D => X"0909112A10E929AC52F111097415112909290949094909480928092809290929",
      INIT_1E => X"01480968014801680969226D4BD201281A8E3B71016A124D2AEF01AA01690149",
      INIT_1F => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_20 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_21 => X"1A2E541543B22ACE5C541A8D330F01891A4D1A0D014B012A0969016701460187",
      INIT_22 => X"1109428F0929118A19AA0969090908E96BF64AB13A0F5333090A116A00E70169",
      INIT_23 => X"112A3A2F7BD65AD318AB5AD3422F110A1149094919EA0948094900A73A6F110A",
      INIT_24 => X"012809A90147012711AA220C1A0C330F22CE126D22F001CB1A6D0189224D11AB",
      INIT_25 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_26 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_27 => X"014A2AD0124C126C0148335001274BF20169016A014A01290148014709880147",
      INIT_28 => X"00A85B5200E80108096911AA0949090908EA4AB25B14110B092A096A2AAE0148",
      INIT_29 => X"090910EA425052B24A71631473F608E9010832AD01480148010874363A2F110B",
      INIT_2A => X"0989014801470127094809692A8D2ACD22EE1AAE0A6E337101483B501A0C116A",
      INIT_2B => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_2C => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_2D => X"09CA01CA2B2E2B6F022A12ED1B2E126B01A901272AAE09690107098901280148",
      INIT_2E => X"08E9114A09490969012753B201080929114B42910089114B00E901294370228C",
      INIT_2F => X"01080929112A08A952F2088908C9092911894BB1016801480928114A29CD4AD1",
      INIT_30 => X"01290949014811A90127330F1A6C01670A8C12CD3C33024B4C33124B01480969",
      INIT_31 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_32 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_33 => X"330D22AB01C80A4912EC1B0D02290A490A08434E2209328C09480108098A0129",
      INIT_34 => X"10E808E70927118853B0096700E511681108320C218B194909280968012511E8",
      INIT_35 => X"012601061168112842AE19691148094709473B0D01460967220A08E752F13A2E",
      INIT_36 => X"096A0108096901270968014701464C100A490A8A3C111ACB012501A709870126",
      INIT_37 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_38 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_39 => X"094209431A272ACA22EA1269334C120709441164194408E41167118A00E8098B",
      INIT_3A => X"843252CB194511031984532B08E3192473F0424A5B0D31C81925198509220122",
      INIT_3B => X"19A4114308E219455B0C110408E31124092342EA324700C219255B0D18C64A4B",
      INIT_3C => X"098A01290969094711A732AA224822481A682AEA1A6722686450326909041964",
      INIT_3D => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_3E => X"BD93C614BE13BE33C633BDF3C656B5F5AE15ADF4B5F4C635C614C5D3BDD3CE77",
      INIT_3F => X"C633BDF3C656B5F5AE15ADF4B5F4CE15CE35C614BDB3C5F5C5B4C5B5CDF6CDF5",
      INIT_40 => X"BD74C5B4C5F4CE15CE35C614BDB3C5F5C5B4C5B5CDF6CDF5BD93C614BE13BE33",
      INIT_41 => X"BE13BDF3C614BDD3BD93C5F4C615C614C614BE14BDF3BDD4D657C594D5D7BD34",
      INIT_42 => X"B5F5AE15ADF4B5F4C635C614C5D3BDD3CE77B5D3B5F2CE95BDD4BDD4BDD4BDD3",
      INIT_43 => X"CE15CE35C614BDB3C5F5C5B4C5B5CDF6CDF5BD93C614BE13BE33C633BDF3C656",
      INIT_44 => X"B44BBCEDB48BB4ABBCAB72837AA5BC6DC4AD8AE5BC4B8263C42AC48BA3E99C6D",
      INIT_45 => X"BCAB72837AA5BC6DC4AD8AE5BC4B7AA49BA8C4EDB46BB46CBC6C9328B42CBC6C",
      INIT_46 => X"CCCE82A5B42B7AA49BA8C4EDB46BB46CBC6C9328B42CBC6CB44BBCEDB48BB4AB",
      INIT_47 => X"B4AB93E7C52DA42ABCCCAC2AAC4BAC6BB48B6A62C50D7AC5BC6CB42CBC2DD4CF",
      INIT_48 => X"BC6DC4AD8AE5BC4B8263C42AC48BA3E99C6DD4CBB3C7CCCBBC6C82A5CCEEBCAC",
      INIT_49 => X"7AA49BA8C4EDB46BB46CBC6C9328B42CBC6CB44BBCEDB48BB4ABBCAB72837AA5",
      INIT_4A => X"59C3AC6CA46B7AE5AC6BB48DAC2D7246ABEB8286B3ECBC2CC44C7A85AC6C6AE8",
      INIT_4B => X"AC6BB48DAC2D7246ABEB8286B3ECAC4DB46DA3EB7AC6AC2C59A3AC2DAC2D7AA6",
      INIT_4C => X"61A3AC2D82E7AC4DB46DA3EB7AC6AC2C59A3AC2DAC2D7AA659C3AC6CA46B7AE5",
      INIT_4D => X"59E2AC8C72A5A42C8307A40B6A64AC4C7AC6B4AD59C2AC4CB46D82E8BC6E7A66",
      INIT_4E => X"7246ABEB8286B3ECBC2CC44C7A85AC6C6AE8BC2BBC4BABE98AE7BC6E5982AC4C",
      INIT_4F => X"AC4DB46DA3EB7AC6AC2C59A3AC2DAC2D7AA659C3AC6CA46B7AE5AC6BB48DAC2D",
      INIT_50 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_51 => X"1924192519061907190619061907190719261925194411441146114709460946",
      INIT_52 => X"2106210619051905190519051905190521052106210621051905192519251924",
      INIT_53 => X"1925192519052105210521051905190519251925192519251905210521052106",
      INIT_54 => X"0946094609471127114519251926192719071906192519251906190619251924",
      INIT_55 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_56 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_57 => X"094709480929092A09290949092A014A014A0169016701670947094711261126",
      INIT_58 => X"0929092909290929092909290948092909290929092909290948094809480948",
      INIT_59 => X"0928092911291129112909290928092809480948094809480948092809280928",
      INIT_5A => X"1146114611270948094709470149014A014A014A016901490149094909480947",
      INIT_5B => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_5C => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_5D => X"0948094809480928094809480948014801680168016701670148094811271127",
      INIT_5E => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_5F => X"0928112909290929092809280928094809480948094809480948094809480948",
      INIT_60 => X"1128112811280948094709470168016801490168016801680148094809470947",
      INIT_61 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_62 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_63 => X"0148014809480948094709470947016701680168016801680148094811281128",
      INIT_64 => X"0148014801480948094809480948014801480148016801480148014801480148",
      INIT_65 => X"0948092909290948094809480948094809480948094809480148016701670167",
      INIT_66 => X"1129092909290948094701670167016801680168016801680148016801680948",
      INIT_67 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_68 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_69 => X"0169016901680148014801680168016801680168016901690149094809480929",
      INIT_6A => X"0167016801680168014801480168016801680168016801680168016801480168",
      INIT_6B => X"0148094801480148014801680168016801480148014801680168016701670167",
      INIT_6C => X"0929092909490948014801680168016801680168016901690168016801680168",
      INIT_6D => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_6E => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_6F => X"0149016901680168014901490148016801680148014901490148094809490949",
      INIT_70 => X"0167016801680148014801480148016801680168016801680168014801480149",
      INIT_71 => X"0148014801480148016801680168014801480948094809480148016801680167",
      INIT_72 => X"0929094909480148014801480168014801480948094901490148014801680149",
      INIT_73 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_74 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_75 => X"0949094809480948094909290948092711271128092909480947016701680169",
      INIT_76 => X"0948094809480948094809280948094809480948094809480948092909290929",
      INIT_77 => X"0948094809480948014809480948094809290929092909290929092909480948",
      INIT_78 => X"0149014901680168094809480948112711271128110911290928094809480948",
      INIT_79 => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_7A => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_7B => X"0929094809470948092909291128112711271107110811280947016701680169",
      INIT_7C => X"0948094809480928112811290928092809480948094809480928112911291129",
      INIT_7D => X"0948094809480948094809480948092909291129110911091129112909290928",
      INIT_7E => X"016901690167016709480928112711271907190818E919091128112709480948",
      INIT_7F => X"0928092809280928092809280928092809280928092809280928092809280928",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load3_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \load3_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \load3_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0408080000000000000404080404040004040404040404040404040404040404",
      INIT_01 => X"0008040800040000000000000408080808040004040000000408000404040004",
      INIT_02 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_03 => X"0404000400000004040404040404040004040404040404040404040404040404",
      INIT_04 => X"0404080008040004000400000C04040804080800080400040804080008080804",
      INIT_05 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_06 => X"0C0C000404000400040404040404000004040404040404040404040404040404",
      INIT_07 => X"080808080004040804000400040C040808040C08080C00080C0C040810080408",
      INIT_08 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_09 => X"6F6F040404040008040404040404000004040404040404040404040404040404",
      INIT_0A => X"0408736B0C6F6B6F1067040C6B046B6B736F046F0C6F10040C73086B6773106B",
      INIT_0B => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_0C => X"08730C0408040400040404040400000004040404040404040404040404040404",
      INIT_0D => X"0C6B106F0C101073106B0C086F08080C0C6F1073086F6B0C6F6F106F146B080C",
      INIT_0E => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_0F => X"736B100804040408040404040400000004040404040404040404040404040404",
      INIT_10 => X"6B081077146F777314736F6F6B08736B73730C6F0C730C6F0C7308676F6F046F",
      INIT_11 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_12 => X"0C6B040C08040800040404040400000004040404040404040404040404040404",
      INIT_13 => X"046F0C6F081810730C6F08086F186F0C1D1004730C670C080C6B0C6F086B1004",
      INIT_14 => X"0404040404040404040404040404040404040404040404040404000000040404",
      INIT_15 => X"086F0C0400040404040404040404000004040404040404040404040404040404",
      INIT_16 => X"08086F6F086B676F0C6B08086F086F6F6F73086F086F040C086B0867086B0008",
      INIT_17 => X"0404040404040404040404040404040404040404040404040000000000040404",
      INIT_18 => X"0404040404040404040404040404040004040404040404040404040404040404",
      INIT_19 => X"000800000004000404040000080C080C0C000C080808040C0808040810000804",
      INIT_1A => X"0404040404040404040404040404040404040404040404040000000004040000",
      INIT_1B => X"0404040000000000040404040404040404040404040404040404040404040404",
      INIT_1C => X"0004040800001D0000040000670C0C6B086B6F6B670C6B08676F6F0008080000",
      INIT_1D => X"0404040404040404040404040404040404040404040404040000000004040400",
      INIT_1E => X"0000000000000404000404040404040404040404040404040404040404040404",
      INIT_1F => X"000400000025250000000804730810730C0C183567046F084E046F0C04000404",
      INIT_20 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_21 => X"0404040000000000000004040404040404040404040404040404040404040404",
      INIT_22 => X"0404080404040404000404086B736F6F0C6F6F676F0C6F085F77670C08040404",
      INIT_23 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_24 => X"0804040400000400000000040404040404040404040404040404040404040404",
      INIT_25 => X"08000C0804000400040404047310106F086F0C0804086F0C0C086B0C08040404",
      INIT_26 => X"0404040404040404040404040404040404040404040404040404000004040404",
      INIT_27 => X"0400040400040804000000000404040404040404040404040404040404040404",
      INIT_28 => X"0408040804040008080004046F080C6F046B6B6F6B006F080800730408000800",
      INIT_29 => X"0404040404040404040404040404040404040404040404040404040400000000",
      INIT_2A => X"0804080800040400040000000004040404040404040404040404040404040404",
      INIT_2B => X"00040408040C2D040004080400080C0408080008040400080408040C00000400",
      INIT_2C => X"0404040404040404040404040404040404040404040404040804040400000000",
      INIT_2D => X"0404080800040400040404000000000404040404040404040404040404040404",
      INIT_2E => X"0000000400000000000800000804000400081008000408080404040804000000",
      INIT_2F => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_30 => X"0004080404040000040404040000000004040404040404040404040404040404",
      INIT_31 => X"04040400000000000408000404040004040804000400040C0808080404040000",
      INIT_32 => X"0404040404040404040404040404040400040004000404080808000404040808",
      INIT_33 => X"0800000804000000040808080400000004040404040404040404040404040404",
      INIT_34 => X"0404000004040000040404000004000400040008042904040808080404040400",
      INIT_35 => X"040404040404040404040404040404040000040008040800040404040C080400",
      INIT_36 => X"00040000000000080408080C0804000004040404040404040404040404040404",
      INIT_37 => X"0808040000000000040404040000040000000000002500040404040400000004",
      INIT_38 => X"04040404040404040404040404040404040800040804044A4242040400000000",
      INIT_39 => X"0800000400000004080808080808040004040404040404040404040404040404",
      INIT_3A => X"0008040000040404040000080808040400000000000404040004040400000404",
      INIT_3B => X"040404040404040404040404040404040004040008043E003600420400000000",
      INIT_3C => X"0404000000040004040404040808040004040404040404040404040404040404",
      INIT_3D => X"0000000008080000000436000C04000000040404040008000000000404040808",
      INIT_3E => X"040404040404040404040404040404040000080000420408043A003E00080004",
      INIT_3F => X"0808040004040000000004040808040004040404040404040404040404040404",
      INIT_40 => X"0404040404040000000000080000472619040004080804000000000408080404",
      INIT_41 => X"040404040404040404040404040404040400040400420400040000420C000804",
      INIT_42 => X"0400040400000800000000040804000404040404040404040404040404040404",
      INIT_43 => X"0408080C08040815040804000037120E19040008080804040000000404040000",
      INIT_44 => X"04040404040404040404040404040404040408080408420800043E0000080C08",
      INIT_45 => X"00474204080800000D0000040804000004040404040404040404040404040404",
      INIT_46 => X"0404040804000000040000011612060200000415000C08000000000404040000",
      INIT_47 => X"04040404040404040404040404040404080404080808043E4236000404080804",
      INIT_48 => X"161209040C080004000004080804040004040404040404040404040404040404",
      INIT_49 => X"000000090D090D090D05050E060A060200000000040804040000040408040011",
      INIT_4A => X"0404040404040404040404040404040400040404040404040800040800040004",
      INIT_4B => X"0E160500080C0C00040408080804040004040404040404040404040404040404",
      INIT_4C => X"0111011212120E12160E0A0A0202060E0A0D000100000004000404040404002A",
      INIT_4D => X"0404040404040404040404040404040404040404000000000408040400040000",
      INIT_4E => X"0A0100040C080404000404040404040404040404040404040404040404040404",
      INIT_4F => X"0E0A0A020E061201011202020A02060A06060E1211000008000008080800370E",
      INIT_50 => X"040404040404040404040404040404040808040000000408041004000001050E",
      INIT_51 => X"16010008040C0400000004040404040404040404040404040404040404040404",
      INIT_52 => X"2B060E0A010101161E0E0A0A060A02020206020A0E1E150D000004000001160E",
      INIT_53 => X"04040404040404040404040404040404080804000000040408040C00001E0E0E",
      INIT_54 => X"0D0000000C040036000000000000000404040404040404040404040404040404",
      INIT_55 => X"01261A1A0101052636363A3F160E0A060606020206060E160105010000010E12",
      INIT_56 => X"0404040404040404040404040404040404040404000000000C081D0400091A1E",
      INIT_57 => X"0004040404040400000000000000040404040404040404040404040404040404",
      INIT_58 => X"5353534F0005154B534F4F4B47471206061202020A0A0E0A16161D151D430E01",
      INIT_59 => X"040404040404040404040404040404040404000000000408000C040000004B47",
      INIT_5A => X"0008000000000404040404040404040404040404040404040404040404040404",
      INIT_5B => X"53535B5357534F5B534F535B4F4B4B4B1A0E0E12332F333B0001040000001A16",
      INIT_5C => X"04040404040404040404040404040404080404040404080C040004040404005F",
      INIT_5D => X"0400040000040008040404040404040404040404040404040404040404040404",
      INIT_5E => X"2E4B5357535757535357574F5353534B433F33372E3600000000081000001622",
      INIT_5F => X"0404040404040404040404040404040404040408080404040004040004080804",
      INIT_60 => X"4604000800000C04040400000408040404040404040404040404040404040404",
      INIT_61 => X"00000000575B4F57534B4F574F4F4F4F53530000000000090000080000000019",
      INIT_62 => X"0404040404040404040404040404040404040404080400080400000800000804",
      INIT_63 => X"0000000408080404080004000800080404040404040404040404040404040404",
      INIT_64 => X"04000404000019151500001D222600000000040000040404040800252A000000",
      INIT_65 => X"0404040404040404040404040404040400040404040400000046110000040000",
      INIT_66 => X"00000400000408043E3E3E080000080404040404040404040404040404040404",
      INIT_67 => X"0004040C04040419190000151926010004080000080000040000000811000000",
      INIT_68 => X"040404040404040404040404040404040400040400040C080400000008040408",
      INIT_69 => X"0004000008040042043A003E0800080404040404040404040404040404040404",
      INIT_6A => X"080C04042D0404001D00000100002A0000000C08000C04000000080404040000",
      INIT_6B => X"0404040404040404040404040404040404000004000404000008040000040000",
      INIT_6C => X"0400000004084204000032003E04040004040404040404040404040404040404",
      INIT_6D => X"000804002D040004000000000004000404080004000004080804000000040400",
      INIT_6E => X"0404040404040404040404040404040400000004040000040000003619040008",
      INIT_6F => X"00000C0000004600040400044200000804040404040404040404040404040404",
      INIT_70 => X"000000080004040004080404080404080404000C360008000404080404150804",
      INIT_71 => X"0404040404040404040404040404040400040400000004150000000800040000",
      INIT_72 => X"0400040008040046000004420000080004040404040404040404040404040404",
      INIT_73 => X"0004000004000804000804000004040408000008000804040404040404040004",
      INIT_74 => X"0404040404040404040404040404040400040404040000040404000400040404",
      INIT_75 => X"04292500040404043E4242000404000404040404040404040404040404040404",
      INIT_76 => X"0400040800080404040000040404080404000800040004040404080008040404",
      INIT_77 => X"0404040404040404040404040404040404000004000404000000000408040400",
      INIT_78 => X"0404040400000C00000404080404000804040404040404040404040404040404",
      INIT_79 => X"0404040808080408040000000000040400000000000408040404080008040004",
      INIT_7A => X"0404040404040404040404040404040404080400040800080004000004110404",
      INIT_7B => X"0408000804000000040408040404040404040404040404040404040404040404",
      INIT_7C => X"0408000804040800040000000000040400000008040000000400040400080004",
      INIT_7D => X"0404040404040404040404040404040404080404040429000400040404040004",
      INIT_7E => X"0404040004000008040004040804040404040404040404040404040404040404",
      INIT_7F => X"0000040400000804040404040404040404000000000404040408000000040800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load3_blk_mem_gen_prim_width;

architecture STRUCTURE of load3_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.load3_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load3_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load3_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \load3_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \load3_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\load3_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load3_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load3_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \load3_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \load3_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\load3_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load3_blk_mem_gen_generic_cstr;

architecture STRUCTURE of load3_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.load3_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.load3_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\load3_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\load3_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load3_blk_mem_gen_top;

architecture STRUCTURE of load3_blk_mem_gen_top is
begin
\valid.cstr\: entity work.load3_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load3_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of load3_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.load3_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of load3_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of load3_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of load3_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of load3_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of load3_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of load3_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of load3_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of load3_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of load3_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of load3_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of load3_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of load3_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of load3_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of load3_blk_mem_gen_v8_4_1 : entity is "load3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of load3_blk_mem_gen_v8_4_1 : entity is "load3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of load3_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of load3_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of load3_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of load3_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of load3_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of load3_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of load3_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of load3_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of load3_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of load3_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of load3_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of load3_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of load3_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of load3_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of load3_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of load3_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of load3_blk_mem_gen_v8_4_1 : entity is "yes";
end load3_blk_mem_gen_v8_4_1;

architecture STRUCTURE of load3_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.load3_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load3 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of load3 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of load3 : entity is "load3,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of load3 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of load3 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end load3;

architecture STRUCTURE of load3 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "load3.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "load3.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.load3_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
