<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › cavium-octeon › executive › cvmx-l2c.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>cvmx-l2c.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2010 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Implementation of the Level 2 Cache (L2C) control,</span>
<span class="cm"> * measurement, and debugging facilities.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;asm/octeon/cvmx.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-l2c.h&gt;</span>
<span class="cp">#include &lt;asm/octeon/cvmx-spinlock.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * This spinlock is used internally to ensure that only one core is</span>
<span class="cm"> * performing certain L2 operations at a time.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: This only protects calls from within a single application -</span>
<span class="cm"> * if multiple applications or operating systems are running, then it</span>
<span class="cm"> * is up to the user program to coordinate between them.</span>
<span class="cm"> */</span>
<span class="n">cvmx_spinlock_t</span> <span class="n">cvmx_l2c_spinlock</span><span class="p">;</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_get_core_way_partition</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">core</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">field</span><span class="p">;</span>

	<span class="cm">/* Validate the core number */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">core</span> <span class="o">&gt;=</span> <span class="n">cvmx_octeon_num_cores</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_WPAR_PPX</span><span class="p">(</span><span class="n">core</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Use the lower two bits of the coreNumber to determine the</span>
<span class="cm">	 * bit offset of the UMSK[] field in the L2C_SPAR register.</span>
<span class="cm">	 */</span>
	<span class="n">field</span> <span class="o">=</span> <span class="p">(</span><span class="n">core</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Return the UMSK[] field from the appropriate L2C_SPAR</span>
<span class="cm">	 * register based on the coreNumber.</span>
<span class="cm">	 */</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span> <span class="o">&amp;</span> <span class="mh">0xC</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x0</span>:
		<span class="k">return</span> <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">field</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4</span>:
		<span class="k">return</span> <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">field</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x8</span>:
		<span class="k">return</span> <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">field</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xC</span>:
		<span class="k">return</span> <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">field</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_set_core_way_partition</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">core</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">field</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">valid_mask</span><span class="p">;</span>

	<span class="n">valid_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">cvmx_l2c_get_num_assoc</span><span class="p">())</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="n">valid_mask</span><span class="p">;</span>

	<span class="cm">/* A UMSK setting which blocks all L2C Ways is an error on some chips */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">==</span> <span class="n">valid_mask</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Validate the core number */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">core</span> <span class="o">&gt;=</span> <span class="n">cvmx_octeon_num_cores</span><span class="p">())</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_WPAR_PPX</span><span class="p">(</span><span class="n">core</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Use the lower two bits of core to determine the bit offset of the</span>
<span class="cm">	 * UMSK[] field in the L2C_SPAR register.</span>
<span class="cm">	 */</span>
	<span class="n">field</span> <span class="o">=</span> <span class="p">(</span><span class="n">core</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Assign the new mask setting to the UMSK[] field in the appropriate</span>
<span class="cm">	 * L2C_SPAR register based on the core_num.</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">core</span> <span class="o">&amp;</span> <span class="mh">0xC</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x0</span>:
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR0</span><span class="p">,</span>
			       <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">|</span>
			       <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4</span>:
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR1</span><span class="p">,</span>
			       <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">|</span>
			       <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x8</span>:
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR2</span><span class="p">,</span>
			       <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">|</span>
			       <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0xC</span>:
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR3</span><span class="p">,</span>
			       <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR3</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">))</span> <span class="o">|</span>
			       <span class="n">mask</span> <span class="o">&lt;&lt;</span> <span class="n">field</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_set_hw_way_partition</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">valid_mask</span><span class="p">;</span>

	<span class="n">valid_mask</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">cvmx_l2c_get_num_assoc</span><span class="p">())</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">&amp;=</span> <span class="n">valid_mask</span><span class="p">;</span>

	<span class="cm">/* A UMSK setting which blocks all L2C Ways is an error on some chips */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">==</span> <span class="n">valid_mask</span>  <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_WPAR_IOBX</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span> <span class="n">mask</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR4</span><span class="p">,</span>
			       <span class="p">(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xFF</span><span class="p">)</span> <span class="o">|</span> <span class="n">mask</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_get_hw_way_partition</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_WPAR_IOBX</span><span class="p">(</span><span class="mi">0</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_SPAR4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0xFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cvmx_l2c_config_perf</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">counter</span><span class="p">,</span> <span class="k">enum</span> <span class="n">cvmx_l2c_event</span> <span class="n">event</span><span class="p">,</span>
			  <span class="kt">uint32_t</span> <span class="n">clear_on_read</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN5XXX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN3XXX</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_pfctl</span> <span class="n">pfctl</span><span class="p">;</span>

		<span class="n">pfctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_PFCTL</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt0sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt0ena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt0rdclr</span> <span class="o">=</span> <span class="n">clear_on_read</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt1sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt1ena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt1rdclr</span> <span class="o">=</span> <span class="n">clear_on_read</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt2sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt2ena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt2rdclr</span> <span class="o">=</span> <span class="n">clear_on_read</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="nl">default:</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt3sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt3ena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">pfctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt3rdclr</span> <span class="o">=</span> <span class="n">clear_on_read</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_PFCTL</span><span class="p">,</span> <span class="n">pfctl</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_tadx_prf</span> <span class="n">l2c_tadx_prf</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">tad</span><span class="p">;</span>

		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;L2C performance counter events are different for this chip, mapping &#39;event&#39; to cvmx_l2c_tad_event_t</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clear_on_read</span><span class="p">)</span>
			<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;L2C counters don&#39;t support clear on read for this chip</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">l2c_tadx_prf</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_PRF</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">l2c_tadx_prf</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt0sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">l2c_tadx_prf</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt1sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">l2c_tadx_prf</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt2sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
		<span class="k">case</span> <span class="mi">3</span>:
			<span class="n">l2c_tadx_prf</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">cnt3sel</span> <span class="o">=</span> <span class="n">event</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">tad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tad</span> <span class="o">&lt;</span> <span class="n">CVMX_L2C_TADS</span><span class="p">;</span> <span class="n">tad</span><span class="o">++</span><span class="p">)</span>
			<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_PRF</span><span class="p">(</span><span class="n">tad</span><span class="p">),</span>
				       <span class="n">l2c_tadx_prf</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">uint64_t</span> <span class="nf">cvmx_l2c_read_perf</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">counter</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN5XXX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN3XXX</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_PFC0</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="kt">uint64_t</span> <span class="n">counter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">tad</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tad</span> <span class="o">&lt;</span> <span class="n">CVMX_L2C_TADS</span><span class="p">;</span> <span class="n">tad</span><span class="o">++</span><span class="p">)</span>
				<span class="n">counter</span> <span class="o">+=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_PFC0</span><span class="p">(</span><span class="n">tad</span><span class="p">));</span>
			<span class="k">return</span> <span class="n">counter</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN5XXX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN3XXX</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_PFC1</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="kt">uint64_t</span> <span class="n">counter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">tad</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tad</span> <span class="o">&lt;</span> <span class="n">CVMX_L2C_TADS</span><span class="p">;</span> <span class="n">tad</span><span class="o">++</span><span class="p">)</span>
				<span class="n">counter</span> <span class="o">+=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_PFC1</span><span class="p">(</span><span class="n">tad</span><span class="p">));</span>
			<span class="k">return</span> <span class="n">counter</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN5XXX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN3XXX</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_PFC2</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="kt">uint64_t</span> <span class="n">counter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">tad</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tad</span> <span class="o">&lt;</span> <span class="n">CVMX_L2C_TADS</span><span class="p">;</span> <span class="n">tad</span><span class="o">++</span><span class="p">)</span>
				<span class="n">counter</span> <span class="o">+=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_PFC2</span><span class="p">(</span><span class="n">tad</span><span class="p">));</span>
			<span class="k">return</span> <span class="n">counter</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="nl">default:</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN5XXX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN3XXX</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_PFC3</span><span class="p">);</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="kt">uint64_t</span> <span class="n">counter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="kt">int</span> <span class="n">tad</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">tad</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">tad</span> <span class="o">&lt;</span> <span class="n">CVMX_L2C_TADS</span><span class="p">;</span> <span class="n">tad</span><span class="o">++</span><span class="p">)</span>
				<span class="n">counter</span> <span class="o">+=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_PFC3</span><span class="p">(</span><span class="n">tad</span><span class="p">));</span>
			<span class="k">return</span> <span class="n">counter</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * @INTERNAL</span>
<span class="cm"> * Helper function use to fault in cache lines for L2 cache locking</span>
<span class="cm"> *</span>
<span class="cm"> * @addr:   Address of base of memory region to read into L2 cache</span>
<span class="cm"> * @len:    Length (in bytes) of region to fault in</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">fault_in</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">char</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">char</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Adjust addr and length so we get all cache lines even for</span>
<span class="cm">	 * small ranges spanning two cache lines.</span>
<span class="cm">	 */</span>
	<span class="n">len</span> <span class="o">+=</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="kt">char</span> <span class="o">*</span><span class="p">)</span><span class="n">cvmx_phys_to_ptr</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Invalidate L1 cache to make sure all loads result in data</span>
<span class="cm">	 * being in L2.</span>
<span class="cm">	 */</span>
	<span class="n">CVMX_DCACHE_INVALIDATE</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dummy</span> <span class="o">+=</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
		<span class="n">ptr</span> <span class="o">+=</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_lock_line</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">assoc</span> <span class="o">=</span> <span class="n">cvmx_l2c_get_num_assoc</span><span class="p">();</span>
		<span class="kt">uint64_t</span> <span class="n">tag</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">index</span> <span class="o">=</span> <span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span> <span class="n">cvmx_l2c_address_to_index</span><span class="p">(</span><span class="n">addr</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span><span class="p">);</span>
		<span class="kt">uint64_t</span> <span class="n">way</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_tadx_tag</span> <span class="n">l2c_tadx_tag</span><span class="p">;</span>

		<span class="n">CVMX_CACHE_LCKL2</span><span class="p">(</span><span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span> <span class="n">addr</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>

		<span class="cm">/* Make sure we were able to lock the line */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">way</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">way</span> <span class="o">&lt;</span> <span class="n">assoc</span><span class="p">;</span> <span class="n">way</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">CVMX_CACHE_LTGL2I</span><span class="p">(</span><span class="n">index</span> <span class="o">|</span> <span class="p">(</span><span class="n">way</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
			<span class="cm">/* make sure CVMX_L2C_TADX_TAG is updated */</span>
			<span class="n">CVMX_SYNC</span><span class="p">;</span>
			<span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_TAG</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tag</span> <span class="o">==</span> <span class="n">tag</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Check if a valid line is found */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">way</span> <span class="o">&gt;=</span> <span class="n">assoc</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* cvmx_dprintf(&quot;ERROR: cvmx_l2c_lock_line: line not found for locking at 0x%llx address\n&quot;, (unsigned long long)addr); */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Check if lock bit is not set */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lock</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* cvmx_dprintf(&quot;ERROR: cvmx_l2c_lock_line: Not able to lock at 0x%llx address\n&quot;, (unsigned long long)addr); */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">way</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_dbg</span> <span class="n">l2cdbg</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_lckbase</span> <span class="n">lckbase</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_lckoff</span> <span class="n">lckoff</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2t_err</span> <span class="n">l2t_err</span><span class="p">;</span>

		<span class="n">cvmx_spinlock_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cvmx_l2c_spinlock</span><span class="p">);</span>

		<span class="n">l2cdbg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">lckbase</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">lckoff</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* Clear l2t error bits if set */</span>
		<span class="n">l2t_err</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2T_ERR</span><span class="p">);</span>
		<span class="n">l2t_err</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lckerr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">l2t_err</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lckerr2</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2T_ERR</span><span class="p">,</span> <span class="n">l2t_err</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>

		<span class="cm">/* Set this core as debug core */</span>
		<span class="n">l2cdbg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ppnum</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
		<span class="n">CVMX_SYNC</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">,</span> <span class="n">l2cdbg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">);</span>

		<span class="n">lckoff</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lck_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* Only lock 1 line at a time */</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_LCKOFF</span><span class="p">,</span> <span class="n">lckoff</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_LCKOFF</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(((</span><span class="k">union</span> <span class="n">cvmx_l2c_cfg</span><span class="p">)(</span><span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_CFG</span><span class="p">))).</span><span class="n">s</span><span class="p">.</span><span class="n">idxalias</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">alias_shift</span> <span class="o">=</span> <span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span> <span class="o">+</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">CVMX_L2_SET_BITS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
			<span class="kt">uint64_t</span> <span class="n">addr_tmp</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">^</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">alias_shift</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="n">CVMX_L2_SET_BITS</span><span class="p">;</span>
			<span class="n">lckbase</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lck_base</span> <span class="o">=</span> <span class="n">addr_tmp</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">lckbase</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lck_base</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">lckbase</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lck_ena</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_LCKBASE</span><span class="p">,</span> <span class="n">lckbase</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="cm">/* Make sure it gets there */</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_LCKBASE</span><span class="p">);</span>

		<span class="n">fault_in</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">);</span>

		<span class="n">lckbase</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lck_ena</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_LCKBASE</span><span class="p">,</span> <span class="n">lckbase</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="cm">/* Make sure it gets there */</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_LCKBASE</span><span class="p">);</span>

		<span class="cm">/* Stop being debug core */</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">);</span>

		<span class="n">l2t_err</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2T_ERR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">l2t_err</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lckerr</span> <span class="o">||</span> <span class="n">l2t_err</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lckerr2</span><span class="p">)</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* We were unable to lock the line */</span>

		<span class="n">cvmx_spinlock_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cvmx_l2c_spinlock</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_lock_mem_region</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">start</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Round start/end to cache line boundaries */</span>
	<span class="n">len</span> <span class="o">+=</span> <span class="n">start</span> <span class="o">&amp;</span> <span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">len</span> <span class="o">+</span> <span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">+=</span> <span class="n">cvmx_l2c_lock_line</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cvmx_l2c_flush</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">assoc</span><span class="p">,</span> <span class="n">set</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">n_assoc</span><span class="p">,</span> <span class="n">n_set</span><span class="p">;</span>

	<span class="n">n_set</span> <span class="o">=</span> <span class="n">cvmx_l2c_get_num_sets</span><span class="p">();</span>
	<span class="n">n_assoc</span> <span class="o">=</span> <span class="n">cvmx_l2c_get_num_assoc</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN6XXX</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">address</span><span class="p">;</span>
		<span class="cm">/* These may look like constants, but they aren&#39;t... */</span>
		<span class="kt">int</span> <span class="n">assoc_shift</span> <span class="o">=</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">set_shift</span> <span class="o">=</span> <span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">set</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">set</span> <span class="o">&lt;</span> <span class="n">n_set</span><span class="p">;</span> <span class="n">set</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">assoc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">assoc</span> <span class="o">&lt;</span> <span class="n">n_assoc</span><span class="p">;</span> <span class="n">assoc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">address</span> <span class="o">=</span> <span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span>
						       <span class="p">(</span><span class="n">assoc</span> <span class="o">&lt;&lt;</span> <span class="n">assoc_shift</span><span class="p">)</span> <span class="o">|</span>	<span class="p">(</span><span class="n">set</span> <span class="o">&lt;&lt;</span> <span class="n">set_shift</span><span class="p">));</span>
				<span class="n">CVMX_CACHE_WBIL2I</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">set</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">set</span> <span class="o">&lt;</span> <span class="n">n_set</span><span class="p">;</span> <span class="n">set</span><span class="o">++</span><span class="p">)</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">assoc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">assoc</span> <span class="o">&lt;</span> <span class="n">n_assoc</span><span class="p">;</span> <span class="n">assoc</span><span class="o">++</span><span class="p">)</span>
				<span class="n">cvmx_l2c_flush_line</span><span class="p">(</span><span class="n">assoc</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>


<span class="kt">int</span> <span class="nf">cvmx_l2c_unlock_line</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">address</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">assoc</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_tag</span> <span class="n">tag</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tag_addr</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_l2c_address_to_index</span><span class="p">(</span><span class="n">address</span><span class="p">);</span>

		<span class="n">tag_addr</span> <span class="o">=</span> <span class="p">((</span><span class="n">address</span> <span class="o">&gt;&gt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>

		<span class="cm">/*</span>
<span class="cm">		 * For 63XX, we can flush a line by using the physical</span>
<span class="cm">		 * address directly, so finding the cache line used by</span>
<span class="cm">		 * the address is only required to provide the proper</span>
<span class="cm">		 * return value for the function.</span>
<span class="cm">		 */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">assoc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">assoc</span> <span class="o">&lt;</span> <span class="n">CVMX_L2_ASSOC</span><span class="p">;</span> <span class="n">assoc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tag</span> <span class="o">=</span> <span class="n">cvmx_l2c_get_tag</span><span class="p">(</span><span class="n">assoc</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">==</span> <span class="n">tag_addr</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">CVMX_CACHE_WBIL2</span><span class="p">(</span><span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span> <span class="n">address</span><span class="p">),</span> <span class="mi">0</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">assoc</span><span class="p">;</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_tag</span> <span class="n">tag</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">tag_addr</span><span class="p">;</span>

		<span class="kt">uint32_t</span> <span class="n">index</span> <span class="o">=</span> <span class="n">cvmx_l2c_address_to_index</span><span class="p">(</span><span class="n">address</span><span class="p">);</span>

		<span class="cm">/* Compute portion of address that is stored in tag */</span>
		<span class="n">tag_addr</span> <span class="o">=</span> <span class="p">((</span><span class="n">address</span> <span class="o">&gt;&gt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">assoc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">assoc</span> <span class="o">&lt;</span> <span class="n">CVMX_L2_ASSOC</span><span class="p">;</span> <span class="n">assoc</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tag</span> <span class="o">=</span> <span class="n">cvmx_l2c_get_tag</span><span class="p">(</span><span class="n">assoc</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">==</span> <span class="n">tag_addr</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">cvmx_l2c_flush_line</span><span class="p">(</span><span class="n">assoc</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_unlock_mem_region</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">start</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">num_unlocked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Round start/end to cache line boundaries */</span>
	<span class="n">len</span> <span class="o">+=</span> <span class="n">start</span> <span class="o">&amp;</span> <span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="n">start</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">len</span> <span class="o">+</span> <span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">CVMX_CACHE_LINE_MASK</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">num_unlocked</span> <span class="o">+=</span> <span class="n">cvmx_l2c_unlock_line</span><span class="p">(</span><span class="n">start</span><span class="p">);</span>
		<span class="n">start</span> <span class="o">+=</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">num_unlocked</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Internal l2c tag types.  These are converted to a generic structure</span>
<span class="cm"> * that can be used on all chips.</span>
<span class="cm"> */</span>
<span class="k">union</span> <span class="n">__cvmx_l2c_tag</span> <span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn50xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">V</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line valid */</span>
		<span class="kt">uint64_t</span> <span class="n">D</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line dirty */</span>
		<span class="kt">uint64_t</span> <span class="n">L</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line locked */</span>
		<span class="kt">uint64_t</span> <span class="n">U</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Use, LRU eviction */</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">20</span><span class="p">;</span>	<span class="cm">/* Phys mem addr (33..14) */</span>
	<span class="p">}</span> <span class="n">cn50xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn30xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">41</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">V</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line valid */</span>
		<span class="kt">uint64_t</span> <span class="n">D</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line dirty */</span>
		<span class="kt">uint64_t</span> <span class="n">L</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line locked */</span>
		<span class="kt">uint64_t</span> <span class="n">U</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Use, LRU eviction */</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">19</span><span class="p">;</span>	<span class="cm">/* Phys mem addr (33..15) */</span>
	<span class="p">}</span> <span class="n">cn30xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn31xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">42</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">V</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line valid */</span>
		<span class="kt">uint64_t</span> <span class="n">D</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line dirty */</span>
		<span class="kt">uint64_t</span> <span class="n">L</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line locked */</span>
		<span class="kt">uint64_t</span> <span class="n">U</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Use, LRU eviction */</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">18</span><span class="p">;</span>	<span class="cm">/* Phys mem addr (33..16) */</span>
	<span class="p">}</span> <span class="n">cn31xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn38xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">43</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">V</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line valid */</span>
		<span class="kt">uint64_t</span> <span class="n">D</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line dirty */</span>
		<span class="kt">uint64_t</span> <span class="n">L</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line locked */</span>
		<span class="kt">uint64_t</span> <span class="n">U</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Use, LRU eviction */</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>	<span class="cm">/* Phys mem addr (33..17) */</span>
	<span class="p">}</span> <span class="n">cn38xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn58xx</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">reserved</span><span class="o">:</span><span class="mi">44</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">V</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line valid */</span>
		<span class="kt">uint64_t</span> <span class="n">D</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line dirty */</span>
		<span class="kt">uint64_t</span> <span class="n">L</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Line locked */</span>
		<span class="kt">uint64_t</span> <span class="n">U</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>		<span class="cm">/* Use, LRU eviction */</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">16</span><span class="p">;</span>	<span class="cm">/* Phys mem addr (33..18) */</span>
	<span class="p">}</span> <span class="n">cn58xx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn58xx</span> <span class="n">cn56xx</span><span class="p">;</span>	<span class="cm">/* 2048 sets */</span>
	<span class="k">struct</span> <span class="n">cvmx_l2c_tag_cn31xx</span> <span class="n">cn52xx</span><span class="p">;</span>	<span class="cm">/* 512 sets */</span>
<span class="p">};</span>


<span class="cm">/**</span>
<span class="cm"> * @INTERNAL</span>
<span class="cm"> * Function to read a L2C tag.  This code make the current core</span>
<span class="cm"> * the &#39;debug core&#39; for the L2.  This code must only be executed by</span>
<span class="cm"> * 1 core at a time.</span>
<span class="cm"> *</span>
<span class="cm"> * @assoc:  Association (way) of the tag to dump</span>
<span class="cm"> * @index:  Index of the cacheline</span>
<span class="cm"> *</span>
<span class="cm"> * Returns The Octeon model specific tag structure.  This is</span>
<span class="cm"> *         translated by a wrapper function to a generic form that is</span>
<span class="cm"> *         easier for applications to use.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">union</span> <span class="n">__cvmx_l2c_tag</span> <span class="nf">__read_l2_tag</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">assoc</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>

	<span class="kt">uint64_t</span> <span class="n">debug_tag_addr</span> <span class="o">=</span> <span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span> <span class="p">(</span><span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">96</span><span class="p">);</span>
	<span class="kt">uint64_t</span> <span class="n">core</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
	<span class="k">union</span> <span class="n">__cvmx_l2c_tag</span> <span class="n">tag_val</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">dbg_addr</span> <span class="o">=</span> <span class="n">CVMX_L2C_DBG</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">union</span> <span class="n">cvmx_l2c_dbg</span> <span class="n">debug_val</span><span class="p">;</span>
	<span class="n">debug_val</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * For low core count parts, the core number is always small</span>
<span class="cm">	 * enough to stay in the correct field and not set any</span>
<span class="cm">	 * reserved bits.</span>
<span class="cm">	 */</span>
	<span class="n">debug_val</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ppnum</span> <span class="o">=</span> <span class="n">core</span><span class="p">;</span>
	<span class="n">debug_val</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">l2t</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">debug_val</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">set</span> <span class="o">=</span> <span class="n">assoc</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Make sure core is quiet (no prefetches, etc.) before</span>
<span class="cm">	 * entering debug mode.</span>
<span class="cm">	 */</span>
	<span class="n">CVMX_SYNC</span><span class="p">;</span>
	<span class="cm">/* Flush L1 to make sure debug load misses L1 */</span>
	<span class="n">CVMX_DCACHE_INVALIDATE</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The following must be done in assembly as when in debug</span>
<span class="cm">	 * mode all data loads from L2 return special debug data, not</span>
<span class="cm">	 * normal memory contents.  Also, interrupts must be disabled,</span>
<span class="cm">	 * since if an interrupt occurs while in debug mode the ISR</span>
<span class="cm">	 * will get debug data from all its memory * reads instead of</span>
<span class="cm">	 * the contents of memory.</span>
<span class="cm">	 */</span>

	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span>
		<span class="s">&quot;.set push</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;.set mips64</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;.set noreorder</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;sd    %[dbg_val], 0(%[dbg_addr])</span><span class="se">\n\t</span><span class="s">&quot;</span>   <span class="cm">/* Enter debug mode, wait for store */</span>
		<span class="s">&quot;ld    $0, 0(%[dbg_addr])</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;ld    %[tag_val], 0(%[tag_addr])</span><span class="se">\n\t</span><span class="s">&quot;</span>   <span class="cm">/* Read L2C tag data */</span>
		<span class="s">&quot;sd    $0, 0(%[dbg_addr])</span><span class="se">\n\t</span><span class="s">&quot;</span>          <span class="cm">/* Exit debug mode, wait for store */</span>
		<span class="s">&quot;ld    $0, 0(%[dbg_addr])</span><span class="se">\n\t</span><span class="s">&quot;</span>
		<span class="s">&quot;cache 9, 0($0)</span><span class="se">\n\t</span><span class="s">&quot;</span>             <span class="cm">/* Invalidate dcache to discard debug data */</span>
		<span class="s">&quot;.set pop&quot;</span>
		<span class="o">:</span> <span class="p">[</span><span class="n">tag_val</span><span class="p">]</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">tag_val</span><span class="p">)</span>
		<span class="o">:</span> <span class="p">[</span><span class="n">dbg_addr</span><span class="p">]</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">dbg_addr</span><span class="p">),</span> <span class="p">[</span><span class="n">dbg_val</span><span class="p">]</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">debug_val</span><span class="p">),</span> <span class="p">[</span><span class="n">tag_addr</span><span class="p">]</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">debug_tag_addr</span><span class="p">)</span>
		<span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>

	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">tag_val</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">union</span> <span class="n">cvmx_l2c_tag</span> <span class="nf">cvmx_l2c_get_tag</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">association</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">cvmx_l2c_tag</span> <span class="n">tag</span><span class="p">;</span>
	<span class="n">tag</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">association</span> <span class="o">&gt;=</span> <span class="n">cvmx_l2c_get_num_assoc</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;ERROR: cvmx_l2c_get_tag association out of range</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="kt">int</span><span class="p">)</span><span class="n">index</span> <span class="o">&gt;=</span> <span class="n">cvmx_l2c_get_num_sets</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;ERROR: cvmx_l2c_get_tag index out of range (arg: %d, max: %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			     <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">index</span><span class="p">,</span> <span class="n">cvmx_l2c_get_num_sets</span><span class="p">());</span>
		<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_tadx_tag</span> <span class="n">l2c_tadx_tag</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">address</span> <span class="o">=</span> <span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span>
						<span class="p">(</span><span class="n">association</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
						<span class="p">(</span><span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span><span class="p">));</span>
		<span class="cm">/*</span>
<span class="cm">		 * Use L2 cache Index load tag cache instruction, as</span>
<span class="cm">		 * hardware loads the virtual tag for the L2 cache</span>
<span class="cm">		 * block with the contents of L2C_TAD0_TAG</span>
<span class="cm">		 * register.</span>
<span class="cm">		 */</span>
		<span class="n">CVMX_CACHE_LTGL2I</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">CVMX_SYNC</span><span class="p">;</span>   <span class="cm">/* make sure CVMX_L2C_TADX_TAG is updated */</span>
		<span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_TADX_TAG</span><span class="p">(</span><span class="mi">0</span><span class="p">));</span>

		<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span>     <span class="o">=</span> <span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">valid</span><span class="p">;</span>
		<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">D</span>     <span class="o">=</span> <span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">dirty</span><span class="p">;</span>
		<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span>     <span class="o">=</span> <span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">lock</span><span class="p">;</span>
		<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">U</span>     <span class="o">=</span> <span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">use</span><span class="p">;</span>
		<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span>  <span class="o">=</span> <span class="n">l2c_tadx_tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">tag</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">__cvmx_l2c_tag</span> <span class="n">tmp_tag</span><span class="p">;</span>
		<span class="cm">/* __read_l2_tag is intended for internal use only */</span>
		<span class="n">tmp_tag</span> <span class="o">=</span> <span class="n">__read_l2_tag</span><span class="p">(</span><span class="n">association</span><span class="p">,</span> <span class="n">index</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * Convert all tag structure types to generic version,</span>
<span class="cm">		 * as it can represent all models.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn58xx</span><span class="p">.</span><span class="n">V</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">D</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn58xx</span><span class="p">.</span><span class="n">D</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn58xx</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">U</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn58xx</span><span class="p">.</span><span class="n">U</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn58xx</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn38xx</span><span class="p">.</span><span class="n">V</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">D</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn38xx</span><span class="p">.</span><span class="n">D</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn38xx</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">U</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn38xx</span><span class="p">.</span><span class="n">U</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn38xx</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN31XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn31xx</span><span class="p">.</span><span class="n">V</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">D</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn31xx</span><span class="p">.</span><span class="n">D</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn31xx</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">U</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn31xx</span><span class="p">.</span><span class="n">U</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn31xx</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN30XX</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn30xx</span><span class="p">.</span><span class="n">V</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">D</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn30xx</span><span class="p">.</span><span class="n">D</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn30xx</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">U</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn30xx</span><span class="p">.</span><span class="n">U</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn30xx</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN50XX</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">V</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn50xx</span><span class="p">.</span><span class="n">V</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">D</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn50xx</span><span class="p">.</span><span class="n">D</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">L</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn50xx</span><span class="p">.</span><span class="n">L</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">U</span>    <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn50xx</span><span class="p">.</span><span class="n">U</span><span class="p">;</span>
			<span class="n">tag</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">tmp_tag</span><span class="p">.</span><span class="n">cn50xx</span><span class="p">.</span><span class="n">addr</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;Unsupported OCTEON Model in %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">tag</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">cvmx_l2c_address_to_index</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint64_t</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">indxalias</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN6XXX</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_ctl</span> <span class="n">l2c_ctl</span><span class="p">;</span>
		<span class="n">l2c_ctl</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_CTL</span><span class="p">);</span>
		<span class="n">indxalias</span> <span class="o">=</span> <span class="o">!</span><span class="n">l2c_ctl</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">disidxalias</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_cfg</span> <span class="n">l2c_cfg</span><span class="p">;</span>
		<span class="n">l2c_cfg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_CFG</span><span class="p">);</span>
		<span class="n">indxalias</span> <span class="o">=</span> <span class="n">l2c_cfg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">idxalias</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">indxalias</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">a_14_12</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx</span> <span class="o">/</span> <span class="p">(</span><span class="n">CVMX_L2C_MEMBANK_SELECT_SIZE</span><span class="o">/</span><span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span><span class="p">)))</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
			<span class="n">idx</span> <span class="o">^=</span> <span class="n">idx</span> <span class="o">/</span> <span class="n">cvmx_l2c_get_num_sets</span><span class="p">();</span>
			<span class="n">idx</span> <span class="o">^=</span> <span class="n">a_14_12</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">idx</span> <span class="o">^=</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="n">CVMX_L2C_ALIAS_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">idx</span> <span class="o">&amp;=</span> <span class="n">CVMX_L2C_IDX_MASK</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">idx</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">cvmx_l2c_get_cache_size_bytes</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">cvmx_l2c_get_num_sets</span><span class="p">()</span> <span class="o">*</span> <span class="n">cvmx_l2c_get_num_assoc</span><span class="p">()</span> <span class="o">*</span>
		<span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Return log base 2 of the number of sets in the L2 cache</span>
<span class="cm"> * Returns</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">cvmx_l2c_get_set_bits</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">l2_set_bits</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">))</span>
		<span class="n">l2_set_bits</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>	<span class="cm">/* 2048 sets */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="n">l2_set_bits</span> <span class="o">=</span> <span class="mi">10</span><span class="p">;</span>	<span class="cm">/* 1024 sets */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN31XX</span><span class="p">)</span> <span class="o">||</span> <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX</span><span class="p">))</span>
		<span class="n">l2_set_bits</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>	<span class="cm">/* 512 sets */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN30XX</span><span class="p">))</span>
		<span class="n">l2_set_bits</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* 256 sets */</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN50XX</span><span class="p">))</span>
		<span class="n">l2_set_bits</span> <span class="o">=</span> <span class="mi">7</span><span class="p">;</span>	<span class="cm">/* 128 sets */</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;Unsupported OCTEON Model in %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">l2_set_bits</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>	<span class="cm">/* 2048 sets */</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">l2_set_bits</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Return the number of sets in the L2 Cache */</span>
<span class="kt">int</span> <span class="nf">cvmx_l2c_get_num_sets</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cvmx_l2c_get_set_bits</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* Return the number of associations in the L2 Cache */</span>
<span class="kt">int</span> <span class="nf">cvmx_l2c_get_num_assoc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">l2_assoc</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN56XX</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN52XX</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN58XX</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN50XX</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN38XX</span><span class="p">))</span>
		<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span>
		<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN31XX</span><span class="p">)</span> <span class="o">||</span>
		 <span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN30XX</span><span class="p">))</span>
		<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;Unsupported OCTEON Model in %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check to see if part of the cache is disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_mio_fus_dat3</span> <span class="n">mio_fus_dat3</span><span class="p">;</span>

		<span class="n">mio_fus_dat3</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_MIO_FUS_DAT3</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * cvmx_mio_fus_dat3.s.l2c_crip fuses map as follows</span>
<span class="cm">		 * &lt;2&gt; will be not used for 63xx</span>
<span class="cm">		 * &lt;1&gt; disables 1/2 ways</span>
<span class="cm">		 * &lt;0&gt; disables 1/4 ways</span>
<span class="cm">		 * They are cumulative, so for 63xx:</span>
<span class="cm">		 * &lt;1&gt; &lt;0&gt;</span>
<span class="cm">		 * 0 0 16-way 2MB cache</span>
<span class="cm">		 * 0 1 12-way 1.5MB cache</span>
<span class="cm">		 * 1 0 8-way 1MB cache</span>
<span class="cm">		 * 1 1 4-way 512KB cache</span>
<span class="cm">		 */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">mio_fus_dat3</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">l2c_crip</span> <span class="o">==</span> <span class="mi">3</span><span class="p">)</span>
			<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mio_fus_dat3</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">l2c_crip</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">mio_fus_dat3</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">l2c_crip</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">l2_assoc</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2d_fus3</span> <span class="n">val</span><span class="p">;</span>
		<span class="n">val</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2D_FUS3</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Using shifts here, as bit position names are</span>
<span class="cm">		 * different for each model but they all mean the</span>
<span class="cm">		 * same.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val</span><span class="p">.</span><span class="n">u64</span> <span class="o">&gt;&gt;</span> <span class="mi">35</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
			<span class="n">l2_assoc</span> <span class="o">=</span> <span class="n">l2_assoc</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">val</span><span class="p">.</span><span class="n">u64</span> <span class="o">&gt;&gt;</span> <span class="mi">34</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1</span><span class="p">)</span>
			<span class="n">l2_assoc</span> <span class="o">=</span> <span class="n">l2_assoc</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">l2_assoc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Flush a line from the L2 cache</span>
<span class="cm"> * This should only be called from one core at a time, as this routine</span>
<span class="cm"> * sets the core to the &#39;debug&#39; core in order to flush the line.</span>
<span class="cm"> *</span>
<span class="cm"> * @assoc:  Association (or way) to flush</span>
<span class="cm"> * @index:  Index to flush</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">cvmx_l2c_flush_line</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">assoc</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Check the range of the index. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">index</span> <span class="o">&gt;</span> <span class="p">(</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">cvmx_l2c_get_num_sets</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;ERROR: cvmx_l2c_flush_line index out of range.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check the range of association. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">assoc</span> <span class="o">&gt;</span> <span class="p">(</span><span class="kt">uint32_t</span><span class="p">)</span><span class="n">cvmx_l2c_get_num_assoc</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">cvmx_dprintf</span><span class="p">(</span><span class="s">&quot;ERROR: cvmx_l2c_flush_line association out of range.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN63XX</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">address</span><span class="p">;</span>
		<span class="cm">/* Create the address based on index and association.</span>
<span class="cm">		 * Bits&lt;20:17&gt; select the way of the cache block involved in</span>
<span class="cm">		 *             the operation</span>
<span class="cm">		 * Bits&lt;16:7&gt; of the effect address select the index</span>
<span class="cm">		 */</span>
		<span class="n">address</span> <span class="o">=</span> <span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span>
				<span class="p">(</span><span class="n">assoc</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_TAG_ADDR_ALIAS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
				<span class="p">(</span><span class="n">index</span> <span class="o">&lt;&lt;</span> <span class="n">CVMX_L2C_IDX_ADDR_SHIFT</span><span class="p">));</span>
		<span class="n">CVMX_CACHE_WBIL2I</span><span class="p">(</span><span class="n">address</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">union</span> <span class="n">cvmx_l2c_dbg</span> <span class="n">l2cdbg</span><span class="p">;</span>

		<span class="n">l2cdbg</span><span class="p">.</span><span class="n">u64</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">OCTEON_IS_MODEL</span><span class="p">(</span><span class="n">OCTEON_CN30XX</span><span class="p">))</span>
			<span class="n">l2cdbg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">ppnum</span> <span class="o">=</span> <span class="n">cvmx_get_core_num</span><span class="p">();</span>
		<span class="n">l2cdbg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">finv</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">l2cdbg</span><span class="p">.</span><span class="n">s</span><span class="p">.</span><span class="n">set</span> <span class="o">=</span> <span class="n">assoc</span><span class="p">;</span>
		<span class="n">cvmx_spinlock_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cvmx_l2c_spinlock</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Enter debug mode, and make sure all other writes</span>
<span class="cm">		 * complete before we enter debug mode</span>
<span class="cm">		 */</span>
		<span class="n">CVMX_SYNC</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">,</span> <span class="n">l2cdbg</span><span class="p">.</span><span class="n">u64</span><span class="p">);</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">);</span>

		<span class="n">CVMX_PREPARE_FOR_STORE</span><span class="p">(</span><span class="n">CVMX_ADD_SEG</span><span class="p">(</span><span class="n">CVMX_MIPS_SPACE_XKPHYS</span><span class="p">,</span>
						    <span class="n">index</span> <span class="o">*</span> <span class="n">CVMX_CACHE_LINE_SIZE</span><span class="p">),</span>
				       <span class="mi">0</span><span class="p">);</span>
		<span class="cm">/* Exit debug mode */</span>
		<span class="n">CVMX_SYNC</span><span class="p">;</span>
		<span class="n">cvmx_write_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">cvmx_read_csr</span><span class="p">(</span><span class="n">CVMX_L2C_DBG</span><span class="p">);</span>
		<span class="n">cvmx_spinlock_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cvmx_l2c_spinlock</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
