Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Aug 17 16:44:24 2019
| Host         : apurvan-HP-Pavilion-Laptop-15-cc129tx running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.930        0.000                      0                  179        0.151        0.000                      0                  179        1.178        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
ps_clk       {0.000 10.000}       20.000          50.000          
  CLKFBIN    {0.000 10.000}       20.000          50.000          
  clk_bufg   {0.000 8.333}        16.667          60.000          
  sclk_bufg  {0.000 1.667}        3.333           300.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ps_clk                                                                                                                                                          7.000        0.000                       0                     2  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_bufg          4.930        0.000                      0                  166        0.151        0.000                      0                  166        7.833        0.000                       0                    85  
  sclk_bufg                                                                                                                                                     1.178        0.000                       0                    14  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_bufg           clk_bufg                 6.741        0.000                      0                   13        0.472        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ps_clk
  To Clock:  ps_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ps_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PS7_stub_inst/PS7_inst/FCLKCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  BUFG_inst0/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLL_BASE_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_bufg
  To Clock:  clk_bufg

Setup :            0  Failing Endpoints,  Worst Slack        4.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.930ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/ao_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        3.057ns  (logic 0.890ns (29.113%)  route 2.167ns (70.887%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.584    17.612    data_gen_inst/compls6__0
    SLICE_X41Y48         LUT2 (Prop_lut2_I1_O)        0.118    17.730 r  data_gen_inst/ao_i_1/O
                         net (fo=1, routed)           0.524    18.253    enc_inst/ao0
    SLICE_X41Y47         FDCE                                         r  enc_inst/ao_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X41Y47         FDCE                                         r  enc_inst/ao_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X41Y47         FDCE (Setup_fdce_C_D)       -0.269    23.183    enc_inst/ao_reg
  -------------------------------------------------------------------
                         required time                         23.183    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                  4.930    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/s_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        3.034ns  (logic 1.020ns (33.616%)  route 2.014ns (66.384%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.654    17.682    enc_inst/compls6__0
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.124    17.806 r  enc_inst/s_i_2/O
                         net (fo=1, routed)           0.301    18.107    data_gen_inst/s_reg
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.124    18.231 r  data_gen_inst/s_i_1/O
                         net (fo=1, routed)           0.000    18.231    enc_inst/s0
    SLICE_X43Y48         FDCE                                         r  enc_inst/s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/s_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.031    23.483    enc_inst/s_reg
  -------------------------------------------------------------------
                         required time                         23.483    
                         arrival time                         -18.231    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/bo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        2.778ns  (logic 0.896ns (32.249%)  route 1.882ns (67.751%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.823    17.851    data_gen_inst/compls6__0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.124    17.975 r  data_gen_inst/bo_i_1/O
                         net (fo=1, routed)           0.000    17.975    enc_inst/bo0
    SLICE_X43Y48         FDCE                                         r  enc_inst/bo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/bo_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.029    23.481    enc_inst/bo_reg
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -17.975    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/do_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        2.804ns  (logic 0.922ns (32.877%)  route 1.882ns (67.123%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.823    17.851    data_gen_inst/compls6__0
    SLICE_X43Y48         LUT5 (Prop_lut5_I4_O)        0.150    18.001 r  data_gen_inst/do_i_1/O
                         net (fo=1, routed)           0.000    18.001    enc_inst/do0
    SLICE_X43Y48         FDCE                                         r  enc_inst/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/do_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.075    23.527    enc_inst/do_reg
  -------------------------------------------------------------------
                         required time                         23.527    
                         arrival time                         -18.001    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/co_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        2.634ns  (logic 0.896ns (34.020%)  route 1.738ns (65.980%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.678    17.706    data_gen_inst/compls6__0
    SLICE_X43Y48         LUT6 (Prop_lut6_I5_O)        0.124    17.830 r  data_gen_inst/co_i_1/O
                         net (fo=1, routed)           0.000    17.830    enc_inst/co0
    SLICE_X43Y48         FDCE                                         r  enc_inst/co_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/co_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.031    23.483    enc_inst/co_reg
  -------------------------------------------------------------------
                         required time                         23.483    
                         arrival time                         -17.830    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/lpdl6_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        2.523ns  (logic 1.022ns (40.514%)  route 1.501ns (59.486%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 f  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.695    16.416    enc_inst/k4
    SLICE_X42Y49         LUT3 (Prop_lut3_I0_O)        0.150    16.566 r  enc_inst/lpdl6_i_2/O
                         net (fo=1, routed)           0.805    17.371    data_gen_inst/lpdl6_reg
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.348    17.719 r  data_gen_inst/lpdl6_i_1/O
                         net (fo=1, routed)           0.000    17.719    enc_inst/pdl6
    SLICE_X41Y49         FDCE                                         r  enc_inst/lpdl6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X41Y49         FDCE                                         r  enc_inst/lpdl6_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.031    23.483    enc_inst/lpdl6_reg
  -------------------------------------------------------------------
                         required time                         23.483    
                         arrival time                         -17.719    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.886ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/eo_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        2.399ns  (logic 0.896ns (37.346%)  route 1.503ns (62.654%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.444    17.471    data_gen_inst/compls6__0
    SLICE_X41Y49         LUT6 (Prop_lut6_I5_O)        0.124    17.595 r  data_gen_inst/eo_i_1/O
                         net (fo=1, routed)           0.000    17.595    enc_inst/eo0
    SLICE_X41Y49         FDCE                                         r  enc_inst/eo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X41Y49         FDCE                                         r  enc_inst/eo_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X41Y49         FDCE (Setup_fdce_C_D)        0.029    23.481    enc_inst/eo_reg
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -17.595    
  -------------------------------------------------------------------
                         slack                                  5.886    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 enc_inst/k4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/io_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        2.396ns  (logic 0.896ns (37.399%)  route 1.500ns (62.601%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/k4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.524    15.720 r  enc_inst/k4_reg/Q
                         net (fo=7, routed)           0.615    16.335    data_gen_inst/k4
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124    16.459 r  data_gen_inst/lpdl6_i_4/O
                         net (fo=2, routed)           0.445    16.904    data_gen_inst/lpdl6_i_4_n_0
    SLICE_X41Y49         LUT5 (Prop_lut5_I1_O)        0.124    17.028 r  data_gen_inst/lpdl6_i_5/O
                         net (fo=8, routed)           0.440    17.468    data_gen_inst/compls6__0
    SLICE_X43Y48         LUT2 (Prop_lut2_I1_O)        0.124    17.592 r  data_gen_inst/io_i_1/O
                         net (fo=1, routed)           0.000    17.592    enc_inst/io0
    SLICE_X43Y48         FDCE                                         r  enc_inst/io_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/io_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Setup_fdce_C_D)        0.032    23.484    enc_inst/io_reg
  -------------------------------------------------------------------
                         required time                         23.484    
                         arrival time                         -17.592    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             6.768ns  (required time - arrival time)
  Source:                 enc_inst/s_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/jo_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg fall@8.333ns - clk_bufg rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.580ns (38.113%)  route 0.942ns (61.887%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 14.534 - 8.333 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=83, routed)          1.666     6.863    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456     7.319 r  enc_inst/s_reg/Q
                         net (fo=2, routed)           0.942     8.261    enc_inst/s
    SLICE_X40Y49         LUT6 (Prop_lut6_I1_O)        0.124     8.385 r  enc_inst/jo_i_1/O
                         net (fo=1, routed)           0.000     8.385    enc_inst/jo0
    SLICE_X40Y49         FDCE                                         r  enc_inst/jo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.512 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634    11.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.230 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    12.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.041 f  BUFG_inst2/O
                         net (fo=83, routed)          1.493    14.534    enc_inst/CLK
    SLICE_X40Y49         FDCE                                         r  enc_inst/jo_reg/C  (IS_INVERTED)
                         clock pessimism              0.637    15.171    
                         clock uncertainty           -0.052    15.119    
    SLICE_X40Y49         FDCE (Setup_fdce_C_D)        0.034    15.153    enc_inst/jo_reg
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  6.768    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 enc_inst/lpdl6_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/fo_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg fall@8.333ns - clk_bufg rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 0.580ns (41.181%)  route 0.828ns (58.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 14.534 - 8.333 ) 
    Source Clock Delay      (SCD):    6.863ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BUFG_inst0/O
                         net (fo=1, routed)           1.831     3.125    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.213 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883     5.096    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  BUFG_inst2/O
                         net (fo=83, routed)          1.666     6.863    enc_inst/CLK
    SLICE_X41Y49         FDCE                                         r  enc_inst/lpdl6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDCE (Prop_fdce_C_Q)         0.456     7.319 r  enc_inst/lpdl6_reg/Q
                         net (fo=5, routed)           0.828     8.147    enc_inst/lpdl6
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124     8.271 r  enc_inst/fo_i_1/O
                         net (fo=1, routed)           0.000     8.271    enc_inst/fo0
    SLICE_X43Y49         FDCE                                         r  enc_inst/fo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088     9.421    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.512 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634    11.147    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    11.230 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    12.950    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.041 f  BUFG_inst2/O
                         net (fo=83, routed)          1.493    14.534    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/fo_reg/C  (IS_INVERTED)
                         clock pessimism              0.637    15.171    
                         clock uncertainty           -0.052    15.119    
    SLICE_X43Y49         FDCE (Setup_fdce_C_D)        0.032    15.151    enc_inst/fo_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 data_gen_inst/test_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            data_gen_inst/sr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.919%)  route 0.328ns (61.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.736ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.561     2.118    data_gen_inst/clk
    SLICE_X42Y47         FDRE                                         r  data_gen_inst/test_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     2.282 r  data_gen_inst/test_counter_reg[1]/Q
                         net (fo=10, routed)          0.328     2.610    data_gen_inst/test_counter[1]
    SLICE_X42Y50         LUT3 (Prop_lut3_I2_O)        0.045     2.655 r  data_gen_inst/sr[30]_i_1/O
                         net (fo=1, routed)           0.000     2.655    data_gen_inst/sr[30]
    SLICE_X42Y50         FDRE                                         r  data_gen_inst/sr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.827     2.736    data_gen_inst/clk
    SLICE_X42Y50         FDRE                                         r  data_gen_inst/sr_reg[30]/C
                         clock pessimism             -0.352     2.384    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.120     2.504    data_gen_inst/sr_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.504    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 enc_inst/io_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/enc_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.561     2.118    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/io_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  enc_inst/io_reg/Q
                         net (fo=1, routed)           0.110     2.369    enc_inst/io
    SLICE_X43Y47         FDRE                                         r  enc_inst/enc_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X43Y47         FDRE                                         r  enc_inst/enc_data_reg[8]/C
                         clock pessimism             -0.603     2.134    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.072     2.206    enc_inst/enc_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 enc_inst/bo_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/enc_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.561     2.118    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  enc_inst/bo_reg/Q
                         net (fo=1, routed)           0.110     2.369    enc_inst/bo
    SLICE_X43Y47         FDRE                                         r  enc_inst/enc_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X43Y47         FDRE                                         r  enc_inst/enc_data_reg[1]/C
                         clock pessimism             -0.603     2.134    
    SLICE_X43Y47         FDRE (Hold_fdre_C_D)         0.070     2.204    enc_inst/enc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 enc_inst/h4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/lpdl4_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.285ns  (logic 0.212ns (74.297%)  route 0.073ns (25.703%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/h4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.167    10.618 r  enc_inst/h4_reg/Q
                         net (fo=5, routed)           0.073    10.692    enc_inst/h4
    SLICE_X43Y49         LUT4 (Prop_lut4_I0_O)        0.045    10.737 r  enc_inst/lpdl4_i_1/O
                         net (fo=1, routed)           0.000    10.737    enc_inst/pdl4
    SLICE_X43Y49         FDCE                                         r  enc_inst/lpdl4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.606    10.464    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.099    10.563    enc_inst/lpdl4_reg
  -------------------------------------------------------------------
                         required time                        -10.563    
                         arrival time                          10.737    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 enc_inst/ao_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/enc_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.561     2.118    enc_inst/CLK
    SLICE_X41Y47         FDCE                                         r  enc_inst/ao_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     2.259 r  enc_inst/ao_reg/Q
                         net (fo=1, routed)           0.102     2.361    enc_inst/ao
    SLICE_X42Y47         FDRE                                         r  enc_inst/enc_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X42Y47         FDRE                                         r  enc_inst/enc_data_reg[0]/C
                         clock pessimism             -0.603     2.134    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.052     2.186    enc_inst/enc_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 enc_inst/h4_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/fo_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.286ns  (logic 0.212ns (74.037%)  route 0.074ns (25.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X42Y49         FDRE                                         r  enc_inst/h4_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.167    10.618 r  enc_inst/h4_reg/Q
                         net (fo=5, routed)           0.074    10.693    enc_inst/h4
    SLICE_X43Y49         LUT6 (Prop_lut6_I0_O)        0.045    10.738 r  enc_inst/fo_i_1/O
                         net (fo=1, routed)           0.000    10.738    enc_inst/fo0
    SLICE_X43Y49         FDCE                                         r  enc_inst/fo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/fo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.606    10.464    
    SLICE_X43Y49         FDCE (Hold_fdce_C_D)         0.098    10.562    enc_inst/fo_reg
  -------------------------------------------------------------------
                         required time                        -10.562    
                         arrival time                          10.738    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data_gen_inst/test_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            data_gen_inst/sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.187ns (31.546%)  route 0.406ns (68.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.559     2.116    data_gen_inst/clk
    SLICE_X41Y50         FDRE                                         r  data_gen_inst/test_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.257 r  data_gen_inst/test_counter_reg[0]/Q
                         net (fo=11, routed)          0.406     2.663    data_gen_inst/test_counter[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.046     2.709 r  data_gen_inst/sr[25]_i_1/O
                         net (fo=1, routed)           0.000     2.709    data_gen_inst/sr[25]_i_1_n_0
    SLICE_X42Y48         FDRE                                         r  data_gen_inst/sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    data_gen_inst/clk
    SLICE_X42Y48         FDRE                                         r  data_gen_inst/sr_reg[25]/C
                         clock pessimism             -0.352     2.385    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.131     2.516    data_gen_inst/sr_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 data_gen_inst/test_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            data_gen_inst/sr_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.188ns (31.715%)  route 0.405ns (68.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.559     2.116    data_gen_inst/clk
    SLICE_X41Y50         FDRE                                         r  data_gen_inst/test_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.257 f  data_gen_inst/test_counter_reg[0]/Q
                         net (fo=11, routed)          0.405     2.662    data_gen_inst/test_counter[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.047     2.709 r  data_gen_inst/sr[31]_i_3/O
                         net (fo=1, routed)           0.000     2.709    data_gen_inst/sr[31]
    SLICE_X42Y48         FDSE                                         r  data_gen_inst/sr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    data_gen_inst/clk
    SLICE_X42Y48         FDSE                                         r  data_gen_inst/sr_reg[31]/C
                         clock pessimism             -0.352     2.385    
    SLICE_X42Y48         FDSE (Hold_fdse_C_D)         0.131     2.516    data_gen_inst/sr_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 data_gen_inst/test_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            data_gen_inst/sr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.484%)  route 0.405ns (68.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.559     2.116    data_gen_inst/clk
    SLICE_X41Y50         FDRE                                         r  data_gen_inst/test_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.257 r  data_gen_inst/test_counter_reg[0]/Q
                         net (fo=11, routed)          0.405     2.662    data_gen_inst/test_counter[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I0_O)        0.045     2.707 r  data_gen_inst/sr[26]_i_1/O
                         net (fo=1, routed)           0.000     2.707    data_gen_inst/sr[26]
    SLICE_X42Y48         FDSE                                         r  data_gen_inst/sr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    data_gen_inst/clk
    SLICE_X42Y48         FDSE                                         r  data_gen_inst/sr_reg[26]/C
                         clock pessimism             -0.352     2.385    
    SLICE_X42Y48         FDSE (Hold_fdse_C_D)         0.121     2.506    data_gen_inst/sr_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.506    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 data_gen_inst/test_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            data_gen_inst/sr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_bufg
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg rise@0.000ns - clk_bufg rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.431%)  route 0.406ns (68.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BUFG_inst0/O
                         net (fo=1, routed)           0.602     0.938    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.988 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     1.531    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  BUFG_inst2/O
                         net (fo=83, routed)          0.559     2.116    data_gen_inst/clk
    SLICE_X41Y50         FDRE                                         r  data_gen_inst/test_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     2.257 r  data_gen_inst/test_counter_reg[0]/Q
                         net (fo=11, routed)          0.406     2.663    data_gen_inst/test_counter[0]
    SLICE_X42Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.708 r  data_gen_inst/sr[24]_i_1/O
                         net (fo=1, routed)           0.000     2.708    data_gen_inst/sr[24]
    SLICE_X42Y48         FDRE                                         r  data_gen_inst/sr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    data_gen_inst/clk
    SLICE_X42Y48         FDRE                                         r  data_gen_inst/sr_reg[24]/C
                         clock pessimism             -0.352     2.385    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.120     2.505    data_gen_inst/sr_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_bufg
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { PLL_BASE_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         16.667      14.511     BUFGCTRL_X0Y0   BUFG_inst2/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X1Y109   serdes_inst_clk/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X0Y8     serdes_inst_data0/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X0Y7     serdes_inst_data0/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X0Y10    serdes_inst_data1/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X1Y103   serdes_inst_data3/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X1Y108   serdes_inst_data4/master_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X1Y107   serdes_inst_data4/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X0Y9     serdes_inst_data1/slave_serdes_inst_data0/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         16.667      15.000     OLOGIC_X0Y6     serdes_inst_data2/master_serdes_inst_data0/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       16.667      143.333    PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y43    data_gen_inst/hold_prng_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y45    data_gen_inst/hold_prng_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y45    data_gen_inst/hold_prng_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y46    data_gen_inst/hold_prng_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y46    data_gen_inst/hold_prng_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y49    data_gen_inst/hold_prng_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y49    data_gen_inst/hold_prng_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y49    data_gen_inst/hold_prng_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y50    data_gen_inst/hold_prng_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X44Y50    data_gen_inst/hold_prng_reg[29]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X42Y49    enc_inst/f4_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         8.333       7.833      SLICE_X43Y49    enc_inst/fo_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X42Y49    enc_inst/g4_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         8.333       7.833      SLICE_X40Y49    enc_inst/go_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X42Y49    enc_inst/h4_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         8.333       7.833      SLICE_X40Y49    enc_inst/ho_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         8.333       7.833      SLICE_X40Y49    enc_inst/jo_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X42Y49    enc_inst/k4_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         8.333       7.833      SLICE_X43Y49    enc_inst/lpdl4_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.333       7.833      SLICE_X40Y47    enc_inst/lreset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sclk_bufg
  To Clock:  sclk_bufg

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk_bufg
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { PLL_BASE_inst1/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         3.333       1.178      BUFGCTRL_X0Y1   BUFG_inst1/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y109   serdes_inst_clk/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X0Y8     serdes_inst_data0/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X0Y7     serdes_inst_data0/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X0Y10    serdes_inst_data1/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y103   serdes_inst_data3/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y108   serdes_inst_data4/master_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y107   serdes_inst_data4/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X0Y9     serdes_inst_data1/slave_serdes_inst_data0/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X0Y6     serdes_inst_data2/master_serdes_inst_data0/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y0  PLL_BASE_inst1/CLKOUT1



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_bufg
  To Clock:  clk_bufg

Setup :            0  Failing Endpoints,  Worst Slack        6.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/eo_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.110ns  (logic 0.459ns (41.350%)  route 0.651ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.651    16.306    enc_inst/lreset
    SLICE_X41Y49         FDCE                                         f  enc_inst/eo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X41Y49         FDCE                                         r  enc_inst/eo_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/eo_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/lpdl6_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.110ns  (logic 0.459ns (41.350%)  route 0.651ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.651    16.306    enc_inst/lreset
    SLICE_X41Y49         FDCE                                         f  enc_inst/lpdl6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X41Y49         FDCE                                         r  enc_inst/lpdl6_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X41Y49         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/lpdl6_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.306    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/bo_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.104ns  (logic 0.459ns (41.557%)  route 0.645ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.645    16.301    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/bo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/bo_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/bo_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/co_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.104ns  (logic 0.459ns (41.557%)  route 0.645ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.645    16.301    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/co_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/co_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/co_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/do_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.104ns  (logic 0.459ns (41.557%)  route 0.645ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.645    16.301    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/do_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/do_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/do_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/io_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.104ns  (logic 0.459ns (41.557%)  route 0.645ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.645    16.301    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/io_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/io_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/io_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.747ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/s_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.104ns  (logic 0.459ns (41.557%)  route 0.645ns (58.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.645    16.301    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/s_reg/C
                         clock pessimism              0.637    23.505    
                         clock uncertainty           -0.052    23.452    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.405    23.047    enc_inst/s_reg
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  6.747    

Slack (MET) :             6.843ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/ao_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_bufg rise@16.667ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.011ns  (logic 0.459ns (45.412%)  route 0.552ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 22.868 - 16.667 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.552    16.207    enc_inst/lreset
    SLICE_X41Y47         FDCE                                         f  enc_inst/ao_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                     16.667    16.667 r  
    PS7_X0Y0             PS7                          0.000    16.667 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    17.755    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.846 r  BUFG_inst0/O
                         net (fo=1, routed)           1.634    19.480    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    19.563 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    21.283    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.374 r  BUFG_inst2/O
                         net (fo=83, routed)          1.493    22.868    enc_inst/CLK
    SLICE_X41Y47         FDCE                                         r  enc_inst/ao_reg/C
                         clock pessimism              0.640    23.508    
                         clock uncertainty           -0.052    23.455    
    SLICE_X41Y47         FDCE (Recov_fdce_C_CLR)     -0.405    23.050    enc_inst/ao_reg
  -------------------------------------------------------------------
                         required time                         23.050    
                         arrival time                         -16.207    
  -------------------------------------------------------------------
                         slack                                  6.843    

Slack (MET) :             14.945ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/fo_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_bufg fall@25.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.243ns  (logic 0.459ns (36.929%)  route 0.784ns (63.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 31.201 - 25.000 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.784    16.439    enc_inst/lreset
    SLICE_X43Y49         FDCE                                         f  enc_inst/fo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634    27.813    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.896 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    29.617    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 f  BUFG_inst2/O
                         net (fo=83, routed)          1.493    31.201    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/fo_reg/C  (IS_INVERTED)
                         clock pessimism              0.637    31.838    
                         clock uncertainty           -0.052    31.786    
    SLICE_X43Y49         FDCE (Recov_fdce_C_CLR)     -0.402    31.384    enc_inst/fo_reg
  -------------------------------------------------------------------
                         required time                         31.384    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                 14.945    

Slack (MET) :             14.945ns  (required time - arrival time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/lpdl4_reg/CLR
                            (recovery check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_bufg fall@25.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        1.243ns  (logic 0.459ns (36.929%)  route 0.784ns (63.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 31.201 - 25.000 ) 
    Source Clock Delay      (SCD):    6.863ns = ( 15.196 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.193     9.526    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     9.627 f  BUFG_inst0/O
                         net (fo=1, routed)           1.831    11.458    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    11.546 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.883    13.429    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    13.530 f  BUFG_inst2/O
                         net (fo=83, routed)          1.666    15.196    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.459    15.655 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.784    16.439    enc_inst/lreset
    SLICE_X43Y49         FDCE                                         f  enc_inst/lpdl4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                     25.000    25.000 f  
    PS7_X0Y0             PS7                          0.000    25.000 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 f  BUFG_inst0/O
                         net (fo=1, routed)           1.634    27.813    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    27.896 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           1.720    29.617    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    29.708 f  BUFG_inst2/O
                         net (fo=83, routed)          1.493    31.201    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism              0.637    31.838    
                         clock uncertainty           -0.052    31.786    
    SLICE_X43Y49         FDCE (Recov_fdce_C_CLR)     -0.402    31.384    enc_inst/lpdl4_reg
  -------------------------------------------------------------------
                         required time                         31.384    
                         arrival time                         -16.439    
  -------------------------------------------------------------------
                         slack                                 14.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/go_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.194%)  route 0.257ns (63.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.257    10.855    enc_inst/lreset
    SLICE_X40Y49         FDCE                                         f  enc_inst/go_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X40Y49         FDCE                                         r  enc_inst/go_reg/C  (IS_INVERTED)
                         clock pessimism             -0.603    10.467    
    SLICE_X40Y49         FDCE (Remov_fdce_C_CLR)     -0.085    10.382    enc_inst/go_reg
  -------------------------------------------------------------------
                         required time                        -10.382    
                         arrival time                          10.855    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/ho_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.194%)  route 0.257ns (63.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.257    10.855    enc_inst/lreset
    SLICE_X40Y49         FDCE                                         f  enc_inst/ho_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X40Y49         FDCE                                         r  enc_inst/ho_reg/C  (IS_INVERTED)
                         clock pessimism             -0.603    10.467    
    SLICE_X40Y49         FDCE (Remov_fdce_C_CLR)     -0.085    10.382    enc_inst/ho_reg
  -------------------------------------------------------------------
                         required time                        -10.382    
                         arrival time                          10.855    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/jo_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.403ns  (logic 0.146ns (36.194%)  route 0.257ns (63.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.257    10.855    enc_inst/lreset
    SLICE_X40Y49         FDCE                                         f  enc_inst/jo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X40Y49         FDCE                                         r  enc_inst/jo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.603    10.467    
    SLICE_X40Y49         FDCE (Remov_fdce_C_CLR)     -0.085    10.382    enc_inst/jo_reg
  -------------------------------------------------------------------
                         required time                        -10.382    
                         arrival time                          10.855    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/fo_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.742%)  route 0.300ns (67.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.300    10.897    enc_inst/lreset
    SLICE_X43Y49         FDCE                                         f  enc_inst/fo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/fo_reg/C  (IS_INVERTED)
                         clock pessimism             -0.603    10.467    
    SLICE_X43Y49         FDCE (Remov_fdce_C_CLR)     -0.085    10.382    enc_inst/fo_reg
  -------------------------------------------------------------------
                         required time                        -10.382    
                         arrival time                          10.897    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/lpdl4_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_bufg fall@8.333ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.446ns  (logic 0.146ns (32.742%)  route 0.300ns (67.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 11.070 - 8.333 ) 
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.300    10.897    enc_inst/lreset
    SLICE_X43Y49         FDCE                                         f  enc_inst/lpdl4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     8.670    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.699 f  BUFG_inst0/O
                         net (fo=1, routed)           0.869     9.568    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     9.621 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592    10.213    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    10.242 f  BUFG_inst2/O
                         net (fo=83, routed)          0.828    11.070    enc_inst/CLK
    SLICE_X43Y49         FDCE                                         r  enc_inst/lpdl4_reg/C  (IS_INVERTED)
                         clock pessimism             -0.603    10.467    
    SLICE_X43Y49         FDCE (Remov_fdce_C_CLR)     -0.085    10.382    enc_inst/lpdl4_reg
  -------------------------------------------------------------------
                         required time                        -10.382    
                         arrival time                          10.897    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             8.703ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/ao_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (clk_bufg rise@0.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.597%)  route 0.197ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.197    10.794    enc_inst/lreset
    SLICE_X41Y47         FDCE                                         f  enc_inst/ao_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X41Y47         FDCE                                         r  enc_inst/ao_reg/C
                         clock pessimism             -0.606     2.131    
                         clock uncertainty            0.052     2.183    
    SLICE_X41Y47         FDCE (Remov_fdce_C_CLR)     -0.092     2.091    enc_inst/ao_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                          10.794    
  -------------------------------------------------------------------
                         slack                                  8.703    

Slack (MET) :             8.750ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/bo_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (clk_bufg rise@0.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.198%)  route 0.246ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.246    10.844    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/bo_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/bo_reg/C
                         clock pessimism             -0.603     2.134    
                         clock uncertainty            0.052     2.186    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.094    enc_inst/bo_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                          10.844    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/co_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (clk_bufg rise@0.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.198%)  route 0.246ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.246    10.844    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/co_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/co_reg/C
                         clock pessimism             -0.603     2.134    
                         clock uncertainty            0.052     2.186    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.094    enc_inst/co_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                          10.844    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/do_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (clk_bufg rise@0.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.198%)  route 0.246ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.246    10.844    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/do_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/do_reg/C
                         clock pessimism             -0.603     2.134    
                         clock uncertainty            0.052     2.186    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.094    enc_inst/do_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                          10.844    
  -------------------------------------------------------------------
                         slack                                  8.750    

Slack (MET) :             8.750ns  (arrival time - required time)
  Source:                 enc_inst/lreset_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            enc_inst/io_reg/CLR
                            (removal check against rising-edge clock clk_bufg  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -8.333ns  (clk_bufg rise@0.000ns - clk_bufg fall@8.333ns)
  Data Path Delay:        0.392ns  (logic 0.146ns (37.198%)  route 0.246ns (62.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.118ns = ( 10.451 - 8.333 ) 
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.077ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_bufg fall edge)
                                                      8.333     8.333 f  
    PS7_X0Y0             PS7                          0.000     8.333 f  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.310     8.643    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.669 f  BUFG_inst0/O
                         net (fo=1, routed)           0.602     9.271    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     9.321 f  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.544     9.865    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.891 f  BUFG_inst2/O
                         net (fo=83, routed)          0.561    10.451    enc_inst/CLK
    SLICE_X40Y47         FDRE                                         r  enc_inst/lreset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.146    10.597 f  enc_inst/lreset_reg/Q
                         net (fo=13, routed)          0.246    10.844    enc_inst/lreset
    SLICE_X43Y48         FDCE                                         f  enc_inst/io_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_bufg rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  PS7_stub_inst/PS7_inst/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ps_fclk_bufg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BUFG_inst0/O
                         net (fo=1, routed)           0.869     1.235    CLKIN1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.288 r  PLL_BASE_inst1/CLKOUT0
                         net (fo=1, routed)           0.592     1.880    clk_bufg
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  BUFG_inst2/O
                         net (fo=83, routed)          0.828     2.737    enc_inst/CLK
    SLICE_X43Y48         FDCE                                         r  enc_inst/io_reg/C
                         clock pessimism             -0.603     2.134    
                         clock uncertainty            0.052     2.186    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.094    enc_inst/io_reg
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                          10.844    
  -------------------------------------------------------------------
                         slack                                  8.750    





