#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov  4 17:15:32 2021
# Process ID: 6552
# Current directory: C:/Users/s/Desktop/tp_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10212 C:\Users\s\Desktop\tp_2\tp_2.xpr
# Log file: C:/Users/s/Desktop/tp_2/vivado.log
# Journal file: C:/Users/s/Desktop/tp_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/s/Desktop/tp_2/tp_2.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/s/Desktop/tp_2/tp_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.063 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 17:18:41 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1007.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.063 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1007.063 ; gain = 0.000
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 69
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 70
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 73
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 74
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 79
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 58
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 58
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 70
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.063 ; gain = 0.000
file delete -force xsim.ini
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 69 in file 'C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v' not restored because it is no longer a breakable line.
ERROR: [Simulator 45-7] No such file 'C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.vC:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.063 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property INCREMENTAL false [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\s\Desktop\tp_2\tp_2.srcs\sim_1\new\ALU_UART_INTFC_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\s\Desktop\tp_2\tp_2.srcs\sources_1\new\interfazUART.v:]
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 17:25:47 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1007.063 ; gain = 0.000
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 148
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 75
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 74
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 79
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 82
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 83
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
run all
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
run all
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 82
run all
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 58
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 59
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 62
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 63
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 58
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 58
run all
Stopped at time : 150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 58
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 58
run all
Stopped at time : 350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 58
run all
Stopped at time : 450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
run all
Stopped at time : 550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
run all
Stopped at time : 650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 62
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 58
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 59
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 124
run all
Stopped at time : 500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 124
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
run all
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
run all
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 82
step
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
step
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 124
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 124
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 74
run all
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 70
run all
Stopped at time : 500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 124
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 139
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 139
step
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 141
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 70
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 124
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 139
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.063 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 17:48:48 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1007.063 ; gain = 0.000
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
El dato recibido es ->   0
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
El dato recibido es -> 255
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->  43
Envio operador ->  49 --- Llega a la interfaz (Desde TX) ->  49
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->  33
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   2
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
El dato recibido es ->   0
Envio operador ->  86 --- Llega a la interfaz (Desde TX) ->  86
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->  91
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
El dato recibido es -> 177
Envio operador -> 130 --- Llega a la interfaz (Desde TX) -> 130
Envio operador ->  94 --- Llega a la interfaz (Desde TX) ->  94
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
El dato recibido es -> 224
Envio operador -> 176 --- Llega a la interfaz (Desde TX) -> 176
Envio operador -> 180 --- Llega a la interfaz (Desde TX) -> 180
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 180
Envio operador ->  15 --- Llega a la interfaz (Desde TX) ->  15
Envio operador ->  54 --- Llega a la interfaz (Desde TX) ->  54
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es ->  63
Envio operador -> 158 --- Llega a la interfaz (Desde TX) -> 158
Envio operador -> 230 --- Llega a la interfaz (Desde TX) -> 230
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
El dato recibido es -> 132
Envio operador -> 136 --- Llega a la interfaz (Desde TX) -> 136
Envio operador -> 245 --- Llega a la interfaz (Desde TX) -> 245
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   2
El dato recibido es ->   0
Envio operador -> 209 --- Llega a la interfaz (Desde TX) -> 209
Envio operador -> 147 --- Llega a la interfaz (Desde TX) -> 147
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 211
Envio operador -> 205 --- Llega a la interfaz (Desde TX) -> 205
Envio operador ->  28 --- Llega a la interfaz (Desde TX) ->  28
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
El dato recibido es -> 209
Envio operador ->   0 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 237 --- Llega a la interfaz (Desde TX) -> 237
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es ->  19
Envio operador ->  26 --- Llega a la interfaz (Desde TX) ->  26
Envio operador -> 186 --- Llega a la interfaz (Desde TX) -> 186
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 186
Envio operador ->  41 --- Llega a la interfaz (Desde TX) ->  41
Envio operador -> 187 --- Llega a la interfaz (Desde TX) -> 187
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->  41
Envio operador -> 203 --- Llega a la interfaz (Desde TX) -> 203
Envio operador -> 213 --- Llega a la interfaz (Desde TX) -> 213
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es -> 246
Envio operador -> 138 --- Llega a la interfaz (Desde TX) -> 138
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es -> 140
Envio operador ->  53 --- Llega a la interfaz (Desde TX) ->  53
Envio operador -> 201 --- Llega a la interfaz (Desde TX) -> 201
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->   1
Envio operador -> 155 --- Llega a la interfaz (Desde TX) -> 155
Envio operador ->  83 --- Llega a la interfaz (Desde TX) ->  83
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es ->  72
Envio operador -> 188 --- Llega a la interfaz (Desde TX) -> 188
Envio operador -> 137 --- Llega a la interfaz (Desde TX) -> 137
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
El dato recibido es ->  53
Envio operador -> 178 --- Llega a la interfaz (Desde TX) -> 178
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 64
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 59
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 60
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 74
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 68
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 148
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 141
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.063 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v:66]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v:66]
ERROR: [VRFC 10-2865] module 'interfazUART' ignored due to previous errors [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 17:51:08 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1007.063 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1007.063 ; gain = 0.000
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 69
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 59
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 60
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 59
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 59
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 64
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 79
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 83
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 88
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 87
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 88
run all
Stopped at time : 1050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Stopped at time : 150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 1050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 1050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 1150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 1150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 1250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 1250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
run all
Stopped at time : 1350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 1350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 64
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 69
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 69
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 69
run all
Stopped at time : 1450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 64
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 68
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 69
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 68
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 1613250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 87
run all
Stopped at time : 2637250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
El dato recibido es ->   0
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 4224450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 5248350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 5248450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Stopped at time : 6272350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 87
run all
Stopped at time : 6272450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
El dato recibido es -> 255
Stopped at time : 7859550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 7859650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->  43
Stopped at time : 8886750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 8886850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->  49 --- Llega a la interfaz (Desde TX) ->  49
Stopped at time : 9910750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 87
run all
Stopped at time : 9910850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->  33
Stopped at time : 11497950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 11498050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   2
Stopped at time : 12521950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
step
Stopped at time : 12521950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
step
Stopped at time : 12521950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
step
Stopped at time : 12521950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 40
step
Stopped at time : 12521950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" Line 25
step
Stopped at time : 12521950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" Line 28
run all
Stopped at time : 12522050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 13545950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 87
run all
Stopped at time : 13546050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
El dato recibido es ->   0
Stopped at time : 15133150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 15133250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 69
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
run all
Stopped at time : 15133350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 15133450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 15133550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 15133650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 15133750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 15133850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 59
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 59
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 60
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 59
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 63
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 69
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 79
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 83
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 87
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 84
run all
Envio operador ->  86 --- Llega a la interfaz (Desde TX) ->  86
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->  91
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
El dato recibido es -> 177
Envio operador -> 130 --- Llega a la interfaz (Desde TX) -> 130
Envio operador ->  94 --- Llega a la interfaz (Desde TX) ->  94
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
El dato recibido es -> 224
Envio operador -> 176 --- Llega a la interfaz (Desde TX) -> 176
Envio operador -> 180 --- Llega a la interfaz (Desde TX) -> 180
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 180
Envio operador ->  15 --- Llega a la interfaz (Desde TX) ->  15
Envio operador ->  54 --- Llega a la interfaz (Desde TX) ->  54
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es ->  63
Envio operador -> 158 --- Llega a la interfaz (Desde TX) -> 158
Envio operador -> 230 --- Llega a la interfaz (Desde TX) -> 230
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
El dato recibido es -> 132
Envio operador -> 136 --- Llega a la interfaz (Desde TX) -> 136
Envio operador -> 245 --- Llega a la interfaz (Desde TX) -> 245
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   2
El dato recibido es ->   0
Envio operador -> 209 --- Llega a la interfaz (Desde TX) -> 209
Envio operador -> 147 --- Llega a la interfaz (Desde TX) -> 147
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 211
Envio operador -> 205 --- Llega a la interfaz (Desde TX) -> 205
Envio operador ->  28 --- Llega a la interfaz (Desde TX) ->  28
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
El dato recibido es -> 209
Envio operador ->   0 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 237 --- Llega a la interfaz (Desde TX) -> 237
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es ->  19
Envio operador ->  26 --- Llega a la interfaz (Desde TX) ->  26
Envio operador -> 186 --- Llega a la interfaz (Desde TX) -> 186
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 186
Envio operador ->  41 --- Llega a la interfaz (Desde TX) ->  41
Envio operador -> 187 --- Llega a la interfaz (Desde TX) -> 187
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->  41
Envio operador -> 203 --- Llega a la interfaz (Desde TX) -> 203
Envio operador -> 213 --- Llega a la interfaz (Desde TX) -> 213
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es -> 246
Envio operador -> 138 --- Llega a la interfaz (Desde TX) -> 138
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es -> 140
Envio operador ->  53 --- Llega a la interfaz (Desde TX) ->  53
Envio operador -> 201 --- Llega a la interfaz (Desde TX) -> 201
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->   1
Envio operador -> 155 --- Llega a la interfaz (Desde TX) -> 155
Envio operador ->  83 --- Llega a la interfaz (Desde TX) ->  83
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es ->  72
Envio operador -> 188 --- Llega a la interfaz (Desde TX) -> 188
Envio operador -> 137 --- Llega a la interfaz (Desde TX) -> 137
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
El dato recibido es ->  53
Envio operador -> 178 --- Llega a la interfaz (Desde TX) -> 178
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
El dato recibido es ->  32
Envio operador -> 166 --- Llega a la interfaz (Desde TX) -> 166
Envio operador -> 225 --- Llega a la interfaz (Desde TX) -> 225
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   2
El dato recibido es ->   0
Envio operador -> 100 --- Llega a la interfaz (Desde TX) -> 100
Envio operador -> 147 --- Llega a la interfaz (Desde TX) -> 147
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
El dato recibido es -> 209
Envio operador -> 117 --- Llega a la interfaz (Desde TX) -> 117
Envio operador ->  58 --- Llega a la interfaz (Desde TX) ->  58
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
El dato recibido es -> 127
Envio operador ->  15 --- Llega a la interfaz (Desde TX) ->  15
Envio operador -> 158 --- Llega a la interfaz (Desde TX) -> 158
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov  4 17:55:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1007.063 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: interfazUART
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1152.777 ; gain = 145.715
INFO: [Common 17-344] 'synth_design' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 18:07:17 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.777 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.293 ; gain = 5.516
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 85
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 80
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 76
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 69
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 142
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 142
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 148
run all
Stopped at time : 51700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 76
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1076200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 80
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 2100700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 85
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.293 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  4 18:08:55 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 18:10:57 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 1167.531 ; gain = 9.238
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 148
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 132 --- Llega a la interfaz (Desde TX) -> 132
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  59 --- Llega a la interfaz (Desde TX) ->  59
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 122 --- Llega a la interfaz (Desde TX) -> 122
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  81 --- Llega a la interfaz (Desde TX) ->  81
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 11985800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 158 --- Llega a la interfaz (Desde TX) -> 158
Stopped at time : 13010300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 214 --- Llega a la interfaz (Desde TX) -> 214
Stopped at time : 14034800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 15622500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 181 --- Llega a la interfaz (Desde TX) -> 181
Stopped at time : 16647 us : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  80 --- Llega a la interfaz (Desde TX) ->  80
Stopped at time : 17671500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 19259200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 176 --- Llega a la interfaz (Desde TX) -> 176
Stopped at time : 20283700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 239 --- Llega a la interfaz (Desde TX) -> 239
Stopped at time : 21308200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 22895900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 230 --- Llega a la interfaz (Desde TX) -> 230
Stopped at time : 23920400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 164 --- Llega a la interfaz (Desde TX) -> 164
Stopped at time : 24944900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Stopped at time : 26532600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 110 --- Llega a la interfaz (Desde TX) -> 110
Stopped at time : 27557100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 75
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 76
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 79
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 80
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 83
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 85
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 76
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 79
run all
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 80
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
run all
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 85
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1167.531 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 18:13:12 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1167.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1169.766 ; gain = 2.234
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 148
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 157
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 3174750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 250
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 132 --- Llega a la interfaz (Desde TX) -> 132
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  59 --- Llega a la interfaz (Desde TX) ->  59
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
Stopped at time : 6809950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 191
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 122 --- Llega a la interfaz (Desde TX) -> 122
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  81 --- Llega a la interfaz (Desde TX) ->  81
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 10448350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es ->   0
Stopped at time : 11985800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 158 --- Llega a la interfaz (Desde TX) -> 158
Stopped at time : 13010300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 214 --- Llega a la interfaz (Desde TX) -> 214
Stopped at time : 14034800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 14083550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 116
Stopped at time : 15622500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 181 --- Llega a la interfaz (Desde TX) -> 181
Stopped at time : 16647 us : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  80 --- Llega a la interfaz (Desde TX) ->  80
Stopped at time : 17671500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 17721950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es ->   5
Stopped at time : 19259200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 176 --- Llega a la interfaz (Desde TX) -> 176
Stopped at time : 20283700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 239 --- Llega a la interfaz (Desde TX) -> 239
Stopped at time : 21308200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 21357150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 255
Stopped at time : 22895900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 230 --- Llega a la interfaz (Desde TX) -> 230
Stopped at time : 23920400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 164 --- Llega a la interfaz (Desde TX) -> 164
Stopped at time : 24944900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Stopped at time : 24995550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 164
Stopped at time : 26532600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 110 --- Llega a la interfaz (Desde TX) -> 110
Stopped at time : 27557100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  84 --- Llega a la interfaz (Desde TX) ->  84
Stopped at time : 28581600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Stopped at time : 28630750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es ->  68
Stopped at time : 30169300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 204 --- Llega a la interfaz (Desde TX) -> 204
Stopped at time : 31193800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  58 --- Llega a la interfaz (Desde TX) ->  58
Stopped at time : 32218300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 32269150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 255
Stopped at time : 33806 us : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 123 --- Llega a la interfaz (Desde TX) -> 123
Stopped at time : 34830500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 169 --- Llega a la interfaz (Desde TX) -> 169
Stopped at time : 35855 us : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->  34
Stopped at time : 35904350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es -> 210
Stopped at time : 37442700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  24 --- Llega a la interfaz (Desde TX) ->  24
Stopped at time : 38467200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 117 --- Llega a la interfaz (Desde TX) -> 117
Stopped at time : 39491700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 39539550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es ->   0
Stopped at time : 41079400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  90 --- Llega a la interfaz (Desde TX) ->  90
Stopped at time : 42103900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador -> 240 --- Llega a la interfaz (Desde TX) -> 240
Stopped at time : 43128400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Stopped at time : 43177950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 157
run all
El dato recibido es ->  80
Stopped at time : 44716100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 148
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 148
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 157
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1177.273 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.BaudRateGenerator(CLK_MHZ=19200)
Compiling module xil_defaultlib.top_UART(CLK_MHZ=19200)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 18:26:20 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1177.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1181.984 ; gain = 4.711
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 153
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 162
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador -> 231 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador -> 148 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador -> 234 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador ->  12 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador ->  69 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 11985800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador -> 184 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 13010300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) ->   X
Stopped at time : 14034800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 153
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1182.699 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.BaudRateGenerator(CLK_MHZ=19200)
Compiling module xil_defaultlib.top_UART(CLK_MHZ=19200)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 18:28:43 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1182.699 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1184.934 ; gain = 2.234
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 231 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 148 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 234 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  12 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  69 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 86
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 136
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 100
run all
Stopped at time : 483550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 100
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 112
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
run all
Stopped at time : 483550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 100
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
run all
Stopped at time : 483550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 100
run all
Stopped at time : 611550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
run all
Stopped at time : 483550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 100
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 98
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 98
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 97
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
run all
Stopped at time : 125150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 97
run all
Stopped at time : 176350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 97
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 97
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 98
run all
Stopped at time : 176350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 227550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 278750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 329950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 381150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 432350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 483550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
run all
Stopped at time : 483550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 100
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 73950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 86
run all
Stopped at time : 125150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 98
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 86
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 98
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 100
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 97
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 83
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 86
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
run all
Stopped at time : 3550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
run all
Stopped at time : 3650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
run all
Stopped at time : 6750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
run all
Stopped at time : 6850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
run all
Stopped at time : 9950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 83
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} -line 83
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 86
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 94
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 86
run all
Stopped at time : 51250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 94
run all
Stopped at time : 51350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 94
run all
Stopped at time : 51700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 94
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} -line 94
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 96
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} -line 97
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 95
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} -line 95
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 86
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 231 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 3687900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 3687900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} 95
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 131
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 136
run all
Stopped at time : 51200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 86
run all
Stopped at time : 51250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 95
run all
Stopped at time : 51350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 95
run all
Stopped at time : 51700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 95
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 143
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 136
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 131
run all
Envio operador ->  91 --- Llega a la interfaz (Desde TX) ->   0
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" Line 95
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} -line 95
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v} -line 86
run all
Envio operador -> 231 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 148 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 234 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  12 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  69 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 184 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 217 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 126 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 230 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 158 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 194 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  28 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 159 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  71 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  86 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  10 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 242 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 169 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  45 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 255 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 133 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 242 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  31 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 205 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 164 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  31 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 200 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 113 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 149 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 181 --- Llega a la interfaz (Desde TX) ->   0
Envio operador -> 181 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  34 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  25 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->   0
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   0
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1200.332 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 18:43:04 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1200.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1213.727 ; gain = 13.395
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 132
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 132
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 3174750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es -> 250
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 132 --- Llega a la interfaz (Desde TX) -> 132
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  59 --- Llega a la interfaz (Desde TX) ->  59
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
Stopped at time : 6809950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es -> 191
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 122 --- Llega a la interfaz (Desde TX) -> 122
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  81 --- Llega a la interfaz (Desde TX) ->  81
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 10448350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 11985800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 158 --- Llega a la interfaz (Desde TX) -> 158
Stopped at time : 13010300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 214 --- Llega a la interfaz (Desde TX) -> 214
Stopped at time : 14034800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 14083550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es -> 116
Stopped at time : 15622500 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 181 --- Llega a la interfaz (Desde TX) -> 181
Stopped at time : 16647 us : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 143
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 152
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1216.570 ; gain = 0.000
set_property top BaudRateGenerator [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  4 18:46:19 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
set_property top reciever [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  4 18:47:58 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
set_property top transmitter [current_fileset]
update_compile_order -fileset sources_1
set_property top ALU_UART_INTFC [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  4 18:50:50 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Nov  4 19:02:29 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Thu Nov  4 19:02:38 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 19:03:01 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1222.047 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1234.859 ; gain = 12.813
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 90
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 97
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 96
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 96
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
step
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 128
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
step
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 128
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
step
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 128
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
step
Envio operador -> 132 --- Llega a la interfaz (Desde TX) -> 132
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 128
run all
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
step
Envio operador ->  59 --- Llega a la interfaz (Desde TX) ->  59
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 128
run all
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  37 --- Llega a la interfaz (Desde TX) ->  37
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 122 --- Llega a la interfaz (Desde TX) -> 122
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 61
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 65
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 61
run all
Stopped at time : 150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 61
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 61
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 61
run all
Stopped at time : 550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 65
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 65
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 73
run all
Stopped at time : 176450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 227650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 62
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 66
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 75
run all
Stopped at time : 250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
run all
Stopped at time : 350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
run all
Stopped at time : 450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 62
run all
Stopped at time : 550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 66
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 66
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 62
run all
Stopped at time : 176450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 176450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
step
Stopped at time : 176450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 227650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 227650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 278850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 278850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 330050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 330050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 75
run all
Stopped at time : 381250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 75
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 78
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 73
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 228 --- Llega a la interfaz (Desde TX) -> 228
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 73
run all
Envio operador ->  32 --- Llega a la interfaz (Desde TX) ->  32
Stopped at time : 3688150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 3866050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 3917250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 3968450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4019650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4070850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4122050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 77
run all
Stopped at time : 4122050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 132 --- Llega a la interfaz (Desde TX) -> 132
Stopped at time : 4712650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4712650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 4787650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4787650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 4838850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4838850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 4890050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
run all
Stopped at time : 4890050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 4941250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4941250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 4992450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 4992450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 5043650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 5043650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 5094850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 5094850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 5146050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 5146050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  59 --- Llega a la interfaz (Desde TX) ->  59
Stopped at time : 5737150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.785 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 19:07:13 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 1245.063 ; gain = 8.277
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 151
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 151
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 90
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 96
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 90
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 73
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 176450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 227650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 278850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 330050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 381250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 432450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 483650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 124
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
run all
Stopped at time : 176450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 73
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 73
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 124
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 67
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 589150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 589150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 589250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 589250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 592350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 67
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  22 --- Llega a la interfaz (Desde TX) ->  22
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 124
run all
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 90
run all
Stopped at time : 1613250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 96
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 67
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 3550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 3550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 3650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 3650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 6750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 6750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 6850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 6850 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 9950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 9950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 10050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 67
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 124
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 68
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 67
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 68
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 0 fs : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 3550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 3550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 66
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 67
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} -line 66
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 124
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v} 67
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 65
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 65
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 84
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" Line 67
run all
Stopped at time : 586150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 65
run all
Stopped at time : 586250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 65
run all
Stopped at time : 586350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 65
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1252.070 ; gain = 0.000
set_property top interfazUART [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Nov  4 19:12:24 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1252.070 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 116.445 ; gain = 23.656
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 19:37:18 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1252.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1272.660 ; gain = 20.590
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 152
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 4761950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->  43
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  49 --- Llega a la interfaz (Desde TX) ->  49
Stopped at time : 9424350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Stopped at time : 11985800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   2 --- Llega a la interfaz (Desde TX) ->   2
Stopped at time : 13010300 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 14034800 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 14083550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 71
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 77
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 83
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 88
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 92
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 92
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 60
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 59
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 50 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 71
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 1613250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 1613250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 2637250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 2637250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 4224450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 4224450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 4761950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 5248350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 71
run all
Stopped at time : 5248450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 5248450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Stopped at time : 6272350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 6272450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 6272450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
Stopped at time : 7859550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 7859650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
run all
Stopped at time : 7859650 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 60
run all
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->  43
Stopped at time : 8886750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 8886750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 59
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1272.660 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 19:40:52 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1272.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 1272.660 ; gain = 0.000
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 4761950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->  43
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  49 --- Llega a la interfaz (Desde TX) ->  49
Stopped at time : 9424350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 71
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 77
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 78
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 83
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 88
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 71
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 4761950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 71
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 4761950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 5248350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 71
run all
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Stopped at time : 6272350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 77
run all
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
Stopped at time : 7859550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 83
run all
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 60
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 60
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1282.375 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 19:47:24 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1282.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 1282.570 ; gain = 0.195
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 151
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} -line 151
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 152
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 70
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 76
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 83
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 82
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 83
run all
Envio operador ->  48 --- Llega a la interfaz (Desde TX) ->  48
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 76
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 217 --- Llega a la interfaz (Desde TX) -> 217
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 82
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   3 --- Llega a la interfaz (Desde TX) ->   3
Stopped at time : 3174750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->   0
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 70
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 254 --- Llega a la interfaz (Desde TX) -> 254
Stopped at time : 5248350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 76
run all
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->   1 --- Llega a la interfaz (Desde TX) ->   1
Stopped at time : 6272350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 82
run all
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
Stopped at time : 6809950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es -> 255
Stopped at time : 7859550 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 70
run all
Stopped at time : 8349100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov  4 19:51:13 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov  4 20:00:57 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 4
[Thu Nov  4 20:01:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Nov  4 20:04:05 2021] Launched synth_1...
Run output will be captured here: C:/Users/s/Desktop/tp_2/tp_2.runs/synth_1/runme.log
run all
Envio operador ->  43 --- Llega a la interfaz (Desde TX) ->  43
Stopped at time : 8886750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 76
run all
Stopped at time : 9373600 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  49 --- Llega a la interfaz (Desde TX) ->  49
Stopped at time : 9910750 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 82
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 82
run all
Stopped at time : 10398100 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  36 --- Llega a la interfaz (Desde TX) ->  36
Stopped at time : 10448350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 152
run all
El dato recibido es ->  33
Stopped at time : 11497950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 70
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 70
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 76
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 64
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 64
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 88
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.813 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_UART_INTFC_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_UART_INTFC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/ALU_UART_INTFC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interfazUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/reciever.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reciever
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/top_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2458] undeclared symbol parity_bit, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/trasmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'ADD' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:3]
WARNING: [VRFC 10-3507] macro 'SUB' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:4]
WARNING: [VRFC 10-3507] macro 'AND' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:5]
WARNING: [VRFC 10-3507] macro 'OR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:6]
WARNING: [VRFC 10-3507] macro 'XOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:7]
WARNING: [VRFC 10-3507] macro 'SRA' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:8]
WARNING: [VRFC 10-3507] macro 'SRL' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:9]
WARNING: [VRFC 10-3507] macro 'NOR' redefined [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:10]
INFO: [VRFC 10-311] analyzing module ALU_UART_INTFC_tb
INFO: [VRFC 10-2458] undeclared symbol rx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:56]
INFO: [VRFC 10-2458] undeclared symbol tx_top, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:57]
INFO: [VRFC 10-2458] undeclared symbol s_tick_out, assumed default net type wire [C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
"xelab -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_UART_INTFC_tb_behav xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART(CLK_MHZ=10000000)
Compiling module xil_defaultlib.interfazUART
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_UART_INTFC(CLK_MHZ=10000000)
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim/xsim.dir/ALU_UART_INTFC_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov  4 20:07:52 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1314.813 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/s/Desktop/tp_2/tp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_UART_INTFC_tb_behav -key {Behavioral:sim_1:Functional:ALU_UART_INTFC_tb} -tclbatch {ALU_UART_INTFC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source ALU_UART_INTFC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_UART_INTFC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1320.566 ; gain = 5.754
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 89
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 88
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 89
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 94
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 100
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 63
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 67
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 71
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 71
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 71
run all
Stopped at time : 586150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
run all
Stopped at time : 586150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 67
run all
Stopped at time : 586150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 71
run all
Stopped at time : 586250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 63
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 66
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 67
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 66
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 62
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 63
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 62
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} 70
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 71
remove_bps -file {C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v} -line 70
run all
Envio operador ->  70 --- Llega a la interfaz (Desde TX) ->  70
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
run all
Stopped at time : 1613250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Envio operador -> 168 --- Llega a la interfaz (Desde TX) -> 168
El dato recibido es ->   0
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
run all
Stopped at time : 2637250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
run all
Envio operador ->  70 --- Llega a la interfaz (Desde TX) ->  70
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
add_bp {C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v} 143
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 585950 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 586050 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
run all
Stopped at time : 1075700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  70 --- Llega a la interfaz (Desde TX) ->  70
Stopped at time : 1613150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
run all
Stopped at time : 1613250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 2100200 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 168 --- Llega a la interfaz (Desde TX) -> 168
El dato recibido es ->   0
Stopped at time : 2637150 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
run all
Stopped at time : 2637250 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
run all
Stopped at time : 3124700 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  38 --- Llega a la interfaz (Desde TX) ->  38
Stopped at time : 4224350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 4224450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
run all
Stopped at time : 4712400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador -> 202 --- Llega a la interfaz (Desde TX) -> 202
Stopped at time : 5248350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
run all
Stopped at time : 5248450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 88
run all
Stopped at time : 5736900 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
run all
Envio operador ->  92 --- Llega a la interfaz (Desde TX) ->  92
El dato recibido es ->   0
Stopped at time : 6272350 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 94
run all
Stopped at time : 6272450 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sources_1/new/interfazUART.v" Line 100
run all
Stopped at time : 6761400 ns : File "C:/Users/s/Desktop/tp_2/tp_2.srcs/sim_1/new/ALU_UART_INTFC_tb.v" Line 143
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1322.508 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 20:13:40 2021...
