****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-group mCLK
	-transition_time
	-capacitance
	-sort_by slack
Design : VQS64_4
Version: M-2017.06-SP1
Date   : Sat Nov 18 16:31:46 2017
****************************************


  Startpoint: rC4_reg[14]
               (rising edge-triggered flip-flop clocked by mCLK)
  Endpoint: rC6_reg[24]
               (rising edge-triggered flip-flop clocked by mCLK)
  Path Group: mCLK
  Path Type: max

  Point                                 Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock mCLK (rise edge)                          0.00       0.00       0.00
  clock network delay (ideal)                                0.00       0.00
  rC4_reg[14]/CK (DFF_X1)                         0.00       0.00       0.00 r
  rC4_reg[14]/Q (DFF_X1)               1.82       0.01       0.09 &     0.09 r
  U4491/ZN (OAI22_X1)                  3.18       0.01       0.02 &     0.11 f
  U4500/ZN (AOI21_X1)                  1.86       0.02       0.04 &     0.15 r
  U4499/ZN (OAI211_X1)                 1.88       0.01       0.03 &     0.18 f
  U4345/ZN (INV_X1)                    3.60       0.01       0.02 &     0.20 r
  U4454/ZN (OAI211_X1)                 1.61       0.01       0.03 &     0.23 f
  U3219/ZN (OR2_X1)                    2.09       0.01       0.05 &     0.28 f
  U3221/ZN (NAND3_X1)                  2.90       0.01       0.02 &     0.29 r
  FE_RC_600_0/ZN (OAI33_X1)            1.65       0.02       0.02 &     0.31 f
  U3813/ZN (AOI211_X1)                 2.01       0.04       0.07 &     0.38 r
  U3126/ZN (OAI21_X1)                  1.66       0.01       0.02 &     0.40 f
  U3128/ZN (INV_X1)                    1.97       0.01       0.02 &     0.42 r
  FE_RC_599_0/ZN (AOI221_X1)           4.99       0.02       0.02 &     0.44 f
  U4645/ZN (AOI21_X1)                  1.83       0.02       0.03 &     0.47 r
  U4722/ZN (AOI221_X1)                 2.03       0.03       0.02 &     0.49 f
  U4721/ZN (AOI222_X1)                 2.15       0.05       0.08 &     0.58 r
  U3202/ZN (NAND2_X1)                  1.60       0.01       0.02 &     0.60 f
  U3201/ZN (AND2_X1)                   2.26       0.01       0.03 &     0.63 f
  U4606/ZN (AOI211_X1)                 2.02       0.04       0.04 &     0.67 r
  U3142/ZN (NOR2_X1)                   1.86       0.01       0.01 &     0.68 f
  U4686/ZN (OAI221_X1)                 3.80       0.05       0.03 &     0.71 r
  U3118/Z (BUF_X2)                     8.37       0.01       0.04 &     0.74 r
  U4586/ZN (INV_X1)                    6.97       0.01       0.02 &     0.76 f
  U3110/ZN (INV_X1)                   46.73       0.11       0.12 &     0.88 r
  U4465/ZN (OAI22_X1)                  5.59       0.03       0.05 &     0.93 f
  rC6_reg[24]/D (DFF_X1)                          0.03       0.00 &     0.93 f
  data arrival time                                                     0.93

  clock mCLK (rise edge)                          0.00       5.00       5.00
  clock network delay (ideal)                                0.00       5.00
  clock reconvergence pessimism                              0.00       5.00
  rC6_reg[24]/CK (DFF_X1)                                               5.00 r
  library setup time                                        -0.05       4.95
  data required time                                                    4.95
  -----------------------------------------------------------------------------
  data required time                                                    4.95
  data arrival time                                                    -0.93
  -----------------------------------------------------------------------------
  slack (MET)                                                           4.02


1
