read -sv run_verilog_mid/adder_32b_8_87_316edf85abf89067dee771187ab1132e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_87_316edf85abf89067dee771187ab1132e_yosys.v
