Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 20:05:58 2020
| Host         : LAPTOP-M9JJG3M0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 156 register/latch pins with no clock driven by root clock pin: _20khzclk/OUT_reg/Q (HIGH)

 There are 1062 register/latch pins with no clock driven by root clock pin: _381hzclk/OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: _3hzclk/OUT_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: _5hzclk/OUT_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: _6_25mhzclk/OUT_reg/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: _7hzclk/OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: catch/sclk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: debouncec/dff1/Q_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: debouncec/dff2/Q_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: highclk/OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: medclk/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/micdata_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: menu/accmod/speeddropoff/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval1/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval2/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval3/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval4/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval5/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval6/OUT_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: menu/accmod/speedval7/OUT_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: nolabel_line187/animation_clock_mod/OUT_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line187/graphics/sclk/OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[12]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[13]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[14]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pgens/count_change_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: slowclk/OUT_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[0][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[0][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[1][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[1][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[2][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[2][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[3][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[3][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[4][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[4][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[5][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[5][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[6][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[6][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[7][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[7][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[8][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/board_reg[8][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: tactic/breatheclk/OUT_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: tactic/slowgb/OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: whacko/SLOOOWclk/OUT_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: whacko/SLOW2clk/OUT_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[5]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: whacko/catch/result_win_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2591 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.500      -53.347                     16                 1451        0.176        0.000                      0                 1451        4.500        0.000                       0                   689  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.500      -53.347                     16                 1451        0.176        0.000                      0                 1451        4.500        0.000                       0                   689  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack       -3.500ns,  Total Violation      -53.347ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.500ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.454ns  (logic 3.965ns (29.470%)  route 9.489ns (70.530%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 r  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 r  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 f  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 f  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.808    18.588    nolabel_line187/graphics/grd/enemystate_reg[3]
    SLICE_X29Y112        LUT5 (Prop_lut5_I2_O)        0.124    18.712 r  nolabel_line187/graphics/grd/oled[6]_i_1/O
                         net (fo=1, routed)           0.000    18.712    nolabel_line187/graphics/grd_n_7
    SLICE_X29Y112        FDRE                                         r  nolabel_line187/graphics/oled_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.607    14.948    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y112        FDRE                                         r  nolabel_line187/graphics/oled_reg[6]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X29Y112        FDRE (Setup_fdre_C_D)        0.032    15.212    nolabel_line187/graphics/oled_reg[6]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                 -3.500    

Slack (VIOLATED) :        -3.458ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.411ns  (logic 3.965ns (29.565%)  route 9.446ns (70.435%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 r  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 r  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 f  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 f  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.764    18.544    nolabel_line187/graphics/crun/enemystate_reg[3]
    SLICE_X28Y114        LUT6 (Prop_lut6_I2_O)        0.124    18.668 r  nolabel_line187/graphics/crun/oled[0]_i_1/O
                         net (fo=1, routed)           0.000    18.668    nolabel_line187/graphics/crun_n_1
    SLICE_X28Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.606    14.947    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[0]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y114        FDRE (Setup_fdre_C_D)        0.031    15.210    nolabel_line187/graphics/oled_reg[0]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -18.668    
  -------------------------------------------------------------------
                         slack                                 -3.458    

Slack (VIOLATED) :        -3.389ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.342ns  (logic 3.965ns (29.718%)  route 9.377ns (70.282%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 r  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 r  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 f  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 f  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.695    18.476    nolabel_line187/graphics/grd/enemystate_reg[3]
    SLICE_X29Y114        LUT5 (Prop_lut5_I1_O)        0.124    18.600 r  nolabel_line187/graphics/grd/oled[13]_i_1/O
                         net (fo=1, routed)           0.000    18.600    nolabel_line187/graphics/grd_n_9
    SLICE_X29Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.606    14.947    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[13]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X29Y114        FDRE (Setup_fdre_C_D)        0.032    15.211    nolabel_line187/graphics/oled_reg[13]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                 -3.389    

Slack (VIOLATED) :        -3.389ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.342ns  (logic 3.965ns (29.718%)  route 9.377ns (70.282%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 f  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 f  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 r  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 r  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 f  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.695    18.476    nolabel_line187/graphics/erun/oled_reg[3]_0
    SLICE_X28Y114        LUT4 (Prop_lut4_I1_O)        0.124    18.600 r  nolabel_line187/graphics/erun/oled[7]_i_1/O
                         net (fo=1, routed)           0.000    18.600    nolabel_line187/graphics/erun_n_37
    SLICE_X28Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.606    14.947    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[7]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X28Y114        FDRE (Setup_fdre_C_D)        0.032    15.211    nolabel_line187/graphics/oled_reg[7]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                 -3.389    

Slack (VIOLATED) :        -3.387ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.339ns  (logic 3.965ns (29.724%)  route 9.374ns (70.276%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 r  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 r  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 f  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 f  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.692    18.473    nolabel_line187/graphics/grd/enemystate_reg[3]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124    18.597 r  nolabel_line187/graphics/grd/oled[8]_i_1/O
                         net (fo=1, routed)           0.000    18.597    nolabel_line187/graphics/grd_n_11
    SLICE_X29Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.606    14.947    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[8]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X29Y114        FDRE (Setup_fdre_C_D)        0.031    15.210    nolabel_line187/graphics/oled_reg[8]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                 -3.387    

Slack (VIOLATED) :        -3.373ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.323ns  (logic 3.965ns (29.761%)  route 9.358ns (70.239%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 f  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 f  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 r  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 r  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 f  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.676    18.456    nolabel_line187/graphics/erun/oled_reg[3]_0
    SLICE_X28Y115        LUT4 (Prop_lut4_I1_O)        0.124    18.580 r  nolabel_line187/graphics/erun/oled[3]_i_1/O
                         net (fo=1, routed)           0.000    18.580    nolabel_line187/graphics/erun_n_32
    SLICE_X28Y115        FDRE                                         r  nolabel_line187/graphics/oled_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.605    14.946    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X28Y115        FDRE                                         r  nolabel_line187/graphics/oled_reg[3]/C
                         clock pessimism              0.267    15.213    
                         clock uncertainty           -0.035    15.178    
    SLICE_X28Y115        FDRE (Setup_fdre_C_D)        0.029    15.207    nolabel_line187/graphics/oled_reg[3]
  -------------------------------------------------------------------
                         required time                         15.207    
                         arrival time                         -18.580    
  -------------------------------------------------------------------
                         slack                                 -3.373    

Slack (VIOLATED) :        -3.361ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.325ns  (logic 3.965ns (29.757%)  route 9.360ns (70.243%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 f  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 f  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 r  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 r  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 f  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.678    18.458    nolabel_line187/graphics/erun/oled_reg[3]_0
    SLICE_X31Y114        LUT4 (Prop_lut4_I1_O)        0.124    18.582 r  nolabel_line187/graphics/erun/oled[1]_i_1/O
                         net (fo=1, routed)           0.000    18.582    nolabel_line187/graphics/erun_n_36
    SLICE_X31Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.604    14.945    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[1]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X31Y114        FDRE (Setup_fdre_C_D)        0.029    15.221    nolabel_line187/graphics/oled_reg[1]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                         -18.582    
  -------------------------------------------------------------------
                         slack                                 -3.361    

Slack (VIOLATED) :        -3.354ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.367ns  (logic 3.965ns (29.662%)  route 9.402ns (70.338%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 f  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 f  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 f  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 r  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 r  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 f  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.720    18.500    nolabel_line187/graphics/erun/oled_reg[3]_0
    SLICE_X30Y113        LUT4 (Prop_lut4_I1_O)        0.124    18.624 r  nolabel_line187/graphics/erun/oled[14]_i_1/O
                         net (fo=1, routed)           0.000    18.624    nolabel_line187/graphics/erun_n_39
    SLICE_X30Y113        FDRE                                         r  nolabel_line187/graphics/oled_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.604    14.945    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X30Y113        FDRE                                         r  nolabel_line187/graphics/oled_reg[14]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X30Y113        FDRE (Setup_fdre_C_D)        0.079    15.271    nolabel_line187/graphics/oled_reg[14]
  -------------------------------------------------------------------
                         required time                         15.271    
                         arrival time                         -18.624    
  -------------------------------------------------------------------
                         slack                                 -3.354    

Slack (VIOLATED) :        -3.342ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.307ns  (logic 3.965ns (29.796%)  route 9.342ns (70.204%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 r  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 r  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 f  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 f  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.660    18.440    nolabel_line187/graphics/grd/enemystate_reg[3]
    SLICE_X31Y116        LUT5 (Prop_lut5_I2_O)        0.124    18.564 r  nolabel_line187/graphics/grd/oled[5]_i_1/O
                         net (fo=1, routed)           0.000    18.564    nolabel_line187/graphics/grd_n_8
    SLICE_X31Y116        FDRE                                         r  nolabel_line187/graphics/oled_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.602    14.943    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X31Y116        FDRE                                         r  nolabel_line187/graphics/oled_reg[5]/C
                         clock pessimism              0.282    15.225    
                         clock uncertainty           -0.035    15.190    
    SLICE_X31Y116        FDRE (Setup_fdre_C_D)        0.032    15.222    nolabel_line187/graphics/oled_reg[5]
  -------------------------------------------------------------------
                         required time                         15.222    
                         arrival time                         -18.564    
  -------------------------------------------------------------------
                         slack                                 -3.342    

Slack (VIOLATED) :        -3.328ns  (required time - arrival time)
  Source:                 nolabel_line187/enemystate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/oled_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.294ns  (logic 3.965ns (29.826%)  route 9.329ns (70.174%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.736     5.257    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y103        FDRE                                         r  nolabel_line187/enemystate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y103        FDRE (Prop_fdre_C_Q)         0.456     5.713 r  nolabel_line187/enemystate_reg[2]/Q
                         net (fo=37, routed)          0.887     6.600    nolabel_line187/graphics/erun/enemystate_reg[3]_38[2]
    SLICE_X34Y114        LUT2 (Prop_lut2_I1_O)        0.124     6.724 r  nolabel_line187/graphics/erun/oled[11]_i_160/O
                         net (fo=1, routed)           0.000     6.724    nolabel_line187/graphics/erun/oled[11]_i_160_n_0
    SLICE_X34Y114        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     7.151 r  nolabel_line187/graphics/erun/oled_reg[11]_i_68/O[1]
                         net (fo=1, routed)           0.879     8.030    nolabel_line187/graphics/erun/p_0_in__2[3]
    SLICE_X35Y125        LUT2 (Prop_lut2_I1_O)        0.306     8.336 r  nolabel_line187/graphics/erun/oled[11]_i_64/O
                         net (fo=1, routed)           0.000     8.336    nolabel_line187/graphics/erun/oled[11]_i_64_n_0
    SLICE_X35Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.737 r  nolabel_line187/graphics/erun/oled_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.737    nolabel_line187/graphics/erun/oled_reg[11]_i_21_n_0
    SLICE_X35Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.071 r  nolabel_line187/graphics/erun/oled_reg[11]_i_7/O[1]
                         net (fo=1526, routed)        1.606    10.677    nolabel_line187/graphics/erun_n_24
    SLICE_X35Y131        LUT4 (Prop_lut4_I0_O)        0.331    11.008 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064/O
                         net (fo=2, routed)           0.845    11.853    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_1064_n_0
    SLICE_X35Y130        LUT6 (Prop_lut6_I3_O)        0.326    12.179 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578/O
                         net (fo=7, routed)           1.194    13.372    nolabel_line187/graphics/p_0_out_inferred__0/oled[15]_i_578_n_0
    SLICE_X22Y131        LUT6 (Prop_lut6_I1_O)        0.124    13.496 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113/O
                         net (fo=1, routed)           0.779    14.276    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_113_n_0
    SLICE_X24Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.400 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47/O
                         net (fo=1, routed)           0.968    15.368    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_47_n_0
    SLICE_X26Y114        LUT6 (Prop_lut6_I5_O)        0.124    15.492 r  nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17/O
                         net (fo=1, routed)           0.000    15.492    nolabel_line187/graphics/p_0_out_inferred__0/oled[3]_i_17_n_0
    SLICE_X26Y114        MUXF7 (Prop_muxf7_I1_O)      0.217    15.709 r  nolabel_line187/graphics/p_0_out_inferred__0/oled_reg[3]_i_7/O
                         net (fo=1, routed)           0.706    16.415    nolabel_line187/graphics/crun/enemystate_reg[2]_8
    SLICE_X31Y113        LUT6 (Prop_lut6_I4_O)        0.299    16.714 f  nolabel_line187/graphics/crun/oled[3]_i_2/O
                         net (fo=2, routed)           0.276    16.989    nolabel_line187/graphics/crun/oled_reg[3]_4
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.124    17.113 f  nolabel_line187/graphics/crun/oled[15]_i_12/O
                         net (fo=1, routed)           0.543    17.656    nolabel_line187/graphics/erun/enemystate_reg[3]_3
    SLICE_X31Y114        LUT6 (Prop_lut6_I0_O)        0.124    17.780 r  nolabel_line187/graphics/erun/oled[15]_i_3/O
                         net (fo=16, routed)          0.647    18.427    nolabel_line187/graphics/crun/enemystate_reg[3]
    SLICE_X33Y114        LUT5 (Prop_lut5_I1_O)        0.124    18.551 r  nolabel_line187/graphics/crun/oled[15]_i_1/O
                         net (fo=1, routed)           0.000    18.551    nolabel_line187/graphics/crun_n_2
    SLICE_X33Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         1.604    14.945    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y114        FDRE                                         r  nolabel_line187/graphics/oled_reg[15]/C
                         clock pessimism              0.282    15.227    
                         clock uncertainty           -0.035    15.192    
    SLICE_X33Y114        FDRE (Setup_fdre_C_D)        0.031    15.223    nolabel_line187/graphics/oled_reg[15]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -18.551    
  -------------------------------------------------------------------
                         slack                                 -3.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.828%)  route 0.348ns (65.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.560     1.443    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y57         FDRE                                         r  state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  state_reg[4]/Q
                         net (fo=35, routed)          0.348     1.932    menu/state_reg[4][4]
    SLICE_X36Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  menu/state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.977    menu_n_28
    SLICE_X36Y51         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.830     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  state_reg[3]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.092     1.801    state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line187/distleft_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/victory_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.728%)  route 0.142ns (43.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.445    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y41         FDRE                                         r  nolabel_line187/distleft_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line187/distleft_reg[0]/Q
                         net (fo=17, routed)          0.142     1.728    nolabel_line187/platformer_distleft[0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  nolabel_line187/victory_i_1/O
                         net (fo=1, routed)           0.000     1.773    nolabel_line187/victory_i_1_n_0
    SLICE_X33Y41         FDRE                                         r  nolabel_line187/victory_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.831     1.958    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  nolabel_line187/victory_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.091     1.549    nolabel_line187/victory_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line187/graphics/stomprock_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/graphics/stomprock_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.227ns (62.892%)  route 0.134ns (37.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.558     1.441    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y87         FDRE                                         r  nolabel_line187/graphics/stomprock_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.128     1.569 r  nolabel_line187/graphics/stomprock_state_reg[1]/Q
                         net (fo=8, routed)           0.134     1.703    nolabel_line187/graphics/stomprock_state_reg__0[1]
    SLICE_X38Y88         LUT6 (Prop_lut6_I3_O)        0.099     1.802 r  nolabel_line187/graphics/stomprock_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.802    nolabel_line187/graphics/p_0_in__0[5]
    SLICE_X38Y88         FDRE                                         r  nolabel_line187/graphics/stomprock_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.827     1.955    nolabel_line187/graphics/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y88         FDRE                                         r  nolabel_line187/graphics/stomprock_state_reg[5]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X38Y88         FDRE (Hold_fdre_C_D)         0.120     1.578    nolabel_line187/graphics/stomprock_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line187/distleft_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/distleft_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.445    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  nolabel_line187/distleft_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line187/distleft_reg[1]/Q
                         net (fo=16, routed)          0.142     1.728    nolabel_line187/platformer_distleft[1]
    SLICE_X32Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.773 r  nolabel_line187/distleft[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    nolabel_line187/distleft0[2]
    SLICE_X32Y40         FDSE                                         r  nolabel_line187/distleft_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.831     1.958    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y40         FDSE                                         r  nolabel_line187/distleft_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y40         FDSE (Hold_fdse_C_D)         0.091     1.549    nolabel_line187/distleft_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line187/distleft_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/distleft_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.445    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  nolabel_line187/distleft_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line187/distleft_reg[1]/Q
                         net (fo=16, routed)          0.143     1.729    nolabel_line187/platformer_distleft[1]
    SLICE_X32Y40         LUT4 (Prop_lut4_I1_O)        0.045     1.774 r  nolabel_line187/distleft[3]_i_1/O
                         net (fo=1, routed)           0.000     1.774    nolabel_line187/distleft0[3]
    SLICE_X32Y40         FDRE                                         r  nolabel_line187/distleft_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.831     1.958    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y40         FDRE                                         r  nolabel_line187/distleft_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X32Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    nolabel_line187/distleft_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 nolabel_line187/distleft_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line187/distleft_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.308%)  route 0.144ns (43.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.445    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y40         FDSE                                         r  nolabel_line187/distleft_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  nolabel_line187/distleft_reg[2]/Q
                         net (fo=21, routed)          0.144     1.730    nolabel_line187/platformer_distleft[2]
    SLICE_X33Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.775 r  nolabel_line187/distleft[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    nolabel_line187/distleft0[4]
    SLICE_X33Y40         FDRE                                         r  nolabel_line187/distleft_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.831     1.958    nolabel_line187/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  nolabel_line187/distleft_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    nolabel_line187/distleft_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 _381hzclk/count_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _381hzclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.231ns (64.390%)  route 0.128ns (35.610%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.563     1.446    _381hzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  _381hzclk/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  _381hzclk/count_reg[29]/Q
                         net (fo=2, routed)           0.062     1.649    _381hzclk/count_reg[29]
    SLICE_X37Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.694 r  _381hzclk/count[0]_i_8__13/O
                         net (fo=2, routed)           0.066     1.760    _381hzclk/count[0]_i_8__13_n_0
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.045     1.805 r  _381hzclk/OUT_i_1__13/O
                         net (fo=1, routed)           0.000     1.805    _381hzclk/OUT_i_1__13_n_0
    SLICE_X37Y46         FDRE                                         r  _381hzclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.832     1.959    _381hzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  _381hzclk/OUT_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    _381hzclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 _6_25mhzclk/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _6_25mhzclk/OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.170%)  route 0.177ns (48.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.445    _6_25mhzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  _6_25mhzclk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  _6_25mhzclk/count_reg[0]/Q
                         net (fo=3, routed)           0.177     1.764    _6_25mhzclk/count_reg[0]
    SLICE_X32Y44         LUT6 (Prop_lut6_I3_O)        0.045     1.809 r  _6_25mhzclk/OUT_i_1__20/O
                         net (fo=1, routed)           0.000     1.809    _6_25mhzclk/OUT_i_1__20_n_0
    SLICE_X32Y44         FDRE                                         r  _6_25mhzclk/OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.832     1.959    _6_25mhzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  _6_25mhzclk/OUT_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.553    _6_25mhzclk/OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 _20khzclk/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _20khzclk/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.562     1.445    _20khzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  _20khzclk/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  _20khzclk/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.703    _20khzclk/count_reg[23]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  _20khzclk/count_reg[20]_i_1__13/O[3]
                         net (fo=1, routed)           0.000     1.811    _20khzclk/count_reg[20]_i_1__13_n_4
    SLICE_X35Y44         FDRE                                         r  _20khzclk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.831     1.958    _20khzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  _20khzclk/count_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    _20khzclk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 _6_25mhzclk/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            _6_25mhzclk/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.563     1.446    _6_25mhzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  _6_25mhzclk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  _6_25mhzclk/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.704    _6_25mhzclk/count_reg[11]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  _6_25mhzclk/count_reg[8]_i_1__21/O[3]
                         net (fo=1, routed)           0.000     1.812    _6_25mhzclk/count_reg[8]_i_1__21_n_4
    SLICE_X33Y44         FDRE                                         r  _6_25mhzclk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=688, routed)         0.832     1.959    _6_25mhzclk/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  _6_25mhzclk/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    _6_25mhzclk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13   fridge/olddata_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12   fridge/olddata_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10   fridge/olddata_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11   fridge/olddata_reg_3/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y42   _20khzclk/OUT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y39   _20khzclk/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y41   _20khzclk/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y41   _20khzclk/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y42   _20khzclk/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46   _381hzclk/OUT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   _381hzclk/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   _381hzclk/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   _381hzclk/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   _381hzclk/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   _381hzclk/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   _381hzclk/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   _381hzclk/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y44   _381hzclk/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y45   _381hzclk/count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y39   _20khzclk/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y39   _20khzclk/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y39   _20khzclk/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y39   _20khzclk/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y22   _5hzclk/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y22   _5hzclk/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y22   _5hzclk/count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y22   _5hzclk/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y47   whacko/SLOOOWclk/count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y47   whacko/SLOOOWclk/count_reg[29]/C



