// Seed: 784865002
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  bit  id_3;
  ;
  assign module_1.id_6 = 0;
  always @(1 or posedge id_2) begin : LABEL_0
    #(-1) begin : LABEL_1
      id_3 <= 1'h0;
    end
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_3 = 32'd35
) (
    output wor id_0,
    input tri1 _id_1,
    output tri id_2,
    input supply1 _id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7
);
  logic [-1  ==  id_1 : id_3] id_9;
  module_0 modCall_1 (id_9);
endmodule
