
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _115_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.011434    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000172    0.000086    0.000086 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018779    0.065773    0.189636    0.189722 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065773    0.000185    0.189907 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.013963    0.059907    0.211108    0.401015 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.059907    0.000161    0.401176 ^ _109_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.013807    0.166533    0.833246    1.234422 v _109_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net14 (net)
                      0.166533    0.000180    1.234602 v _062_/A (sky130_fd_sc_hd__xor2_1)
     3    0.008307    0.175846    0.377576    1.612178 v _062_/X (sky130_fd_sc_hd__xor2_1)
                                                         _015_ (net)
                      0.175846    0.000049    1.612227 v _067_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.009035    0.122123    0.407988    2.020215 v _067_/X (sky130_fd_sc_hd__o21a_1)
                                                         _019_ (net)
                      0.122123    0.000048    2.020263 v _080_/A1 (sky130_fd_sc_hd__o31ai_2)
     4    0.012223    0.515796    0.588839    2.609102 ^ _080_/Y (sky130_fd_sc_hd__o31ai_2)
                                                         _030_ (net)
                      0.515796    0.000144    2.609246 ^ _098_/A1 (sky130_fd_sc_hd__a31o_1)
     3    0.009887    0.180043    0.514199    3.123445 ^ _098_/X (sky130_fd_sc_hd__a31o_1)
                                                         _046_ (net)
                      0.180043    0.000155    3.123600 ^ _103_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.005020    0.143620    0.198049    3.321649 v _103_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         _050_ (net)
                      0.143620    0.000038    3.321687 v _105_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.002633    0.091939    0.245505    3.567192 v _105_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         _052_ (net)
                      0.091939    0.000024    3.567216 v _107_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.002410    0.056720    0.318193    3.885409 v _107_/X (sky130_fd_sc_hd__a21o_1)
                                                         _007_ (net)
                      0.056720    0.000022    3.885431 v _115_/D (sky130_fd_sc_hd__dfrtp_1)
                                              3.885431   data arrival time

                                  4.300000    4.300000   clock clk (rise edge)
                                  0.000000    4.300000   clock source latency
     1    0.011434    0.000000    0.000000    4.300000 ^ clk (in)
                                                         clk (net)
                      0.000172    0.000086    4.300086 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018779    0.065773    0.189636    4.489723 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065773    0.000170    4.489892 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.010760    0.055886    0.206566    4.696458 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.055886    0.000045    4.696504 ^ _115_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.000000    4.696504   clock reconvergence pessimism
                                 -0.274785    4.421718   library setup time
                                              4.421718   data required time
---------------------------------------------------------------------------------------------
                                              4.421718   data required time
                                             -3.885431   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536287   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 12 input ports missing set_input_delay.
  data[0]
  data[1]
  data[2]
  data[3]
  data[4]
  data[5]
  data[6]
  data[7]
  enable
  preload
  resetn
  up_down
Warning: There are 8 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
  count[3]
  count[4]
  count[5]
  count[6]
  count[7]
