Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Thu Jun 25 22:07:39 2020
| Host             : DESKTOP-AFCP9J8 running 64-bit major release  (build 9200)
| Command          : 
| Design           : top
| Device           : xc7a100tcsg324-3
| Design State     : Routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 10.645 |
| Dynamic (W)              | 10.441 |
| Device Static (W)        | 0.204  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 51.4   |
| Junction Temperature (C) | 73.6   |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.133 |      153 |       --- |             --- |
|   LUT as Logic |     0.074 |       35 |     63400 |            0.06 |
|   CARRY4       |     0.028 |       17 |     15850 |            0.11 |
|   Register     |     0.024 |       78 |    126800 |            0.06 |
|   BUFG         |     0.006 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.001 |        4 |     63400 |           <0.01 |
|   Others       |     0.000 |        9 |       --- |             --- |
| Signals        |     0.254 |      159 |       --- |             --- |
| Block RAM      |     0.110 |      0.5 |       135 |            0.37 |
| I/O            |     9.945 |       27 |       210 |           12.86 |
| Static Power   |     0.204 |          |           |                 |
| Total          |    10.645 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.591 |       0.490 |      0.100 |
| Vccaux    |       1.800 |     0.393 |       0.364 |      0.029 |
| Vcco33    |       3.300 |     2.818 |       2.814 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.012 |       0.010 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------+-----------+
| Name                                                   | Power (W) |
+--------------------------------------------------------+-----------+
| top                                                    |    10.441 |
|   display                                              |     0.207 |
|     U4                                                 |     0.084 |
|   instruction_rom                                      |     0.110 |
|     U0                                                 |     0.110 |
|       inst_blk_mem_gen                                 |     0.110 |
|         gnative_mem_map_bmg.native_mem_map_blk_mem_gen |     0.110 |
|           valid.cstr                                   |     0.110 |
|             ramloop[0].ram.r                           |     0.110 |
|               prim_init.ram                            |     0.110 |
|   pc                                                   |     0.000 |
|   pc_adder                                             |     0.000 |
+--------------------------------------------------------+-----------+


