// Seed: 2785185521
module module_0 (
    output wor id_0,
    input wand id_1,
    input supply0 id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input wand id_6,
    output tri id_7,
    output supply1 id_8
);
  logic [-1 : (  1  )] id_10;
  localparam id_11 = 1;
  assign module_1.id_6 = 0;
  wire id_12;
  wand id_13 = 1;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    output tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output logic id_10
);
  initial begin : LABEL_0
    id_10 <= 1'b0;
    id_10 <= -1;
  end
  module_0 modCall_1 (
      id_5,
      id_7,
      id_7,
      id_1,
      id_7,
      id_2,
      id_8,
      id_1,
      id_5
  );
endmodule
