Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Tue Nov 17 07:16:41 2015
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 224 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_0/U0/CLK_out_int_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_1/U0/CLK_out_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.532        0.000                      0                 3654        0.057        0.000                      0                 3654        4.020        0.000                       0                  2005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
BCLK        {0.000 217.486}      434.972         2.299           
B_CLK       {0.000 217.486}      434.972         2.299           
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.333}        6.666           150.015         
clk_fpga_2  {0.000 40.769}       81.538          12.264          
s_axi_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.532        0.000                      0                 3340        0.057        0.000                      0                 3340        4.020        0.000                       0                  1798  
clk_fpga_2         78.777        0.000                      0                    2        0.296        0.000                      0                    2       40.269        0.000                       0                     3  
s_axi_aclk          5.865        0.000                      0                  271        0.076        0.000                      0                  271        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s_axi_aclk    clk_fpga_0          7.539        0.000                      0                    6        0.324        0.000                      0                    6  
clk_fpga_0    s_axi_aclk          5.343        0.000                      0                   92        0.231        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 0.828ns (13.467%)  route 5.320ns (86.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/aclk
    SLICE_X17Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/Q
                         net (fo=78, routed)          4.042     7.480    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X17Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.604 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[26]_i_3/O
                         net (fo=1, routed)           0.808     8.412    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[26]_i_3_n_0
    SLICE_X16Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[26]_i_2/O
                         net (fo=1, routed)           0.470     9.006    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[26]_i_2_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I0_O)        0.124     9.130 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[26]_i_1/O
                         net (fo=1, routed)           0.000     9.130    system_i/xadc_wiz_0/U0/ip2bus_data_int1[26]
    SLICE_X15Y69         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.480    12.672    system_i/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X15Y69         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X15Y69         FDRE (Setup_fdre_C_D)        0.029    12.663    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[26]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 0.704ns (11.514%)  route 5.410ns (88.486%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/aclk
    SLICE_X17Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/Q
                         net (fo=78, routed)          3.702     7.140    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X15Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.264 f  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/irpt_wrack_d1_i_1/O
                         net (fo=16, routed)          1.708     8.972    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/irpt_wrack
    SLICE_X18Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.096 r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.096    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0
    SLICE_X18Y68         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.480    12.672    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X18Y68         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X18Y68         FDRE (Setup_fdre_C_D)        0.029    12.663    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.079ns  (logic 0.704ns (11.580%)  route 5.375ns (88.420%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/aclk
    SLICE_X17Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/Q
                         net (fo=78, routed)          3.702     7.140    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X15Y72         LUT6 (Prop_lut6_I2_O)        0.124     7.264 f  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/irpt_wrack_d1_i_1/O
                         net (fo=16, routed)          1.674     8.937    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/irpt_wrack
    SLICE_X19Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.061 r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.061    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0
    SLICE_X19Y68         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.480    12.672    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X19Y68         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/C
                         clock pessimism              0.116    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X19Y68         FDRE (Setup_fdre_C_D)        0.029    12.663    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.296ns (52.506%)  route 2.981ns (47.494%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     2.984    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.605     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.843     5.234    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.327     5.561 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.867     6.428    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.552    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.102 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.666     8.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.405    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.938 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.938    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.261 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.261    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.266    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.109    12.919    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 3.288ns (52.446%)  route 2.981ns (47.554%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     2.984    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.605     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.843     5.234    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.327     5.561 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.867     6.428    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.552    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.102 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.666     8.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.405    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.938 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.938    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.253 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.253    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.266    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.109    12.919    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.738ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 0.857ns (16.976%)  route 4.191ns (83.024%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.678     2.986    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y38          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456     3.442 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=68, routed)          1.378     4.820    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[0]
    SLICE_X20Y34         LUT4 (Prop_lut4_I1_O)        0.124     4.944 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           1.110     6.054    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i_reg_0
    SLICE_X11Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.178 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.586     6.764    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_wready
    SLICE_X11Y36         LUT2 (Prop_lut2_I1_O)        0.153     6.917 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.117     8.034    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.589    12.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.231    13.012    
                         clock uncertainty           -0.154    12.858    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.086    11.772    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.772    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  3.738    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 3.212ns (51.862%)  route 2.981ns (48.138%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     2.984    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.605     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.843     5.234    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.327     5.561 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.867     6.428    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.552    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.102 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.666     8.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.405    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.938 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.938    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.177 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     9.177    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.266    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.109    12.919    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.173ns  (logic 3.192ns (51.706%)  route 2.981ns (48.294%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     2.984    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.605     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.843     5.234    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.327     5.561 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.867     6.428    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.552    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.102 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.666     8.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.405    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.938 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.938    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X6Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.157 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     9.157    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y44          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.266    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.109    12.919    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.157    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 0.828ns (14.210%)  route 4.999ns (85.790%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/aclk
    SLICE_X17Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/ar_pipe/m_valid_i_reg/Q
                         net (fo=78, routed)          4.164     7.602    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arvalid
    SLICE_X18Y73         LUT6 (Prop_lut6_I4_O)        0.124     7.726 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_4/O
                         net (fo=1, routed)           0.161     7.887    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_12
    SLICE_X18Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.011 r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_3/O
                         net (fo=1, routed)           0.674     8.685    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_3_n_0
    SLICE_X18Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.809 r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.809    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0
    SLICE_X18Y73         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.475    12.667    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X18Y73         FDRE                                         r  system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/C
                         clock pessimism              0.116    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X18Y73         FDRE (Setup_fdre_C_D)        0.029    12.658    system_i/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.871ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 3.083ns (50.838%)  route 2.981ns (49.162%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.676     2.984    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X6Y36          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.478     3.462 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.605     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X7Y35          LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.843     5.234    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.327     5.561 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.867     6.428    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X5Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.552 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.552    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X5Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.102 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.436 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[1]
                         net (fo=1, routed)           0.666     8.102    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[5]
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.303     8.405 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2/O
                         net (fo=1, routed)           0.000     8.405    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_2_n_0
    SLICE_X6Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.048 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.048    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_1_n_0
    SLICE_X6Y43          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.506    12.698    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X6Y43          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.266    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X6Y43          FDRE (Setup_fdre_C_D)        0.109    12.919    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  3.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y31          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.106     1.170    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_axi_wdata[30]
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.869     1.239    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.958    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.155     1.113    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.892%)  route 0.231ns (62.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.564     0.905    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y53         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.231     1.277    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][1]
    SLICE_X15Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     1.202    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.047     1.220    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.520%)  route 0.235ns (62.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.903    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/Q
                         net (fo=1, routed)           0.235     1.278    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][16]
    SLICE_X15Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     1.202    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[16]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.047     1.220    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.398%)  route 0.257ns (64.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.903    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.257     1.301    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][0]
    SLICE_X15Y46         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X15Y46         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.046%)  route 0.200ns (46.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.582     0.923    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.200     1.251    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y48          LUT4 (Prop_lut4_I1_O)        0.098     1.349 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.349    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y48          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.852     1.222    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.284    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.470%)  route 0.231ns (58.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.564     0.905    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y53         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/Q
                         net (fo=1, routed)           0.231     1.300    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][10]
    SLICE_X12Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.835     1.205    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X12Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.059     1.235    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.692%)  route 0.231ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.903    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y52         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.128     1.031 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/Q
                         net (fo=1, routed)           0.231     1.261    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][6]
    SLICE_X15Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     1.202    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X15Y48         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y48         FDRE (Hold_fdre_C_D)         0.023     1.196    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.132%)  route 0.260ns (64.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.903    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y50         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.260     1.304    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][33]
    SLICE_X14Y46         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X14Y46         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[33]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y46         FDRE (Hold_fdre_C_D)         0.066     1.238    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.190ns (43.362%)  route 0.248ns (56.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.556     0.896    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/Q
                         net (fo=4, routed)           0.248     1.286    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.049     1.335 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_payload_i[1]_i_1/O
                         net (fo=1, routed)           0.000     1.335    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_payload_i[1]_i_1_n_0
    SLICE_X18Y34         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.825     1.195    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X18Y34         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.107     1.268    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.520%)  route 0.267ns (65.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.902    system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/Q
                         net (fo=1, routed)           0.267     1.310    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/s_axi_rresp_i_reg[1][9]
    SLICE_X14Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     1.202    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X14Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.070     1.243    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y29   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y29   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y29   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X22Y29   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y29   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y28   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X16Y41   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y41   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y41   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y43    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y39   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y41   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y40   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       78.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.777ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.567ns  (logic 0.718ns (45.831%)  route 0.849ns (54.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 84.216 - 81.538 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.659     2.967    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.419     3.386 r  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.849     4.235    system_i/CLK_DIV_0/U0/cnt
    SLICE_X22Y50         LUT3 (Prop_lut3_I1_O)        0.299     4.534 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     4.534    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.486    84.216    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism              0.289    84.505    
                         clock uncertainty           -1.224    83.281    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)        0.029    83.310    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         83.310    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                 78.777    

Slack (MET) :             78.795ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.746ns (46.782%)  route 0.849ns (53.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 84.216 - 81.538 ) 
    Source Clock Delay      (SCD):    2.967ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.659     2.967    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.419     3.386 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.849     4.235    system_i/CLK_DIV_0/U0/cnt
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.327     4.562 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.562    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.486    84.216    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism              0.289    84.505    
                         clock uncertainty           -1.224    83.281    
    SLICE_X22Y50         FDRE (Setup_fdre_C_D)        0.075    83.356    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         83.356    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                 78.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.124%)  route 0.201ns (51.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.559     0.900    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/Q
                         net (fo=4, routed)           0.201     1.241    system_i/CLK_DIV_0/U0/CLK_out
    SLICE_X22Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.286 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     1.286    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.828     1.198    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism             -0.298     0.900    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.091     0.991    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.226ns (44.434%)  route 0.283ns (55.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.559     0.900    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y50         FDRE (Prop_fdre_C_Q)         0.128     1.028 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.283     1.310    system_i/CLK_DIV_0/U0/cnt
    SLICE_X22Y50         LUT2 (Prop_lut2_I0_O)        0.098     1.408 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.408    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.828     1.198    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X22Y50         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism             -0.298     0.900    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.107     1.007    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 40.769 }
Period(ns):         81.538
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         81.538      79.383     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X22Y50   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X22Y50   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X22Y50   system_i/CLK_DIV_0/U0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.133ns (31.688%)  route 2.443ns (68.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.929     5.247    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.133ns (31.688%)  route 2.443ns (68.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.929     5.247    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.133ns (31.688%)  route 2.443ns (68.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.929     5.247    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.133ns (31.688%)  route 2.443ns (68.312%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.929     5.247    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.133ns (34.375%)  route 2.163ns (65.625%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.649     4.967    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.497    11.497    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/C
                         clock pessimism              0.150    11.647    
                         clock uncertainty           -0.035    11.612    
    SLICE_X28Y39         FDRE (Setup_fdre_C_R)       -0.524    11.088    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.133ns (34.375%)  route 2.163ns (65.625%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.649     4.967    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.497    11.497    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/C
                         clock pessimism              0.150    11.647    
                         clock uncertainty           -0.035    11.612    
    SLICE_X28Y39         FDRE (Setup_fdre_C_R)       -0.524    11.088    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.133ns (34.453%)  route 2.156ns (65.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.642     4.960    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X27Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X27Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.035    11.576    
    SLICE_X27Y38         FDRE (Setup_fdre_C_R)       -0.429    11.147    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.133ns (34.453%)  route 2.156ns (65.547%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.478     2.149 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/Q
                         net (fo=8, routed)           0.935     3.084    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[2]
    SLICE_X28Y39         LUT4 (Prop_lut4_I3_O)        0.324     3.408 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.579     3.987    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.331     4.318 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.642     4.960    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X27Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X27Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                         clock pessimism              0.115    11.611    
                         clock uncertainty           -0.035    11.576    
    SLICE_X27Y38         FDRE (Setup_fdre_C_R)       -0.429    11.147    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.147    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.568ns  (logic 2.454ns (68.786%)  route 1.114ns (31.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 11.498 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[17]
                         net (fo=1, routed)           1.114     5.283    system_i/Jaxc_I2S_1/U0/slave/doutb[17]
    SLICE_X26Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.498    11.498    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[17]/C
                         clock pessimism              0.149    11.647    
                         clock uncertainty           -0.035    11.612    
    SLICE_X26Y42         FDRE (Setup_fdre_C_D)       -0.093    11.519    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 2.454ns (67.489%)  route 1.182ns (32.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 11.575 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[5]
                         net (fo=1, routed)           1.182     5.352    system_i/Jaxc_I2S_1/U0/slave/doutb[5]
    SLICE_X36Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.575    11.575    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X36Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[5]/C
                         clock pessimism              0.115    11.690    
                         clock uncertainty           -0.035    11.655    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)       -0.067    11.588    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         11.588    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                  6.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.149     0.852    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[1]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.155     0.775    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.344%)  route 0.170ns (54.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[24]/Q
                         net (fo=1, routed)           0.170     0.873    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[24]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155     0.775    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.560    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]/Q
                         net (fo=1, routed)           0.203     0.903    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[21]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155     0.794    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.626%)  route 0.206ns (59.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[6]/Q
                         net (fo=1, routed)           0.206     0.906    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.794    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.626%)  route 0.215ns (60.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.561    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[2]/Q
                         net (fo=1, routed)           0.215     0.916    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.873     0.873    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                         clock pessimism             -0.252     0.621    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.804    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.894%)  route 0.204ns (59.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[0]/Q
                         net (fo=1, routed)           0.204     0.906    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     0.775    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.548%)  route 0.166ns (56.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/Q
                         net (fo=1, routed)           0.166     0.856    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.102     0.722    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.564     0.564    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y47         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[27]/Q
                         net (fo=1, routed)           0.053     0.758    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/Sample_in_buf_reg[63][27]
    SLICE_X27Y47         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.832     0.832    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/s_axi_aclk
    SLICE_X27Y47         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[27]/C
                         clock pessimism             -0.255     0.577    
    SLICE_X27Y47         FDCE (Hold_fdce_C_D)         0.047     0.624    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.624    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.563     0.563    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[36]/Q
                         net (fo=1, routed)           0.053     0.757    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/Sample_in_buf_reg[63][36]
    SLICE_X27Y43         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     0.831    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/s_axi_aclk
    SLICE_X27Y43         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[36]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X27Y43         FDCE (Hold_fdce_C_D)         0.047     0.623    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.378%)  route 0.167ns (56.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y41         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[4]/Q
                         net (fo=1, routed)           0.167     0.857    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.620    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.102     0.722    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/Jaxc_I2S_1/U0/s_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y38  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y38  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y38  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y40  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y37  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y39  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y42  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y41  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y38  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y38  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y38  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y40  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y37  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y42  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y42  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y41  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y41  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y44  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[54]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/buffer_full_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y38  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y38  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y38  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y38  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y39  system_i/Jaxc_I2S_1/U0/slave/crnt_reg[axi_wready]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.580ns (16.553%)  route 2.924ns (83.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.665     1.665    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.456     2.121 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           2.924     5.045    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.169 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     5.169    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.490    12.682    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism              0.149    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)        0.031    12.708    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.580ns (17.520%)  route 2.730ns (82.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.665     1.665    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           2.730     4.851    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.124     4.975 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.490    12.682    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism              0.149    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X22Y35         FDRE (Setup_fdre_C_D)        0.029    12.706    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.736ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.303ns  (logic 0.580ns (17.558%)  route 2.723ns (82.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           2.723     4.846    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X23Y36         LUT4 (Prop_lut4_I1_O)        0.124     4.970 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     4.970    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.490    12.682    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism              0.149    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X23Y36         FDRE (Setup_fdre_C_D)        0.029    12.706    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  7.736    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.580ns (18.498%)  route 2.555ns (81.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     1.667    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.456     2.123 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           2.555     4.678    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X23Y36         LUT5 (Prop_lut5_I2_O)        0.124     4.802 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     4.802    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.490    12.682    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism              0.149    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X23Y36         FDRE (Setup_fdre_C_D)        0.031    12.708    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                  7.906    

Slack (MET) :             8.120ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.883ns  (logic 0.642ns (22.272%)  route 2.241ns (77.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.672     1.672    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           2.241     4.431    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X25Y39         LUT4 (Prop_lut4_I1_O)        0.124     4.555 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     4.555    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    12.685    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism              0.115    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.029    12.675    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  8.120    

Slack (MET) :             8.418ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.642ns (24.815%)  route 1.945ns (75.185%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.672     1.672    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.518     2.190 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           1.945     4.135    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X25Y39         LUT5 (Prop_lut5_I2_O)        0.124     4.259 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     4.259    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    12.685    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism              0.115    12.800    
                         clock uncertainty           -0.154    12.646    
    SLICE_X25Y39         FDRE (Setup_fdre_C_D)        0.031    12.677    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -4.259    
  -------------------------------------------------------------------
                         slack                                  8.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.521%)  route 0.762ns (78.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           0.762     1.488    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X25Y39         LUT5 (Prop_lut5_I2_O)        0.045     1.533 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.533    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     1.196    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.233     0.963    
                         clock uncertainty            0.154     1.117    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.092     1.209    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.209ns (19.800%)  route 0.847ns (80.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     0.726 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           0.847     1.572    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X25Y39         LUT4 (Prop_lut4_I1_O)        0.045     1.617 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.617    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     1.196    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.233     0.963    
                         clock uncertainty            0.154     1.117    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.091     1.208    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.186ns (14.595%)  route 1.088ns (85.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.558     0.558    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.088     1.787    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X23Y36         LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.823     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism             -0.252     0.941    
                         clock uncertainty            0.154     1.095    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.092     1.187    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.526%)  route 1.094ns (85.474%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.557     0.557    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.094     1.792    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X22Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.837 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.837    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.823     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.252     0.941    
                         clock uncertainty            0.154     1.095    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.091     1.186    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.186ns (14.023%)  route 1.140ns (85.977%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.558     0.558    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.140     1.839    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X23Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.884 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.884    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.823     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y36         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism             -0.252     0.941    
                         clock uncertainty            0.154     1.095    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.091     1.186    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.186ns (13.860%)  route 1.156ns (86.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.557     0.557    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y37         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y37         FDRE (Prop_fdre_C_Q)         0.141     0.698 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.156     1.854    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.045     1.899 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.899    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.823     1.193    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X22Y35         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.252     0.941    
                         clock uncertainty            0.154     1.095    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.092     1.187    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.712    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.546%)  route 2.387ns (80.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.349     5.942    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.495    11.495    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[11]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.154    11.490    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.285    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.546%)  route 2.387ns (80.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.349     5.942    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.495    11.495    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[27]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.154    11.490    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.285    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[27]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.546%)  route 2.387ns (80.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.349     5.942    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.495    11.495    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.154    11.490    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.285    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.546%)  route 2.387ns (80.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.349     5.942    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.495    11.495    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[7]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.154    11.490    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.285    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.343ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.967ns  (logic 0.580ns (19.546%)  route 2.387ns (80.454%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.349     5.942    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.495    11.495    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.154    11.490    
    SLICE_X22Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.285    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         11.285    
                         arrival time                          -5.942    
  -------------------------------------------------------------------
                         slack                                  5.343    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.366%)  route 2.268ns (79.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.230     5.823    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/C
                         clock pessimism              0.149    11.642    
                         clock uncertainty           -0.154    11.488    
    SLICE_X22Y40         FDRE (Setup_fdre_C_CE)      -0.205    11.283    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.366%)  route 2.268ns (79.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.230     5.823    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/C
                         clock pessimism              0.149    11.642    
                         clock uncertainty           -0.154    11.488    
    SLICE_X22Y40         FDRE (Setup_fdre_C_CE)      -0.205    11.283    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.366%)  route 2.268ns (79.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.230     5.823    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]/C
                         clock pessimism              0.149    11.642    
                         clock uncertainty           -0.154    11.488    
    SLICE_X22Y40         FDRE (Setup_fdre_C_CE)      -0.205    11.283    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.366%)  route 2.268ns (79.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.230     5.823    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]/C
                         clock pessimism              0.149    11.642    
                         clock uncertainty           -0.154    11.488    
    SLICE_X23Y40         FDRE (Setup_fdre_C_CE)      -0.205    11.283    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.848ns  (logic 0.580ns (20.366%)  route 2.268ns (79.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.667     2.975    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X25Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.038     4.469    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X26Y39         LUT4 (Prop_lut4_I3_O)        0.124     4.593 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1/O
                         net (fo=32, routed)          1.230     5.823    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in[31]_i_1_n_0
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
                         clock pessimism              0.149    11.642    
                         clock uncertainty           -0.154    11.488    
    SLICE_X23Y40         FDRE (Setup_fdre_C_CE)      -0.205    11.283    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                          -5.823    
  -------------------------------------------------------------------
                         slack                                  5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.897%)  route 0.210ns (56.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X20Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.210     1.273    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[22]
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
                         clock pessimism             -0.005     0.822    
                         clock uncertainty            0.154     0.976    
    SLICE_X23Y40         FDRE (Hold_fdre_C_D)         0.066     1.042    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.316%)  route 0.314ns (65.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X20Y41         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.314     1.377    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[8]
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.830     0.830    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]/C
                         clock pessimism             -0.005     0.825    
                         clock uncertainty            0.154     0.979    
    SLICE_X26Y41         FDRE (Hold_fdre_C_D)         0.078     1.057    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y41         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.110     1.151    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[16]
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     0.799    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y41         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.151    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[12]
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.066     0.795    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.141ns (59.956%)  route 0.094ns (40.044%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.094     1.136    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[19]
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.047     0.777    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.096     1.138    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[17]
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.047     0.777    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X24Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.110     1.175    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[15]
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[15]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.066     0.795    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.105     1.133    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[25]
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[25]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.018     0.748    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y42         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.153     1.194    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[14]
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[14]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.070     0.799    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X24Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.105     1.170    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[13]
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]/C
                         clock pessimism             -0.255     0.573    
                         clock uncertainty            0.154     0.727    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.046     0.773    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.397    





