/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */


#ifndef __LPM_SPM_COMM_H__
#define __LPM_SPM_COMM_H__

#include <lpm_dbg_common_v2.h>

struct lpm_spm_wake_status {
	u32 r12;			/* SPM_BK_WAKE_EVENT */
	u32 r12_last_suspend;		/* last suspend SPM_BK_WAKE_EVENT */
	u32 r12_ext;		/* SPM_WAKEUP_EXT_STA */
	u32 raw_sta;		/* SPM_WAKEUP_STA */
	u32 raw_ext_sta;	/* SPM_WAKEUP_EXT_STA */
	u32 md32pcm_wakeup_sta;/* MD32CPM_WAKEUP_STA */
	u32 md32pcm_event_sta;/* MD32PCM_EVENT_STA */
	u32 wake_misc;		/* SPM_BK_WAKE_MISC */
	u32 timer_out;		/* SPM_BK_PCM_TIMER */
	u32 r13;			/* PCM_REG13_DATA */
	u32 idle_sta;		/* SUBSYS_IDLE_STA */
	u32 req_sta0;		/* SRC_REQ_STA_0 */
	u32 req_sta1;		/* SRC_REQ_STA_1 */
	u32 req_sta2;		/* SRC_REQ_STA_2 */
	u32 req_sta3;		/* SRC_REQ_STA_3 */
	u32 req_sta4;		/* SRC_REQ_STA_4 */
	u32 req_sta5;		/* SRC_REQ_STA_5 */
	u32 req_sta6;		/* SRC_REQ_STA_6 */
	u32 req_sta7;		/* SRC_REQ_STA_7 */
	u32 req_sta8;		/* SRC_REQ_STA_7 */
	u32 req_sta9;		/* SRC_REQ_STA_9 */
	u32 req_sta10;		/* SRC_REQ_STA_10 */
	u32 req_sta11;		/* SRC_REQ_STA_11 */
	u32 cg_check_sta;	/* SPM_CG_CHECK_STA */
	u32 debug_flag;		/* PCM_WDT_LATCH_SPARE_0 */
	u32 debug_flag1;	/* PCM_WDT_LATCH_SPARE_1 */
	u32 debug_flag2;	/* Common scen fp */
	u32 common_cnt0;	/* Common scen cnt0 */
	u32 common_cnt1;	/* Common scen cnt1 */
	u32 debug_spare5;	/* PCM_WDT_LATCH_SPARE_5 */
	u32 debug_spare6;	/* PCM_WDT_LATCH_SPARE_6 */
	u32 b_sw_flag0;		/* SPM_SW_RSV_7 */
	u32 b_sw_flag1;		/* SPM_SW_RSV_8 */
	u32 isr;			/* SPM_IRQ_STA */
	u32 sw_flag0;		/* SPM_SW_FLAG_0 */
	u32 sw_flag1;		/* SPM_SW_FLAG_1 */
	u32 clk_settle;		/* SPM_CLK_SETTLE */
	u32 src_req;	/* SPM_SRC_REQ */
	u32 log_index;
	u32 is_abort;
	u32 sw_rsv_0; /* SPM_SW_RSV_0 */
	u32 sw_rsv_1; /* SPM_SW_RSV_1 */
	u32 sw_rsv_2; /* SPM_SW_RSV_2 */
	u32 sw_rsv_3; /* SPM_SW_RSV_3 */
	u32 sw_rsv_4; /* SPM_SW_RSV_4 */
	u32 sw_rsv_5; /* SPM_SW_RSV_5 */
	u32 sw_rsv_6; /* SPM_SW_RSV_6 */
	u32 sw_rsv_7; /* SPM_SW_RSV_7 */
	u32 sw_rsv_8; /* SPM_SW_RSV_8 */
};

/*
 * Auto generated by DE, please DO NOT modify this file directly.
 */

/* --- SPM Flag Define --- */
#define SPM_FLAG_DISABLE_INFRA_PDN             (0x1U << 0)
#define SPM_FLAG_DISABLE_DPM_PDN               (0x1U << 1)
#define SPM_FLAG_DISABLE_MCUPM_PDN             (0x1U << 2)
#define SPM_FLAG_DISABLE_LVTS_WORKAROUND       (0x1U << 3)
#define SPM_FLAG_DISABLE_SYSRAM_SLEEP          (0x1U << 4)
#define SPM_FLAG_DISABLE_SSPM_SRAM_SLEEP       (0x1U << 5)
#define SPM_FLAG_DISABLE_VLPCLK_SWITCH         (0x1U << 6)
#define SPM_FLAG_DISABLE_VCORE_DVS             (0x1U << 7)
#define SPM_FLAG_DISABLE_DDR_DFS               (0x1U << 8)
#define SPM_FLAG_DISABLE_EMI_DFS               (0x1U << 9)
#define SPM_FLAG_DISABLE_BUS_DFS               (0x1U << 10)
#define SPM_FLAG_DISABLE_DVFSQ                 (0x1U << 11)
#define SPM_FLAG_DISABLE_COMMON_SCENARIO       (0x1U << 12)
#define SPM_FLAG_DISABLE_CPU_PDN               (0x1U << 13)
#define SPM_FLAG_DISABLE_ARMPLL_OFF            (0x1U << 14)
#define SPM_FLAG_DISABLE_DDRPHY_PDN            (0x1U << 15)
#define SPM_FLAG_KEEP_CSYSPWRACK_HIGH          (0x1U << 16)
#define SPM_FLAG_ENABLE_VMDDR_DVS              (0x1U << 17)
#define SPM_FLAG_ENABLE_LVTS_WORKAROUND        (0x1U << 18)
#define SPM_FLAG_RUN_COMMON_SCENARIO           (0x1U << 19)
#define SPM_FLAG_USE_SRCCLKENO2                (0x1U << 20)
#define SPM_FLAG_ENABLE_AOV                    (0x1U << 21)
#define SPM_FLAG_ENABLE_MD_MUMTAS              (0x1U << 22)
#define SPM_FLAG_ENABLE_COMMON_SODI5           (0x1U << 23)
#define SPM_FLAG_ENABLE_VCORE_PDN              (0x1U << 24)
#define SPM_FLAG_ENABLE_SPM_DBG_WDT_DUMP       (0x1U << 25)
#define SPM_FLAG_VCORE_STATE                   (0x1U << 26)
#define SPM_FLAG_VTCXO_STATE                   (0x1U << 27)
#define SPM_FLAG_INFRA_STATE                   (0x1U << 28)
#define SPM_FLAG_APSRC_STATE                   (0x1U << 29)
#define SPM_FLAG_VRF18_STATE                   (0x1U << 30)
#define SPM_FLAG_DDREN_STATE                   (0x1U << 31)

/* --- SPM Flag1 Define --- */
#define SPM_FLAG1_DISABLE_AXI_BUS_TO_26M        (1U << 0)
#define SPM_FLAG1_DISABLE_SYSPLL_OFF            (1U << 1)
#define SPM_FLAG1_DISABLE_PWRAP_CLK_SWITCH      (1U << 2)
#define SPM_FLAG1_DISABLE_ULPOSC_OFF            (1U << 3)
#define SPM_FLAG1_FW_SET_ULPOSC_ON              (1U << 4)
#define SPM_FLAG1_DISABLE_EMI_CLK_TO_ULPOSC     (1U << 5)
#define SPM_FLAG1_DISABLE_NO_RESUME             (1U << 6)
#define SPM_FLAG1_ENABLE_VS3_VOSEL_CTRL         (1U << 7)
#define SPM_FLAG1_ENABLE_VS2_VS3_VOTER          (1U << 8)
#define SPM_FLAG1_RESERVED_BIT9                 (1U << 9)
#define SPM_FLAG1_DISABLE_SRCLKEN_LOW           (1U << 10)
#define SPM_FLAG1_DISABLE_SCP_CLK_SWITCH        (1U << 11)
#define SPM_FLAG1_DISABLE_TOP_26M_CK_OFF        (1U << 12)
#define SPM_FLAG1_DISABLE_PCM_26M_SWITCH        (1U << 13)
#define SPM_FLAG1_DISABLE_CKSQ_OFF              (1U << 14)
#define SPM_FLAG1_ENABLE_SSR_SECOND_REBOOT_WA   (1U << 15)
#define SPM_FLAG1_ENABLE_COMMON_APSRC           (1U << 16)
#define SPM_FLAG1_ENABLE_COMMON_EMI             (1U << 17)
#define SPM_FLAG1_ENABLE_COMMON_VRF18           (1U << 18)
#define SPM_FLAG1_ENABLE_COMMON_INFRA           (1U << 19)
#define SPM_FLAG1_DISABLE_INFRA_SRAM_SLEEP      (1U << 20)
#define SPM_FLAG1_DISABLE_AXI_MEM_CLK_OFF       (1U << 21)
#define SPM_FLAG1_RESERVED_BIT22                (1U << 22)
#define SPM_FLAG1_RESERVED_BIT23                (1U << 23)
#define SPM_FLAG1_DISABLE_SCP_VREQ_MASK_CONTROL (1U << 24)
#define SPM_FLAG1_RESERVED_BIT25                (1U << 25)
#define SPM_FLAG1_RESERVED_BIT26                (1U << 26)
#define SPM_FLAG1_RESERVED_BIT27                (1U << 27)
#define SPM_FLAG1_ENABLE_DFD_SOC_MTCMOS_EN      (1U << 28)
#define SPM_FLAG1_RESERVED_BIT29                (1U << 29)
#define SPM_FLAG1_ENABLE_WAKE_PROF              (1U << 30)
#define SPM_FLAG1_ENABLE_SLEEP_PROF             (1U << 31)

#endif
