Verilog HDL used on top of Artix-7 FPGA. Allows simulation of a Ripple Adder and a Carry Look-ahead Adder to add 2 inputs.
Output appears on 7-segment display of Artix-7.
