{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 14:08:28 2020 " "Info: Processing started: Sat Jan 04 14:08:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wmipavr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wmipavr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WMIPAVR " "Info: Found entity 1: WMIPAVR" {  } { { "WMIPAVR.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/WMIPAVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Info: Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register_File.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_1_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16_1_MUX " "Info: Found entity 1: 16_1_MUX" {  } { { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_1_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32_1_MUX " "Info: Found entity 1: 32_1_MUX" {  } { { "32_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/32_1_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wimpavr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wimpavr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WIMPAVR " "Info: Found entity 1: WIMPAVR" {  } { { "WIMPAVR.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/WIMPAVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_b_ripple_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8_b_ripple_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_B_Ripple_Adder " "Info: Found entity 1: 8_B_Ripple_Adder" {  } { { "8_B_Ripple_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_B_Ripple_Adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_EN " "Info: Found entity 1: ADD_EN" {  } { { "ADD_EN.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ADD_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.bdf " "Warning: Can't analyze file -- file ALU.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "IR_decoder.bdf " "Warning: Can't analyze file -- file IR_decoder.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_EN " "Info: Found entity 1: LOGIC_EN" {  } { { "LOGIC_EN.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOGIC_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file swap_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SWAP_EN " "Info: Found entity 1: SWAP_EN" {  } { { "SWAP_EN.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SWAP_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_encoder " "Info: Found entity 1: IR_encoder" {  } { { "IR_encoder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/IR_encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file avr_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AVR_TEST " "Info: Found entity 1: AVR_TEST" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_BLOCK " "Info: Found entity 1: PC_BLOCK" {  } { { "PC_BLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/PC_BLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_load_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_load_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LOAD_MUX " "Info: Found entity 1: DATA_LOAD_MUX" {  } { { "DATA_LOAD_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/DATA_LOAD_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_bit_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 1_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1_BIT_REGISTER " "Info: Found entity 1: 1_BIT_REGISTER" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TOP " "Info: Found entity 1: ALU_TOP" {  } { { "ALU_TOP.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file branch_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Info: Found entity 1: branch_logic" {  } { { "branch_logic.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/branch_logic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Info: Found entity 1: State_Machine" {  } { { "State_Machine.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/State_Machine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_logic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file z_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z_LOGIC " "Info: Found entity 1: Z_LOGIC" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_logic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file carry_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CARRY_LOGIC " "Info: Found entity 1: CARRY_LOGIC" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_1_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_1_MUX " "Info: Found entity 1: 4_1_MUX" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file load_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOAD_SELECT " "Info: Found entity 1: LOAD_SELECT" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Control_Unit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_b_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16_b_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16_B_REG " "Info: Found entity 1: 16_B_REG" {  } { { "16_B_REG.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_B_REG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Info: Found entity 1: alu_control" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file slow_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SLOW_CLOCK " "Info: Found entity 1: SLOW_CLOCK" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_1_mux_enable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4_1_mux_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_1_MUX_Enable " "Info: Found entity 1: 4_1_MUX_Enable" {  } { { "4_1_MUX_Enable.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX_Enable.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVR_TEST " "Info: Elaborating entity \"AVR_TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:inst15 " "Info: Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:inst15\"" {  } { { "AVR_TEST.bdf" "inst15" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -1168 112 264 -1040 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLOW_CLOCK SLOW_CLOCK:inst19 " "Info: Elaborating entity \"SLOW_CLOCK\" for hierarchy \"SLOW_CLOCK:inst19\"" {  } { { "AVR_TEST.bdf" "inst19" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -872 -1112 -872 -744 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_1_MUX SLOW_CLOCK:inst19\|4_1_MUX:inst65 " "Info: Elaborating entity \"4_1_MUX\" for hierarchy \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\"" {  } { { "SLOW_CLOCK.bdf" "inst65" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 544 1400 1496 704 "inst65" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst13 " "Info: Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst13\"" {  } { { "AVR_TEST.bdf" "inst13" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -992 -200 16 -640 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic Control_Unit:inst13\|branch_logic:inst " "Info: Elaborating entity \"branch_logic\" for hierarchy \"Control_Unit:inst13\|branch_logic:inst\"" {  } { { "Control_Unit.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Control_Unit.bdf" { { -32 240 440 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_SELECT Control_Unit:inst13\|LOAD_SELECT:inst1 " "Info: Elaborating entity \"LOAD_SELECT\" for hierarchy \"Control_Unit:inst13\|LOAD_SELECT:inst1\"" {  } { { "Control_Unit.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Control_Unit.bdf" { { 176 240 392 496 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR0 " "Warning: Pin \"IR0\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 96 144 312 112 "IR0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR2 " "Warning: Pin \"IR2\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 128 144 312 144 "IR2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR3 " "Warning: Pin \"IR3\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 144 144 312 160 "IR3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR4 " "Warning: Pin \"IR4\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 160 144 312 176 "IR4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR5 " "Warning: Pin \"IR5\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 176 144 312 192 "IR5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR6 " "Warning: Pin \"IR6\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 192 144 312 208 "IR6" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR7 " "Warning: Pin \"IR7\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 208 144 312 224 "IR7" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR8 " "Warning: Pin \"IR8\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 224 144 312 240 "IR8" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR9 " "Warning: Pin \"IR9\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 240 144 312 256 "IR9" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_TOP ALU_TOP:inst30 " "Info: Elaborating entity \"ALU_TOP\" for hierarchy \"ALU_TOP:inst30\"" {  } { { "AVR_TEST.bdf" "inst30" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -704 2296 2520 -96 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_LOGIC ALU_TOP:inst30\|Z_LOGIC:inst12 " "Info: Elaborating entity \"Z_LOGIC\" for hierarchy \"ALU_TOP:inst30\|Z_LOGIC:inst12\"" {  } { { "ALU_TOP.bdf" "inst12" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { { 600 1920 2096 856 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_B_Ripple_Adder ALU_TOP:inst30\|8_B_Ripple_Adder:inst10 " "Info: Elaborating entity \"8_B_Ripple_Adder\" for hierarchy \"ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\"" {  } { { "ALU_TOP.bdf" "inst10" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { { 464 1520 1616 784 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst " "Info: Elaborating entity \"Full_Adder\" for hierarchy \"ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\"" {  } { { "8_B_Ripple_Adder.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_B_Ripple_Adder.bdf" { { -8 320 416 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARRY_LOGIC ALU_TOP:inst30\|CARRY_LOGIC:inst14 " "Info: Elaborating entity \"CARRY_LOGIC\" for hierarchy \"ALU_TOP:inst30\|CARRY_LOGIC:inst14\"" {  } { { "ALU_TOP.bdf" "inst14" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { { -72 1232 1472 120 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_c.bdf 1 1 " "Warning: Using design file ext_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_c " "Info: Found entity 1: ext_c" {  } { { "ext_c.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ext_c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT_C ALU_TOP:inst30\|CARRY_LOGIC:inst14\|EXT_C:inst3 " "Info: Elaborating entity \"EXT_C\" for hierarchy \"ALU_TOP:inst30\|CARRY_LOGIC:inst14\|EXT_C:inst3\"" {  } { { "CARRY_LOGIC.bdf" "inst3" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 240 416 528 336 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control ALU_TOP:inst30\|alu_control:inst " "Info: Elaborating entity \"alu_control\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\"" {  } { { "ALU_TOP.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { { 104 904 1040 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR9 " "Warning: Pin \"IR9\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 328 16 184 344 "IR9" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR8 " "Warning: Pin \"IR8\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 312 16 184 328 "IR8" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR7 " "Warning: Pin \"IR7\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 296 16 184 312 "IR7" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR6 " "Warning: Pin \"IR6\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 280 16 184 296 "IR6" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR5 " "Warning: Pin \"IR5\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 264 16 184 280 "IR5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR4 " "Warning: Pin \"IR4\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 248 16 184 264 "IR4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR3 " "Warning: Pin \"IR3\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 232 16 184 248 "IR3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR2 " "Warning: Pin \"IR2\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 216 16 184 232 "IR2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR0 " "Warning: Pin \"IR0\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 184 16 184 200 "IR0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_EN ALU_TOP:inst30\|alu_control:inst\|ADD_EN:inst " "Info: Elaborating entity \"ADD_EN\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\|ADD_EN:inst\"" {  } { { "alu_control.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 64 568 688 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_EN ALU_TOP:inst30\|alu_control:inst\|LOGIC_EN:inst12 " "Info: Elaborating entity \"LOGIC_EN\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\|LOGIC_EN:inst12\"" {  } { { "alu_control.bdf" "inst12" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 200 568 696 328 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWAP_EN ALU_TOP:inst30\|alu_control:inst\|SWAP_EN:inst2 " "Info: Elaborating entity \"SWAP_EN\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\|SWAP_EN:inst2\"" {  } { { "alu_control.bdf" "inst2" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/alu_control.bdf" { { 328 568 696 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8_2_1_mux.bdf 1 1 " "Warning: Using design file 8_2_1_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_2_1_mux " "Info: Found entity 1: 8_2_1_mux" {  } { { "8_2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_2_1_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_2_1_MUX ALU_TOP:inst30\|8_2_1_MUX:inst11 " "Info: Elaborating entity \"8_2_1_MUX\" for hierarchy \"ALU_TOP:inst30\|8_2_1_MUX:inst11\"" {  } { { "ALU_TOP.bdf" "inst11" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { { 976 1912 2072 1328 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2_1_mux.bdf 1 1 " "Warning: Using design file 2_1_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_1_mux " "Info: Found entity 1: 2_1_mux" {  } { { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_1_MUX ALU_TOP:inst30\|8_2_1_MUX:inst11\|2_1_MUX:inst4 " "Info: Elaborating entity \"2_1_MUX\" for hierarchy \"ALU_TOP:inst30\|8_2_1_MUX:inst11\|2_1_MUX:inst4\"" {  } { { "8_2_1_mux.bdf" "inst4" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_2_1_mux.bdf" { { 64 336 472 192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "logic_swap.bdf 1 1 " "Warning: Using design file logic_swap.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_swap " "Info: Found entity 1: logic_swap" {  } { { "logic_swap.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/logic_swap.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_SWAP ALU_TOP:inst30\|LOGIC_SWAP:inst1 " "Info: Elaborating entity \"LOGIC_SWAP\" for hierarchy \"ALU_TOP:inst30\|LOGIC_SWAP:inst1\"" {  } { { "ALU_TOP.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/ALU_TOP.bdf" { { 816 1288 1512 976 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16_B_REG 16_B_REG:inst9 " "Info: Elaborating entity \"16_B_REG\" for hierarchy \"16_B_REG:inst9\"" {  } { { "AVR_TEST.bdf" "inst9" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -656 -616 -480 -272 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1_BIT_REGISTER 16_B_REG:inst9\|1_BIT_REGISTER:inst1 " "Info: Elaborating entity \"1_BIT_REGISTER\" for hierarchy \"16_B_REG:inst9\|1_BIT_REGISTER:inst1\"" {  } { { "16_B_REG.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_B_REG.bdf" { { 72 416 536 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:inst12 " "Info: Elaborating entity \"Register_File\" for hierarchy \"Register_File:inst12\"" {  } { { "AVR_TEST.bdf" "inst12" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -376 1016 1208 200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32_1_MUX Register_File:inst12\|32_1_MUX:inst39 " "Info: Elaborating entity \"32_1_MUX\" for hierarchy \"Register_File:inst12\|32_1_MUX:inst39\"" {  } { { "Register_File.bdf" "inst39" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register_File.bdf" { { 10728 5872 6544 10880 "inst39" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16_1_MUX Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1 " "Info: Elaborating entity \"16_1_MUX\" for hierarchy \"Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1\"" {  } { { "32_1_MUX.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/32_1_MUX.bdf" { { 488 600 752 872 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8_1_mux.bdf 1 1 " "Warning: Using design file 8_1_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_1_mux " "Info: Found entity 1: 8_1_mux" {  } { { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_1_MUX Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1\|8_1_MUX:inst1 " "Info: Elaborating entity \"8_1_MUX\" for hierarchy \"Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1\|8_1_MUX:inst1\"" {  } { { "16_1_MUX.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 360 600 752 616 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:inst12\|Register:inst2 " "Info: Elaborating entity \"Register\" for hierarchy \"Register_File:inst12\|Register:inst2\"" {  } { { "Register_File.bdf" "inst2" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register_File.bdf" { { 368 880 1040 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "self_loop.bdf 1 1 " "Warning: Using design file self_loop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 self_loop " "Info: Found entity 1: self_loop" {  } { { "self_loop.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/self_loop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELF_LOOP Register_File:inst12\|Register:inst2\|SELF_LOOP:inst8 " "Info: Elaborating entity \"SELF_LOOP\" for hierarchy \"Register_File:inst12\|Register:inst2\|SELF_LOOP:inst8\"" {  } { { "Register.bdf" "inst8" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { -168 -208 -8 -72 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "5_to_32_decoder.bdf 1 1 " "Warning: Using design file 5_to_32_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5_to_32_decoder " "Info: Found entity 1: 5_to_32_decoder" {  } { { "5_to_32_decoder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/5_to_32_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5_TO_32_DECODER Register_File:inst12\|5_TO_32_DECODER:inst " "Info: Elaborating entity \"5_TO_32_DECODER\" for hierarchy \"Register_File:inst12\|5_TO_32_DECODER:inst\"" {  } { { "Register_File.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register_File.bdf" { { 208 16 592 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4_to_16_decoder.bdf 1 1 " "Warning: Using design file 4_to_16_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_to_16_decoder " "Info: Found entity 1: 4_to_16_decoder" {  } { { "4_to_16_decoder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_to_16_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_TO_16_DECODER Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst " "Info: Elaborating entity \"4_TO_16_DECODER\" for hierarchy \"Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst\"" {  } { { "5_to_32_decoder.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/5_to_32_decoder.bdf" { { -40 400 496 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "3_8_dec.bdf 1 1 " "Warning: Using design file 3_8_dec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3_8_dec " "Info: Found entity 1: 3_8_dec" {  } { { "3_8_dec.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/3_8_dec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_8_DEC Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst\|3_8_DEC:inst " "Info: Elaborating entity \"3_8_DEC\" for hierarchy \"Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst\|3_8_DEC:inst\"" {  } { { "4_to_16_decoder.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_to_16_decoder.bdf" { { 48 440 552 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_LOAD_MUX DATA_LOAD_MUX:inst3 " "Info: Elaborating entity \"DATA_LOAD_MUX\" for hierarchy \"DATA_LOAD_MUX:inst3\"" {  } { { "AVR_TEST.bdf" "inst3" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -224 2712 2856 384 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_7_seg.bdf 1 1 " "Warning: Using design file 8_bit_7_seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_7_seg " "Info: Found entity 1: 8_bit_7_seg" {  } { { "8_bit_7_seg.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_bit_7_seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_BIT_7_SEG 8_BIT_7_SEG:inst27 " "Info: Elaborating entity \"8_BIT_7_SEG\" for hierarchy \"8_BIT_7_SEG:inst27\"" {  } { { "AVR_TEST.bdf" "inst27" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 384 3776 3888 672 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "7_segment_display.bdf 1 1 " "Warning: Using design file 7_segment_display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7_segment_display " "Info: Found entity 1: 7_segment_display" {  } { { "7_segment_display.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_SEGMENT_DISPLAY 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst " "Info: Elaborating entity \"7_SEGMENT_DISPLAY\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\"" {  } { { "8_bit_7_seg.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_bit_7_seg.bdf" { { -32 336 432 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "a.bdf 1 1 " "Warning: Using design file a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Info: Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|A:inst " "Info: Elaborating entity \"A\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|A:inst\"" {  } { { "7_segment_display.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { -24 208 304 104 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "b.bdf 1 1 " "Warning: Using design file b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Info: Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|B:inst1 " "Info: Elaborating entity \"B\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|B:inst1\"" {  } { { "7_segment_display.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { 32 344 440 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "c.bdf 1 1 " "Warning: Using design file c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Info: Found entity 1: c" {  } { { "c.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|C:inst2 " "Info: Elaborating entity \"C\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|C:inst2\"" {  } { { "7_segment_display.bdf" "inst2" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { 168 208 304 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "d.bdf 1 1 " "Warning: Using design file d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d " "Info: Found entity 1: d" {  } { { "d.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/d.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|D:inst3 " "Info: Elaborating entity \"D\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|D:inst3\"" {  } { { "7_segment_display.bdf" "inst3" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { 224 344 440 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "e.bdf 1 1 " "Warning: Using design file e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 e " "Info: Found entity 1: e" {  } { { "e.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/e.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|E:inst4 " "Info: Elaborating entity \"E\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|E:inst4\"" {  } { { "7_segment_display.bdf" "inst4" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { 360 208 304 488 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "f.bdf 1 1 " "Warning: Using design file f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 f " "Info: Found entity 1: f" {  } { { "f.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/f.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|F:inst5 " "Info: Elaborating entity \"F\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|F:inst5\"" {  } { { "7_segment_display.bdf" "inst5" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { 416 344 440 544 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Warning: Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "f.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/f.bdf" { { 160 192 240 192 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "g.bdf 1 1 " "Warning: Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g " "Info: Found entity 1: g" {  } { { "g.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/g.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|G:inst6 " "Info: Elaborating entity \"G\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|G:inst6\"" {  } { { "7_segment_display.bdf" "inst6" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/7_segment_display.bdf" { { 552 208 304 680 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_BLOCK PC_BLOCK:inst14 " "Info: Elaborating entity \"PC_BLOCK\" for hierarchy \"PC_BLOCK:inst14\"" {  } { { "AVR_TEST.bdf" "inst14" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 872 2232 2400 1256 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc_alu_top_level.bdf 1 1 " "Warning: Using design file pc_alu_top_level.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc_alu_top_level " "Info: Found entity 1: pc_alu_top_level" {  } { { "pc_alu_top_level.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/pc_alu_top_level.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ALU_TOP_LEVEL PC_ALU_TOP_LEVEL:inst1 " "Info: Elaborating entity \"PC_ALU_TOP_LEVEL\" for hierarchy \"PC_ALU_TOP_LEVEL:inst1\"" {  } { { "AVR_TEST.bdf" "inst1" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 872 1912 2144 1416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "16_b_ripple_adder.bdf 1 1 " "Warning: Using design file 16_b_ripple_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16_b_ripple_adder " "Info: Found entity 1: 16_b_ripple_adder" {  } { { "16_b_ripple_adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_b_ripple_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16_B_RIPPLE_ADDER PC_ALU_TOP_LEVEL:inst1\|16_B_RIPPLE_ADDER:inst2 " "Info: Elaborating entity \"16_B_RIPPLE_ADDER\" for hierarchy \"PC_ALU_TOP_LEVEL:inst1\|16_B_RIPPLE_ADDER:inst2\"" {  } { { "pc_alu_top_level.bdf" "inst2" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/pc_alu_top_level.bdf" { { 48 424 576 624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jump_select.bdf 1 1 " "Warning: Using design file jump_select.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jump_select " "Info: Found entity 1: jump_select" {  } { { "jump_select.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/jump_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP_SELECT PC_ALU_TOP_LEVEL:inst1\|JUMP_SELECT:inst " "Info: Elaborating entity \"JUMP_SELECT\" for hierarchy \"PC_ALU_TOP_LEVEL:inst1\|JUMP_SELECT:inst\"" {  } { { "pc_alu_top_level.bdf" "inst" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/pc_alu_top_level.bdf" { { 64 -552 -424 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~synth " "Warning: Found clock multiplexer SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~synth" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CE GND " "Warning (13410): Pin \"CE\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1304 2768 2944 1320 "CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LB GND " "Warning (13410): Pin \"LB\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1320 2768 2944 1336 "LB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "NOE GND " "Warning (13410): Pin \"NOE\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1336 2768 2944 1352 "NOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UB GND " "Warning (13410): Pin \"UB\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1352 2768 2944 1368 "UB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WE VCC " "Warning (13410): Pin \"WE\" is stuck at VCC" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1368 2768 2944 1384 "WE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM16 GND " "Warning (13410): Pin \"SRAM16\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1200 2768 2944 1216 "SRAM16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM17 GND " "Warning (13410): Pin \"SRAM17\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1216 2768 2944 1232 "SRAM17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1253 " "Info: Implemented 1253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Info: Implemented 85 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1139 " "Info: Implemented 1139 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 14:08:36 2020 " "Info: Processing ended: Sat Jan 04 14:08:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 14:08:37 2020 " "Info: Processing started: Sat Jan 04 14:08:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "WIMPAVR_DEMO EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"WIMPAVR_DEMO\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 2270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 2271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 2272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8  " "Info: Automatically promoted node SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 821 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -1056 -1016 -952 -1008 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 861 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.612 ns register register " "Info: Estimated most critical path is register to register delay of 13.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 1 REG LAB_X30_Y18 132 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y18; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.150 ns) 1.386 ns Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3 2 COMB LAB_X28_Y15 11 " "Info: 2: + IC(1.236 ns) + CELL(0.150 ns) = 1.386 ns; Loc. = LAB_X28_Y15; Fanout = 11; COMB Node = 'Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 } "NODE_NAME" } } { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { { 136 288 352 184 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.438 ns) 2.971 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8 3 COMB LAB_X34_Y16 1 " "Info: 3: + IC(1.147 ns) + CELL(0.438 ns) = 2.971 ns; Loc. = LAB_X34_Y16; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.149 ns) 4.029 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9 4 COMB LAB_X33_Y20 1 " "Info: 4: + IC(0.909 ns) + CELL(0.149 ns) = 4.029 ns; Loc. = LAB_X33_Y20; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.233 ns) + CELL(0.420 ns) 5.682 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4 5 COMB LAB_X29_Y14 3 " "Info: 5: + IC(1.233 ns) + CELL(0.420 ns) = 5.682 ns; Loc. = LAB_X29_Y14; Fanout = 3; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 128 976 1040 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.632 ns) + CELL(0.419 ns) 6.733 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0 6 COMB LAB_X28_Y16 2 " "Info: 6: + IC(0.632 ns) + CELL(0.419 ns) = 6.733 ns; Loc. = LAB_X28_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.298 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0 7 COMB LAB_X28_Y16 2 " "Info: 7: + IC(0.415 ns) + CELL(0.150 ns) = 7.298 ns; Loc. = LAB_X28_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.863 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0 8 COMB LAB_X28_Y16 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 7.863 ns; Loc. = LAB_X28_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.428 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0 9 COMB LAB_X28_Y16 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 8.428 ns; Loc. = LAB_X28_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.993 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0 10 COMB LAB_X28_Y16 3 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 8.993 ns; Loc. = LAB_X28_Y16; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.558 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0 11 COMB LAB_X28_Y16 3 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 9.558 ns; Loc. = LAB_X28_Y16; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.150 ns) 10.600 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0 12 COMB LAB_X28_Y17 3 " "Info: 12: + IC(0.892 ns) + CELL(0.150 ns) = 10.600 ns; Loc. = LAB_X28_Y17; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 11.165 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3 13 COMB LAB_X28_Y17 1 " "Info: 13: + IC(0.290 ns) + CELL(0.275 ns) = 11.165 ns; Loc. = LAB_X28_Y17; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 12.217 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0 14 COMB LAB_X28_Y19 33 " "Info: 14: + IC(0.902 ns) + CELL(0.150 ns) = 12.217 ns; Loc. = LAB_X28_Y19; Fanout = 33; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.084 ns) 13.612 ns Register_File:inst12\|Register:inst13\|inst98 15 REG LAB_X29_Y14 3 " "Info: 15: + IC(1.311 ns) + CELL(0.084 ns) = 13.612 ns; Loc. = LAB_X29_Y14; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.985 ns ( 21.93 % ) " "Info: Total cell delay = 2.985 ns ( 21.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.627 ns ( 78.07 % ) " "Info: Total interconnect delay = 10.627 ns ( 78.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.612 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "85 " "Warning: Found 85 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BranchState 0 " "Info: Pin \"BranchState\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYSTEM_ON 0 " "Info: Pin \"SYSTEM_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXECUTE 0 " "Info: Pin \"EXECUTE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z_FLAG 0 " "Info: Pin \"Z_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_FLAG 0 " "Info: Pin \"C_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSEG0 0 " "Info: Pin \"DSEG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG1 0 " "Info: Pin \"DESG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG2 0 " "Info: Pin \"DESG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG3 0 " "Info: Pin \"DESG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG4 0 " "Info: Pin \"DESG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG5 0 " "Info: Pin \"DESG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG6 0 " "Info: Pin \"DESG6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG7 0 " "Info: Pin \"DESG7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG8 0 " "Info: Pin \"DESG8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG9 0 " "Info: Pin \"DESG9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG10 0 " "Info: Pin \"DESG10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG11 0 " "Info: Pin \"DESG11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG12 0 " "Info: Pin \"DESG12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSEG13 0 " "Info: Pin \"DSEG13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_0 0 " "Info: Pin \"Q0_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_1 0 " "Info: Pin \"Q0_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_2 0 " "Info: Pin \"Q0_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_3 0 " "Info: Pin \"Q0_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_4 0 " "Info: Pin \"Q0_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_5 0 " "Info: Pin \"Q0_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_6 0 " "Info: Pin \"Q0_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_0 0 " "Info: Pin \"Q1_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_1 0 " "Info: Pin \"Q1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_2 0 " "Info: Pin \"Q1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_3 0 " "Info: Pin \"Q1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_4 0 " "Info: Pin \"Q1_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_5 0 " "Info: Pin \"Q1_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_6 0 " "Info: Pin \"Q1_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_0 0 " "Info: Pin \"Q2_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_1 0 " "Info: Pin \"Q2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_2 0 " "Info: Pin \"Q2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_3 0 " "Info: Pin \"Q2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_4 0 " "Info: Pin \"Q2_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_5 0 " "Info: Pin \"Q2_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_6 0 " "Info: Pin \"Q2_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_0 0 " "Info: Pin \"Q3_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_1 0 " "Info: Pin \"Q3_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_2 0 " "Info: Pin \"Q3_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_3 0 " "Info: Pin \"Q3_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_4 0 " "Info: Pin \"Q3_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_5 0 " "Info: Pin \"Q3_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_6 0 " "Info: Pin \"Q3_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM0 0 " "Info: Pin \"SRAM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM1 0 " "Info: Pin \"SRAM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM2 0 " "Info: Pin \"SRAM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM3 0 " "Info: Pin \"SRAM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM4 0 " "Info: Pin \"SRAM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM5 0 " "Info: Pin \"SRAM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM6 0 " "Info: Pin \"SRAM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM7 0 " "Info: Pin \"SRAM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM8 0 " "Info: Pin \"SRAM8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM9 0 " "Info: Pin \"SRAM9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM10 0 " "Info: Pin \"SRAM10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM11 0 " "Info: Pin \"SRAM11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM12 0 " "Info: Pin \"SRAM12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM13 0 " "Info: Pin \"SRAM13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM14 0 " "Info: Pin \"SRAM14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM15 0 " "Info: Pin \"SRAM15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CE 0 " "Info: Pin \"CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LB 0 " "Info: Pin \"LB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NOE 0 " "Info: Pin \"NOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UB 0 " "Info: Pin \"UB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Info: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM16 0 " "Info: Pin \"SRAM16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM17 0 " "Info: Pin \"SRAM17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG0 0 " "Info: Pin \"DLSEG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG1 0 " "Info: Pin \"DLSEG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG2 0 " "Info: Pin \"DLSEG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG3 0 " "Info: Pin \"DLSEG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG4 0 " "Info: Pin \"DLSEG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG5 0 " "Info: Pin \"DLSEG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG6 0 " "Info: Pin \"DLSEG6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG7 0 " "Info: Pin \"DLSEG7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG8 0 " "Info: Pin \"DLSEG8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG9 0 " "Info: Pin \"DLSEG9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG10 0 " "Info: Pin \"DLSEG10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG11 0 " "Info: Pin \"DLSEG11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG12 0 " "Info: Pin \"DLSEG12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG13 0 " "Info: Pin \"DLSEG13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MASTER_LED 0 " "Info: Pin \"MASTER_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 14:08:45 2020 " "Info: Processing ended: Sat Jan 04 14:08:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 14:08:46 2020 " "Info: Processing started: Sat Jan 04 14:08:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 14:08:48 2020 " "Info: Processing ended: Sat Jan 04 14:08:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 14:08:49 2020 " "Info: Processing started: Sat Jan 04 14:08:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_BUTTON " "Info: Assuming node \"CLOCK_BUTTON\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -848 -1464 -1256 -832 "CLOCK_BUTTON" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_BUTTON" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_SEL1 " "Info: Assuming node \"CLOCK_SEL1\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -800 -1440 -1256 -784 "CLOCK_SEL1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_SEL1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_SEL0 " "Info: Assuming node \"CLOCK_SEL0\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_SEL0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst3 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst3\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst5 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst5\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst7 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst7\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst9 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst9\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst11 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst11\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst13 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst13\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst15 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst15\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst17 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst17\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst19 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst19\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst21 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst21\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst23 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst23\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst25 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst25\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst27 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst27\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst29 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst29\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst31 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst31\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst34 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst34\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst35 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst35\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst37 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst37\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst37" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst47 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst47\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst39 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst39\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst39" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst49 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst49\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst41 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst41\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst41" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst51 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst51\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst43 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst43\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst43" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst53 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst53\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 704 768 520 "inst53" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst53" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst45 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst45\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst54 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst54\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 888 952 520 "inst54" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst54" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 " "Info: Detected gated clock \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0\" as buffer" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 " "Info: Detected gated clock \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8\" as buffer" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst register Register_File:inst12\|Register:inst13\|inst98 21.4 MHz 46.733 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 21.4 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst\" and destination register \"Register_File:inst12\|Register:inst13\|inst98\" (period= 46.733 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.520 ns + Longest register register " "Info: + Longest register to register delay is 12.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 1 REG LCFF_X30_Y18_N27 132 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 1.416 ns Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3 2 COMB LCCOMB_X28_Y15_N2 11 " "Info: 2: + IC(1.141 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 11; COMB Node = 'Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 } "NODE_NAME" } } { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { { 136 288 352 184 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 2.792 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8 3 COMB LCCOMB_X34_Y16_N0 1 " "Info: 3: + IC(1.226 ns) + CELL(0.150 ns) = 2.792 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.242 ns) 3.798 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9 4 COMB LCCOMB_X33_Y20_N20 1 " "Info: 4: + IC(0.764 ns) + CELL(0.242 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.275 ns) 5.395 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4 5 COMB LCCOMB_X29_Y14_N6 3 " "Info: 5: + IC(1.322 ns) + CELL(0.275 ns) = 5.395 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 3; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 128 976 1040 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 6.428 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0 6 COMB LCCOMB_X28_Y16_N16 2 " "Info: 6: + IC(0.758 ns) + CELL(0.275 ns) = 6.428 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 6.956 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0 7 COMB LCCOMB_X28_Y16_N10 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 6.956 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.367 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0 8 COMB LCCOMB_X28_Y16_N12 2 " "Info: 8: + IC(0.261 ns) + CELL(0.150 ns) = 7.367 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.779 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0 9 COMB LCCOMB_X28_Y16_N6 2 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.779 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.189 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0 10 COMB LCCOMB_X28_Y16_N0 3 " "Info: 10: + IC(0.260 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.599 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0 11 COMB LCCOMB_X28_Y16_N2 3 " "Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 8.599 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 9.495 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0 12 COMB LCCOMB_X28_Y17_N12 3 " "Info: 12: + IC(0.746 ns) + CELL(0.150 ns) = 9.495 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.908 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3 13 COMB LCCOMB_X28_Y17_N22 1 " "Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 9.908 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 10.818 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0 14 COMB LCCOMB_X28_Y19_N2 33 " "Info: 14: + IC(0.760 ns) + CELL(0.150 ns) = 10.818 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 33; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.366 ns) 12.520 ns Register_File:inst12\|Register:inst13\|inst98 15 REG LCFF_X29_Y14_N3 3 " "Info: 15: + IC(1.336 ns) + CELL(0.366 ns) = 12.520 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 23.19 % ) " "Info: Total cell delay = 2.904 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.616 ns ( 76.81 % ) " "Info: Total interconnect delay = 9.616 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-33.999 ns - Smallest " "Info: - Smallest clock skew is -33.999 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.782 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 5.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.438 ns) 2.734 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X38_Y30_N8 1 " "Info: 2: + IC(1.317 ns) + CELL(0.438 ns) = 2.734 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 4.221 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.221 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 5.782 ns Register_File:inst12\|Register:inst13\|inst98 4 REG LCFF_X29_Y14_N3 3 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 5.782 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 33.79 % ) " "Info: Total cell delay = 1.954 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.828 ns ( 66.21 % ) " "Info: Total interconnect delay = 3.828 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.024ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 39.781 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 39.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X31_Y35_N17 2 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.787 ns) 3.849 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X30_Y34_N1 2 " "Info: 3: + IC(0.682 ns) + CELL(0.787 ns) = 3.849 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.921 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X30_Y34_N15 2 " "Info: 4: + IC(0.285 ns) + CELL(0.787 ns) = 4.921 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 6.130 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X31_Y34_N1 2 " "Info: 5: + IC(0.422 ns) + CELL(0.787 ns) = 6.130 ns; Loc. = LCFF_X31_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.202 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X31_Y34_N13 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.202 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 8.687 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X34_Y34_N1 2 " "Info: 7: + IC(0.698 ns) + CELL(0.787 ns) = 8.687 ns; Loc. = LCFF_X34_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 9.759 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X34_Y34_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 9.759 ns; Loc. = LCFF_X34_Y34_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.787 ns) 11.260 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X33_Y35_N1 2 " "Info: 9: + IC(0.714 ns) + CELL(0.787 ns) = 11.260 ns; Loc. = LCFF_X33_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.332 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X33_Y35_N15 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.332 ns; Loc. = LCFF_X33_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.787 ns) 13.565 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X34_Y35_N1 2 " "Info: 11: + IC(0.446 ns) + CELL(0.787 ns) = 13.565 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 14.637 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X34_Y35_N15 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 14.637 ns; Loc. = LCFF_X34_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 15.846 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X35_Y35_N5 2 " "Info: 13: + IC(0.422 ns) + CELL(0.787 ns) = 15.846 ns; Loc. = LCFF_X35_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 16.917 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X35_Y35_N1 2 " "Info: 14: + IC(0.284 ns) + CELL(0.787 ns) = 16.917 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.787 ns) 18.618 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X40_Y35_N1 2 " "Info: 15: + IC(0.914 ns) + CELL(0.787 ns) = 18.618 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.690 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X40_Y35_N15 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.690 ns; Loc. = LCFF_X40_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 20.899 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X41_Y35_N5 2 " "Info: 17: + IC(0.422 ns) + CELL(0.787 ns) = 20.899 ns; Loc. = LCFF_X41_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 21.970 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X41_Y35_N1 2 " "Info: 18: + IC(0.284 ns) + CELL(0.787 ns) = 21.970 ns; Loc. = LCFF_X41_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 23.520 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X41_Y32_N1 2 " "Info: 19: + IC(0.763 ns) + CELL(0.787 ns) = 23.520 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.592 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X41_Y32_N9 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.592 ns; Loc. = LCFF_X41_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.787 ns) 26.076 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X37_Y32_N1 2 " "Info: 21: + IC(0.697 ns) + CELL(0.787 ns) = 26.076 ns; Loc. = LCFF_X37_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 27.148 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X37_Y32_N9 2 " "Info: 22: + IC(0.285 ns) + CELL(0.787 ns) = 27.148 ns; Loc. = LCFF_X37_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.787 ns) 28.692 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X38_Y30_N3 2 " "Info: 23: + IC(0.757 ns) + CELL(0.787 ns) = 28.692 ns; Loc. = LCFF_X38_Y30_N3; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 29.764 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X38_Y30_N1 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 29.764 ns; Loc. = LCFF_X38_Y30_N1; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 31.024 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X38_Y31_N17 2 " "Info: 25: + IC(0.473 ns) + CELL(0.787 ns) = 31.024 ns; Loc. = LCFF_X38_Y31_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 32.500 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X41_Y30_N1 2 " "Info: 26: + IC(0.689 ns) + CELL(0.787 ns) = 32.500 ns; Loc. = LCFF_X41_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.572 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X41_Y30_N31 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.572 ns; Loc. = LCFF_X41_Y30_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 34.788 ns SLOW_CLOCK:inst19\|inst53 28 REG LCFF_X40_Y30_N1 2 " "Info: 28: + IC(0.429 ns) + CELL(0.787 ns) = 34.788 ns; Loc. = LCFF_X40_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 704 768 520 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 35.860 ns SLOW_CLOCK:inst19\|inst54 29 REG LCFF_X40_Y30_N19 2 " "Info: 29: + IC(0.285 ns) + CELL(0.787 ns) = 35.860 ns; Loc. = LCFF_X40_Y30_N19; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 888 952 520 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 36.722 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 30 COMB LCCOMB_X38_Y30_N8 1 " "Info: 30: + IC(0.712 ns) + CELL(0.150 ns) = 36.722 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 38.209 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 31 COMB CLKCTRL_G10 293 " "Info: 31: + IC(1.487 ns) + CELL(0.000 ns) = 38.209 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 39.781 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 32 REG LCFF_X30_Y18_N27 132 " "Info: 32: + IC(1.035 ns) + CELL(0.537 ns) = 39.781 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.702 ns ( 59.58 % ) " "Info: Total cell delay = 23.702 ns ( 59.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.079 ns ( 40.42 % ) " "Info: Total interconnect delay = 16.079 ns ( 40.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.781 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.781 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.024ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.781 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.781 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.782 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.782 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.024ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.781 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.781 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_BUTTON register 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst register Register_File:inst12\|Register:inst13\|inst98 78.46 MHz 12.745 ns Internal " "Info: Clock \"CLOCK_BUTTON\" has Internal fmax of 78.46 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst\" and destination register \"Register_File:inst12\|Register:inst13\|inst98\" (period= 12.745 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.520 ns + Longest register register " "Info: + Longest register to register delay is 12.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 1 REG LCFF_X30_Y18_N27 132 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 1.416 ns Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3 2 COMB LCCOMB_X28_Y15_N2 11 " "Info: 2: + IC(1.141 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 11; COMB Node = 'Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 } "NODE_NAME" } } { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { { 136 288 352 184 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 2.792 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8 3 COMB LCCOMB_X34_Y16_N0 1 " "Info: 3: + IC(1.226 ns) + CELL(0.150 ns) = 2.792 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.242 ns) 3.798 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9 4 COMB LCCOMB_X33_Y20_N20 1 " "Info: 4: + IC(0.764 ns) + CELL(0.242 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.275 ns) 5.395 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4 5 COMB LCCOMB_X29_Y14_N6 3 " "Info: 5: + IC(1.322 ns) + CELL(0.275 ns) = 5.395 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 3; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 128 976 1040 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 6.428 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0 6 COMB LCCOMB_X28_Y16_N16 2 " "Info: 6: + IC(0.758 ns) + CELL(0.275 ns) = 6.428 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 6.956 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0 7 COMB LCCOMB_X28_Y16_N10 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 6.956 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.367 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0 8 COMB LCCOMB_X28_Y16_N12 2 " "Info: 8: + IC(0.261 ns) + CELL(0.150 ns) = 7.367 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.779 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0 9 COMB LCCOMB_X28_Y16_N6 2 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.779 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.189 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0 10 COMB LCCOMB_X28_Y16_N0 3 " "Info: 10: + IC(0.260 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.599 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0 11 COMB LCCOMB_X28_Y16_N2 3 " "Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 8.599 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 9.495 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0 12 COMB LCCOMB_X28_Y17_N12 3 " "Info: 12: + IC(0.746 ns) + CELL(0.150 ns) = 9.495 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.908 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3 13 COMB LCCOMB_X28_Y17_N22 1 " "Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 9.908 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 10.818 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0 14 COMB LCCOMB_X28_Y19_N2 33 " "Info: 14: + IC(0.760 ns) + CELL(0.150 ns) = 10.818 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 33; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.366 ns) 12.520 ns Register_File:inst12\|Register:inst13\|inst98 15 REG LCFF_X29_Y14_N3 3 " "Info: 15: + IC(1.336 ns) + CELL(0.366 ns) = 12.520 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 23.19 % ) " "Info: Total cell delay = 2.904 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.616 ns ( 76.81 % ) " "Info: Total interconnect delay = 9.616 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_BUTTON destination 6.270 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_BUTTON\" to destination register is 6.270 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLOCK_BUTTON 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLOCK_BUTTON'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_BUTTON } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -848 -1464 -1256 -832 "CLOCK_BUTTON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.150 ns) 2.698 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X38_Y30_N24 1 " "Info: 2: + IC(1.686 ns) + CELL(0.150 ns) = 2.698 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 3.222 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X38_Y30_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 3.222 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 4.709 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 4.709 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.270 ns Register_File:inst12\|Register:inst13\|inst98 5 REG LCFF_X29_Y14_N3 3 " "Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 6.270 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.824 ns ( 29.09 % ) " "Info: Total cell delay = 1.824 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.446 ns ( 70.91 % ) " "Info: Total interconnect delay = 4.446 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 1.686ns 0.249ns 1.487ns 1.024ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_BUTTON source 6.281 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_BUTTON\" to source register is 6.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLOCK_BUTTON 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLOCK_BUTTON'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_BUTTON } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -848 -1464 -1256 -832 "CLOCK_BUTTON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.686 ns) + CELL(0.150 ns) 2.698 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X38_Y30_N24 1 " "Info: 2: + IC(1.686 ns) + CELL(0.150 ns) = 2.698 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 3.222 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X38_Y30_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 3.222 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 4.709 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 4.709 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 6.281 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 5 REG LCFF_X30_Y18_N27 132 " "Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 6.281 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.824 ns ( 29.04 % ) " "Info: Total cell delay = 1.824 ns ( 29.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 70.96 % ) " "Info: Total interconnect delay = 4.457 ns ( 70.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.281 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 1.686ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 1.686ns 0.249ns 1.487ns 1.024ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.281 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 1.686ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.270 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.270 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 1.686ns 0.249ns 1.487ns 1.024ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.281 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.281 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 1.686ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.862ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_SEL1 register 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst register Register_File:inst12\|Register:inst13\|inst98 78.46 MHz 12.745 ns Internal " "Info: Clock \"CLOCK_SEL1\" has Internal fmax of 78.46 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst\" and destination register \"Register_File:inst12\|Register:inst13\|inst98\" (period= 12.745 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.520 ns + Longest register register " "Info: + Longest register to register delay is 12.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 1 REG LCFF_X30_Y18_N27 132 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 1.416 ns Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3 2 COMB LCCOMB_X28_Y15_N2 11 " "Info: 2: + IC(1.141 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 11; COMB Node = 'Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 } "NODE_NAME" } } { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { { 136 288 352 184 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 2.792 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8 3 COMB LCCOMB_X34_Y16_N0 1 " "Info: 3: + IC(1.226 ns) + CELL(0.150 ns) = 2.792 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.242 ns) 3.798 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9 4 COMB LCCOMB_X33_Y20_N20 1 " "Info: 4: + IC(0.764 ns) + CELL(0.242 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.275 ns) 5.395 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4 5 COMB LCCOMB_X29_Y14_N6 3 " "Info: 5: + IC(1.322 ns) + CELL(0.275 ns) = 5.395 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 3; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 128 976 1040 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 6.428 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0 6 COMB LCCOMB_X28_Y16_N16 2 " "Info: 6: + IC(0.758 ns) + CELL(0.275 ns) = 6.428 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 6.956 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0 7 COMB LCCOMB_X28_Y16_N10 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 6.956 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.367 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0 8 COMB LCCOMB_X28_Y16_N12 2 " "Info: 8: + IC(0.261 ns) + CELL(0.150 ns) = 7.367 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.779 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0 9 COMB LCCOMB_X28_Y16_N6 2 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.779 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.189 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0 10 COMB LCCOMB_X28_Y16_N0 3 " "Info: 10: + IC(0.260 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.599 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0 11 COMB LCCOMB_X28_Y16_N2 3 " "Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 8.599 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 9.495 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0 12 COMB LCCOMB_X28_Y17_N12 3 " "Info: 12: + IC(0.746 ns) + CELL(0.150 ns) = 9.495 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.908 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3 13 COMB LCCOMB_X28_Y17_N22 1 " "Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 9.908 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 10.818 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0 14 COMB LCCOMB_X28_Y19_N2 33 " "Info: 14: + IC(0.760 ns) + CELL(0.150 ns) = 10.818 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 33; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.366 ns) 12.520 ns Register_File:inst12\|Register:inst13\|inst98 15 REG LCFF_X29_Y14_N3 3 " "Info: 15: + IC(1.336 ns) + CELL(0.366 ns) = 12.520 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 23.19 % ) " "Info: Total cell delay = 2.904 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.616 ns ( 76.81 % ) " "Info: Total interconnect delay = 9.616 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL1 destination 7.319 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_SEL1\" to destination register is 7.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK_SEL1 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'CLOCK_SEL1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL1 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -800 -1440 -1256 -784 "CLOCK_SEL1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.620 ns) + CELL(0.275 ns) 3.747 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X38_Y30_N24 1 " "Info: 2: + IC(2.620 ns) + CELL(0.275 ns) = 3.747 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 4.271 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X38_Y30_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 4.271 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.758 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 7.319 ns Register_File:inst12\|Register:inst13\|inst98 5 REG LCFF_X29_Y14_N3 3 " "Info: 5: + IC(1.024 ns) + CELL(0.537 ns) = 7.319 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 26.49 % ) " "Info: Total cell delay = 1.939 ns ( 26.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.380 ns ( 73.51 % ) " "Info: Total interconnect delay = 5.380 ns ( 73.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.319 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.319 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 2.620ns 0.249ns 1.487ns 1.024ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL1 source 7.330 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_SEL1\" to source register is 7.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK_SEL1 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'CLOCK_SEL1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL1 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -800 -1440 -1256 -784 "CLOCK_SEL1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.620 ns) + CELL(0.275 ns) 3.747 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X38_Y30_N24 1 " "Info: 2: + IC(2.620 ns) + CELL(0.275 ns) = 3.747 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 4.271 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X38_Y30_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 4.271 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.758 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 5.758 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.330 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 5 REG LCFF_X30_Y18_N27 132 " "Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 7.330 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 26.45 % ) " "Info: Total cell delay = 1.939 ns ( 26.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.391 ns ( 73.55 % ) " "Info: Total interconnect delay = 5.391 ns ( 73.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.330 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 2.620ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.319 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.319 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 2.620ns 0.249ns 1.487ns 1.024ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.330 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 2.620ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.319 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.319 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 2.620ns 0.249ns 1.487ns 1.024ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.330 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.330 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 2.620ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_SEL0 register 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst register Register_File:inst12\|Register:inst13\|inst98 75.17 MHz 13.303 ns Internal " "Info: Clock \"CLOCK_SEL0\" has Internal fmax of 75.17 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst\" and destination register \"Register_File:inst12\|Register:inst13\|inst98\" (period= 13.303 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.520 ns + Longest register register " "Info: + Longest register to register delay is 12.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 1 REG LCFF_X30_Y18_N27 132 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 1.416 ns Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3 2 COMB LCCOMB_X28_Y15_N2 11 " "Info: 2: + IC(1.141 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 11; COMB Node = 'Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 } "NODE_NAME" } } { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { { 136 288 352 184 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 2.792 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8 3 COMB LCCOMB_X34_Y16_N0 1 " "Info: 3: + IC(1.226 ns) + CELL(0.150 ns) = 2.792 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.242 ns) 3.798 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9 4 COMB LCCOMB_X33_Y20_N20 1 " "Info: 4: + IC(0.764 ns) + CELL(0.242 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.275 ns) 5.395 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4 5 COMB LCCOMB_X29_Y14_N6 3 " "Info: 5: + IC(1.322 ns) + CELL(0.275 ns) = 5.395 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 3; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 128 976 1040 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 6.428 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0 6 COMB LCCOMB_X28_Y16_N16 2 " "Info: 6: + IC(0.758 ns) + CELL(0.275 ns) = 6.428 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 6.956 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0 7 COMB LCCOMB_X28_Y16_N10 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 6.956 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.367 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0 8 COMB LCCOMB_X28_Y16_N12 2 " "Info: 8: + IC(0.261 ns) + CELL(0.150 ns) = 7.367 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.779 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0 9 COMB LCCOMB_X28_Y16_N6 2 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.779 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.189 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0 10 COMB LCCOMB_X28_Y16_N0 3 " "Info: 10: + IC(0.260 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.599 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0 11 COMB LCCOMB_X28_Y16_N2 3 " "Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 8.599 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 9.495 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0 12 COMB LCCOMB_X28_Y17_N12 3 " "Info: 12: + IC(0.746 ns) + CELL(0.150 ns) = 9.495 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.908 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3 13 COMB LCCOMB_X28_Y17_N22 1 " "Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 9.908 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 10.818 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0 14 COMB LCCOMB_X28_Y19_N2 33 " "Info: 14: + IC(0.760 ns) + CELL(0.150 ns) = 10.818 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 33; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.366 ns) 12.520 ns Register_File:inst12\|Register:inst13\|inst98 15 REG LCFF_X29_Y14_N3 3 " "Info: 15: + IC(1.336 ns) + CELL(0.366 ns) = 12.520 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.904 ns ( 23.19 % ) " "Info: Total cell delay = 2.904 ns ( 23.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.616 ns ( 76.81 % ) " "Info: Total interconnect delay = 9.616 ns ( 76.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.569 ns - Smallest " "Info: - Smallest clock skew is -0.569 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL0 destination 6.952 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_SEL0\" to destination register is 6.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLOCK_SEL0 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'CLOCK_SEL0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.653 ns) + CELL(0.419 ns) 3.904 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X38_Y30_N8 1 " "Info: 2: + IC(2.653 ns) + CELL(0.419 ns) = 3.904 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.391 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 6.952 ns Register_File:inst12\|Register:inst13\|inst98 4 REG LCFF_X29_Y14_N3 3 " "Info: 4: + IC(1.024 ns) + CELL(0.537 ns) = 6.952 ns; Loc. = LCFF_X29_Y14_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst13\|inst98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.788 ns ( 25.72 % ) " "Info: Total cell delay = 1.788 ns ( 25.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.164 ns ( 74.28 % ) " "Info: Total interconnect delay = 5.164 ns ( 74.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 2.653ns 1.487ns 1.024ns } { 0.000ns 0.832ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL0 source 7.521 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_SEL0\" to source register is 7.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLOCK_SEL0 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'CLOCK_SEL0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.668 ns) + CELL(0.438 ns) 3.938 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X38_Y30_N24 1 " "Info: 2: + IC(2.668 ns) + CELL(0.438 ns) = 3.938 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 4.462 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X38_Y30_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 4.462 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.949 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 5.949 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 7.521 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 5 REG LCFF_X30_Y18_N27 132 " "Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 7.521 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 27.68 % ) " "Info: Total cell delay = 2.082 ns ( 27.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.439 ns ( 72.32 % ) " "Info: Total interconnect delay = 5.439 ns ( 72.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 2.668ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 2.653ns 1.487ns 1.024ns } { 0.000ns 0.832ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 2.668ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Register.bdf" { { 800 160 224 880 "inst98" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.520 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.336ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.952 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst13|inst98 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.952 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst13|inst98 {} } { 0.000ns 0.000ns 2.653ns 1.487ns 1.024ns } { 0.000ns 0.832ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.521 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.521 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 2.668ns 0.249ns 1.487ns 1.035ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 CLOCK 33.597 ns " "Info: Found hold time violation between source  pin or register \"ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10\" and destination pin or register \"ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10\" for clock \"CLOCK\" (Hold time is 33.597 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "33.988 ns + Largest " "Info: + Largest clock skew is 33.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 39.779 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 39.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X31_Y35_N17 2 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.787 ns) 3.849 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X30_Y34_N1 2 " "Info: 3: + IC(0.682 ns) + CELL(0.787 ns) = 3.849 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.921 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X30_Y34_N15 2 " "Info: 4: + IC(0.285 ns) + CELL(0.787 ns) = 4.921 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 6.130 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X31_Y34_N1 2 " "Info: 5: + IC(0.422 ns) + CELL(0.787 ns) = 6.130 ns; Loc. = LCFF_X31_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.202 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X31_Y34_N13 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.202 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 8.687 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X34_Y34_N1 2 " "Info: 7: + IC(0.698 ns) + CELL(0.787 ns) = 8.687 ns; Loc. = LCFF_X34_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 9.759 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X34_Y34_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 9.759 ns; Loc. = LCFF_X34_Y34_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.787 ns) 11.260 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X33_Y35_N1 2 " "Info: 9: + IC(0.714 ns) + CELL(0.787 ns) = 11.260 ns; Loc. = LCFF_X33_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.332 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X33_Y35_N15 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.332 ns; Loc. = LCFF_X33_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.787 ns) 13.565 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X34_Y35_N1 2 " "Info: 11: + IC(0.446 ns) + CELL(0.787 ns) = 13.565 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 14.637 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X34_Y35_N15 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 14.637 ns; Loc. = LCFF_X34_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 15.846 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X35_Y35_N5 2 " "Info: 13: + IC(0.422 ns) + CELL(0.787 ns) = 15.846 ns; Loc. = LCFF_X35_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 16.917 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X35_Y35_N1 2 " "Info: 14: + IC(0.284 ns) + CELL(0.787 ns) = 16.917 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.787 ns) 18.618 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X40_Y35_N1 2 " "Info: 15: + IC(0.914 ns) + CELL(0.787 ns) = 18.618 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.690 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X40_Y35_N15 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.690 ns; Loc. = LCFF_X40_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 20.899 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X41_Y35_N5 2 " "Info: 17: + IC(0.422 ns) + CELL(0.787 ns) = 20.899 ns; Loc. = LCFF_X41_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 21.970 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X41_Y35_N1 2 " "Info: 18: + IC(0.284 ns) + CELL(0.787 ns) = 21.970 ns; Loc. = LCFF_X41_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 23.520 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X41_Y32_N1 2 " "Info: 19: + IC(0.763 ns) + CELL(0.787 ns) = 23.520 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.592 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X41_Y32_N9 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.592 ns; Loc. = LCFF_X41_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.787 ns) 26.076 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X37_Y32_N1 2 " "Info: 21: + IC(0.697 ns) + CELL(0.787 ns) = 26.076 ns; Loc. = LCFF_X37_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 27.148 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X37_Y32_N9 2 " "Info: 22: + IC(0.285 ns) + CELL(0.787 ns) = 27.148 ns; Loc. = LCFF_X37_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.787 ns) 28.692 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X38_Y30_N3 2 " "Info: 23: + IC(0.757 ns) + CELL(0.787 ns) = 28.692 ns; Loc. = LCFF_X38_Y30_N3; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 29.764 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X38_Y30_N1 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 29.764 ns; Loc. = LCFF_X38_Y30_N1; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 31.024 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X38_Y31_N17 2 " "Info: 25: + IC(0.473 ns) + CELL(0.787 ns) = 31.024 ns; Loc. = LCFF_X38_Y31_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 32.500 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X41_Y30_N1 2 " "Info: 26: + IC(0.689 ns) + CELL(0.787 ns) = 32.500 ns; Loc. = LCFF_X41_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.572 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X41_Y30_N31 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.572 ns; Loc. = LCFF_X41_Y30_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 34.788 ns SLOW_CLOCK:inst19\|inst53 28 REG LCFF_X40_Y30_N1 2 " "Info: 28: + IC(0.429 ns) + CELL(0.787 ns) = 34.788 ns; Loc. = LCFF_X40_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 704 768 520 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 35.860 ns SLOW_CLOCK:inst19\|inst54 29 REG LCFF_X40_Y30_N19 2 " "Info: 29: + IC(0.285 ns) + CELL(0.787 ns) = 35.860 ns; Loc. = LCFF_X40_Y30_N19; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 888 952 520 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 36.722 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 30 COMB LCCOMB_X38_Y30_N8 1 " "Info: 30: + IC(0.712 ns) + CELL(0.150 ns) = 36.722 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 38.209 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 31 COMB CLKCTRL_G10 293 " "Info: 31: + IC(1.487 ns) + CELL(0.000 ns) = 38.209 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 39.779 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 32 REG LCFF_X30_Y17_N29 3 " "Info: 32: + IC(1.033 ns) + CELL(0.537 ns) = 39.779 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.702 ns ( 59.58 % ) " "Info: Total cell delay = 23.702 ns ( 59.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.077 ns ( 40.42 % ) " "Info: Total interconnect delay = 16.077 ns ( 40.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.779 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.779 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.791 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 5.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.438 ns) 2.734 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X38_Y30_N8 1 " "Info: 2: + IC(1.317 ns) + CELL(0.438 ns) = 2.734 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 4.221 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.221 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 5.791 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 4 REG LCFF_X30_Y17_N29 3 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 5.791 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 33.74 % ) " "Info: Total cell delay = 1.954 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 66.26 % ) " "Info: Total interconnect delay = 3.837 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.779 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.779 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 1 REG LCFF_X30_Y17_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10~3 2 COMB LCCOMB_X30_Y17_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 3 REG LCFF_X30_Y17_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.779 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.779 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_SEL0 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"CLOCK_SEL0\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 CLOCK_SEL0 167 ps " "Info: Found hold time violation between source  pin or register \"ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10\" and destination pin or register \"ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10\" for clock \"CLOCK_SEL0\" (Hold time is 167 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.558 ns + Largest " "Info: + Largest clock skew is 0.558 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL0 destination 7.519 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_SEL0\" to destination register is 7.519 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLOCK_SEL0 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'CLOCK_SEL0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.668 ns) + CELL(0.438 ns) 3.938 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X38_Y30_N24 1 " "Info: 2: + IC(2.668 ns) + CELL(0.438 ns) = 3.938 ns; Loc. = LCCOMB_X38_Y30_N24; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.275 ns) 4.462 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X38_Y30_N8 1 " "Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 4.462 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.949 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.487 ns) + CELL(0.000 ns) = 5.949 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 7.519 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 5 REG LCFF_X30_Y17_N29 3 " "Info: 5: + IC(1.033 ns) + CELL(0.537 ns) = 7.519 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.082 ns ( 27.69 % ) " "Info: Total cell delay = 2.082 ns ( 27.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.437 ns ( 72.31 % ) " "Info: Total interconnect delay = 5.437 ns ( 72.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 2.668ns 0.249ns 1.487ns 1.033ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL0 source 6.961 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_SEL0\" to source register is 6.961 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLOCK_SEL0 1 CLK PIN_U4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; CLK Node = 'CLOCK_SEL0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.653 ns) + CELL(0.419 ns) 3.904 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X38_Y30_N8 1 " "Info: 2: + IC(2.653 ns) + CELL(0.419 ns) = 3.904 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.072 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 5.391 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 5.391 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.961 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 4 REG LCFF_X30_Y17_N29 3 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.961 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.788 ns ( 25.69 % ) " "Info: Total cell delay = 1.788 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 74.31 % ) " "Info: Total interconnect delay = 5.173 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.961 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.961 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 2.653ns 1.487ns 1.033ns } { 0.000ns 0.832ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 2.668ns 0.249ns 1.487ns 1.033ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.961 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.961 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 2.653ns 1.487ns 1.033ns } { 0.000ns 0.832ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 1 REG LCFF_X30_Y17_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10~3 2 COMB LCCOMB_X30_Y17_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y17_N28; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 3 REG LCFF_X30_Y17_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y17_N29; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.519 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.519 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 2.668ns 0.249ns 1.487ns 1.033ns } { 0.000ns 0.832ns 0.438ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.961 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.961 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 2.653ns 1.487ns 1.033ns } { 0.000ns 0.832ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10~3 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "16_B_REG:inst9\|1_BIT_REGISTER:inst1\|inst IR1 CLOCK 2.016 ns register " "Info: tsu for register \"16_B_REG:inst9\|1_BIT_REGISTER:inst1\|inst\" (data pin = \"IR1\", clock pin = \"CLOCK\") is 2.016 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.843 ns + Longest pin register " "Info: + Longest pin to register delay is 7.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns IR1 1 PIN PIN_AE6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE6; Fanout = 2; PIN Node = 'IR1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR1 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -616 -1608 -1440 -600 "IR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.617 ns) + CELL(0.366 ns) 7.843 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst1\|inst 2 REG LCFF_X30_Y17_N17 31 " "Info: 2: + IC(6.617 ns) + CELL(0.366 ns) = 7.843 ns; Loc. = LCFF_X30_Y17_N17; Fanout = 31; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst1\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.983 ns" { IR1 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 15.63 % ) " "Info: Total cell delay = 1.226 ns ( 15.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.617 ns ( 84.37 % ) " "Info: Total interconnect delay = 6.617 ns ( 84.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { IR1 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { IR1 {} IR1~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst {} } { 0.000ns 0.000ns 6.617ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.791 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 5.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.317 ns) + CELL(0.438 ns) 2.734 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X38_Y30_N8 1 " "Info: 2: + IC(1.317 ns) + CELL(0.438 ns) = 2.734 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 4.221 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.487 ns) + CELL(0.000 ns) = 4.221 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 5.791 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst1\|inst 4 REG LCFF_X30_Y17_N17 31 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 5.791 ns; Loc. = LCFF_X30_Y17_N17; Fanout = 31; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst1\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.954 ns ( 33.74 % ) " "Info: Total cell delay = 1.954 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.837 ns ( 66.26 % ) " "Info: Total interconnect delay = 3.837 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.843 ns" { IR1 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.843 ns" { IR1 {} IR1~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst {} } { 0.000ns 0.000ns 6.617ns } { 0.000ns 0.860ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.791 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.791 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst1|inst {} } { 0.000ns 0.000ns 1.317ns 1.487ns 1.033ns } { 0.000ns 0.979ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DLSEG11 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 59.535 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DLSEG11\" through register \"16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst\" is 59.535 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 39.781 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 39.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X31_Y35_N17 2 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.787 ns) 3.849 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X30_Y34_N1 2 " "Info: 3: + IC(0.682 ns) + CELL(0.787 ns) = 3.849 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.921 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X30_Y34_N15 2 " "Info: 4: + IC(0.285 ns) + CELL(0.787 ns) = 4.921 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 6.130 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X31_Y34_N1 2 " "Info: 5: + IC(0.422 ns) + CELL(0.787 ns) = 6.130 ns; Loc. = LCFF_X31_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.202 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X31_Y34_N13 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.202 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 8.687 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X34_Y34_N1 2 " "Info: 7: + IC(0.698 ns) + CELL(0.787 ns) = 8.687 ns; Loc. = LCFF_X34_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 9.759 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X34_Y34_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 9.759 ns; Loc. = LCFF_X34_Y34_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.787 ns) 11.260 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X33_Y35_N1 2 " "Info: 9: + IC(0.714 ns) + CELL(0.787 ns) = 11.260 ns; Loc. = LCFF_X33_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.332 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X33_Y35_N15 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.332 ns; Loc. = LCFF_X33_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.787 ns) 13.565 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X34_Y35_N1 2 " "Info: 11: + IC(0.446 ns) + CELL(0.787 ns) = 13.565 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 14.637 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X34_Y35_N15 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 14.637 ns; Loc. = LCFF_X34_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 15.846 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X35_Y35_N5 2 " "Info: 13: + IC(0.422 ns) + CELL(0.787 ns) = 15.846 ns; Loc. = LCFF_X35_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 16.917 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X35_Y35_N1 2 " "Info: 14: + IC(0.284 ns) + CELL(0.787 ns) = 16.917 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.787 ns) 18.618 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X40_Y35_N1 2 " "Info: 15: + IC(0.914 ns) + CELL(0.787 ns) = 18.618 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.690 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X40_Y35_N15 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.690 ns; Loc. = LCFF_X40_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 20.899 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X41_Y35_N5 2 " "Info: 17: + IC(0.422 ns) + CELL(0.787 ns) = 20.899 ns; Loc. = LCFF_X41_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 21.970 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X41_Y35_N1 2 " "Info: 18: + IC(0.284 ns) + CELL(0.787 ns) = 21.970 ns; Loc. = LCFF_X41_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 23.520 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X41_Y32_N1 2 " "Info: 19: + IC(0.763 ns) + CELL(0.787 ns) = 23.520 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.592 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X41_Y32_N9 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.592 ns; Loc. = LCFF_X41_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.787 ns) 26.076 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X37_Y32_N1 2 " "Info: 21: + IC(0.697 ns) + CELL(0.787 ns) = 26.076 ns; Loc. = LCFF_X37_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 27.148 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X37_Y32_N9 2 " "Info: 22: + IC(0.285 ns) + CELL(0.787 ns) = 27.148 ns; Loc. = LCFF_X37_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.787 ns) 28.692 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X38_Y30_N3 2 " "Info: 23: + IC(0.757 ns) + CELL(0.787 ns) = 28.692 ns; Loc. = LCFF_X38_Y30_N3; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 29.764 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X38_Y30_N1 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 29.764 ns; Loc. = LCFF_X38_Y30_N1; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 31.024 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X38_Y31_N17 2 " "Info: 25: + IC(0.473 ns) + CELL(0.787 ns) = 31.024 ns; Loc. = LCFF_X38_Y31_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 32.500 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X41_Y30_N1 2 " "Info: 26: + IC(0.689 ns) + CELL(0.787 ns) = 32.500 ns; Loc. = LCFF_X41_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.572 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X41_Y30_N31 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.572 ns; Loc. = LCFF_X41_Y30_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 34.788 ns SLOW_CLOCK:inst19\|inst53 28 REG LCFF_X40_Y30_N1 2 " "Info: 28: + IC(0.429 ns) + CELL(0.787 ns) = 34.788 ns; Loc. = LCFF_X40_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 704 768 520 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 35.860 ns SLOW_CLOCK:inst19\|inst54 29 REG LCFF_X40_Y30_N19 2 " "Info: 29: + IC(0.285 ns) + CELL(0.787 ns) = 35.860 ns; Loc. = LCFF_X40_Y30_N19; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 888 952 520 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 36.722 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 30 COMB LCCOMB_X38_Y30_N8 1 " "Info: 30: + IC(0.712 ns) + CELL(0.150 ns) = 36.722 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 38.209 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 31 COMB CLKCTRL_G10 293 " "Info: 31: + IC(1.487 ns) + CELL(0.000 ns) = 38.209 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 39.781 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 32 REG LCFF_X30_Y18_N27 132 " "Info: 32: + IC(1.035 ns) + CELL(0.537 ns) = 39.781 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.702 ns ( 59.58 % ) " "Info: Total cell delay = 23.702 ns ( 59.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.079 ns ( 40.42 % ) " "Info: Total interconnect delay = 16.079 ns ( 40.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.781 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.781 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.504 ns + Longest register pin " "Info: + Longest register to pin delay is 19.504 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 1 REG LCFF_X30_Y18_N27 132 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N27; Fanout = 132; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.275 ns) 1.416 ns Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3 2 COMB LCCOMB_X28_Y15_N2 11 " "Info: 2: + IC(1.141 ns) + CELL(0.275 ns) = 1.416 ns; Loc. = LCCOMB_X28_Y15_N2; Fanout = 11; COMB Node = 'Register_File:inst12\|32_1_MUX:inst41\|16_1_MUX:inst\|8_1_mux:inst\|inst44~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 } "NODE_NAME" } } { "8_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/8_1_mux.bdf" { { 136 288 352 184 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.150 ns) 2.792 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8 3 COMB LCCOMB_X34_Y16_N0 1 " "Info: 3: + IC(1.226 ns) + CELL(0.150 ns) = 2.792 ns; Loc. = LCCOMB_X34_Y16_N0; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.376 ns" { Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.242 ns) 3.798 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9 4 COMB LCCOMB_X33_Y20_N20 1 " "Info: 4: + IC(0.764 ns) + CELL(0.242 ns) = 3.798 ns; Loc. = LCCOMB_X33_Y20_N20; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 120 848 912 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.275 ns) 5.395 ns Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4 5 COMB LCCOMB_X29_Y14_N6 3 " "Info: 5: + IC(1.322 ns) + CELL(0.275 ns) = 5.395 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 3; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|16_1_MUX:inst1\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.597 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 } "NODE_NAME" } } { "16_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/16_1_MUX.bdf" { { 128 976 1040 176 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.275 ns) 6.428 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0 6 COMB LCCOMB_X28_Y16_N16 2 " "Info: 6: + IC(0.758 ns) + CELL(0.275 ns) = 6.428 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.271 ns) 6.956 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0 7 COMB LCCOMB_X28_Y16_N10 2 " "Info: 7: + IC(0.257 ns) + CELL(0.271 ns) = 6.956 ns; Loc. = LCCOMB_X28_Y16_N10; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst16\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 7.367 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0 8 COMB LCCOMB_X28_Y16_N12 2 " "Info: 8: + IC(0.261 ns) + CELL(0.150 ns) = 7.367 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst17\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.150 ns) 7.779 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0 9 COMB LCCOMB_X28_Y16_N6 2 " "Info: 9: + IC(0.262 ns) + CELL(0.150 ns) = 7.779 ns; Loc. = LCCOMB_X28_Y16_N6; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst18\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.412 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.189 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0 10 COMB LCCOMB_X28_Y16_N0 3 " "Info: 10: + IC(0.260 ns) + CELL(0.150 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst10\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.599 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0 11 COMB LCCOMB_X28_Y16_N2 3 " "Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 8.599 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst19\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.150 ns) 9.495 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0 12 COMB LCCOMB_X28_Y17_N12 3 " "Info: 12: + IC(0.746 ns) + CELL(0.150 ns) = 9.495 ns; Loc. = LCCOMB_X28_Y17_N12; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder:inst20\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 } "NODE_NAME" } } { "Full_Adder.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/Full_Adder.bdf" { { 136 520 584 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.150 ns) 9.908 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3 13 COMB LCCOMB_X28_Y17_N22 1 " "Info: 13: + IC(0.263 ns) + CELL(0.150 ns) = 9.908 ns; Loc. = LCCOMB_X28_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.150 ns) 10.818 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0 14 COMB LCCOMB_X28_Y19_N2 33 " "Info: 14: + IC(0.760 ns) + CELL(0.150 ns) = 10.818 ns; Loc. = LCCOMB_X28_Y19_N2; Fanout = 33; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.271 ns) 12.922 ns 8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~1 15 COMB LCCOMB_X29_Y13_N22 7 " "Info: 15: + IC(1.833 ns) + CELL(0.271 ns) = 12.922 ns; Loc. = LCCOMB_X29_Y13_N22; Fanout = 7; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst11\|inst2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 8_2_1_mux:inst17|2_1_mux:inst11|inst2~1 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.436 ns) 14.658 ns 8_bit_7_seg:inst29\|7_segment_display:inst1\|e:inst4\|inst10~0 16 COMB LCCOMB_X22_Y15_N6 1 " "Info: 16: + IC(1.300 ns) + CELL(0.436 ns) = 14.658 ns; Loc. = LCCOMB_X22_Y15_N6; Fanout = 1; COMB Node = '8_bit_7_seg:inst29\|7_segment_display:inst1\|e:inst4\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { 8_2_1_mux:inst17|2_1_mux:inst11|inst2~1 8_bit_7_seg:inst29|7_segment_display:inst1|e:inst4|inst10~0 } "NODE_NAME" } } { "e.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/e.bdf" { { 64 408 472 112 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.224 ns) + CELL(2.622 ns) 19.504 ns DLSEG11 17 PIN PIN_R5 0 " "Info: 17: + IC(2.224 ns) + CELL(2.622 ns) = 19.504 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'DLSEG11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.846 ns" { 8_bit_7_seg:inst29|7_segment_display:inst1|e:inst4|inst10~0 DLSEG11 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 88 3912 4088 104 "DLSEG11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.867 ns ( 30.08 % ) " "Info: Total cell delay = 5.867 ns ( 30.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.637 ns ( 69.92 % ) " "Info: Total interconnect delay = 13.637 ns ( 69.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.504 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 8_2_1_mux:inst17|2_1_mux:inst11|inst2~1 8_bit_7_seg:inst29|7_segment_display:inst1|e:inst4|inst10~0 DLSEG11 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.504 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~1 {} 8_bit_7_seg:inst29|7_segment_display:inst1|e:inst4|inst10~0 {} DLSEG11 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.833ns 1.300ns 2.224ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.436ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.781 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.781 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.035ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.504 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 8_2_1_mux:inst17|2_1_mux:inst11|inst2~1 8_bit_7_seg:inst29|7_segment_display:inst1|e:inst4|inst10~0 DLSEG11 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.504 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} Register_File:inst12|32_1_MUX:inst41|16_1_MUX:inst|8_1_mux:inst|inst44~3 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~8 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst3~9 {} Register_File:inst12|32_1_MUX:inst48|16_1_MUX:inst1|inst4 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst16|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst17|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst18|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst10|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst19|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder:inst20|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst11|inst2~3 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~0 {} 8_2_1_mux:inst17|2_1_mux:inst11|inst2~1 {} 8_bit_7_seg:inst29|7_segment_display:inst1|e:inst4|inst10~0 {} DLSEG11 {} } { 0.000ns 1.141ns 1.226ns 0.764ns 1.322ns 0.758ns 0.257ns 0.261ns 0.262ns 0.260ns 0.260ns 0.746ns 0.263ns 0.760ns 1.833ns 1.300ns 2.224ns } { 0.000ns 0.275ns 0.150ns 0.242ns 0.275ns 0.275ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.271ns 0.436ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW0 DESG3 17.600 ns Longest " "Info: Longest tpd from source pin \"SW0\" to destination pin \"DESG3\" is 17.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0 1 PIN PIN_N25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 64; PIN Node = 'SW0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -16 632 800 0 "SW0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.410 ns) + CELL(0.437 ns) 3.846 ns 8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~4 2 COMB LCCOMB_X34_Y16_N24 1 " "Info: 2: + IC(2.410 ns) + CELL(0.437 ns) = 3.846 ns; Loc. = LCCOMB_X34_Y16_N24; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { SW0 8_2_1_mux:inst16|2_1_mux:inst5|inst2~4 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.825 ns) + CELL(0.150 ns) 6.821 ns 8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~5 3 COMB LCCOMB_X34_Y16_N28 1 " "Info: 3: + IC(2.825 ns) + CELL(0.150 ns) = 6.821 ns; Loc. = LCCOMB_X34_Y16_N28; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.975 ns" { 8_2_1_mux:inst16|2_1_mux:inst5|inst2~4 8_2_1_mux:inst16|2_1_mux:inst5|inst2~5 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.781 ns) + CELL(0.438 ns) 9.040 ns 8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~6 4 COMB LCCOMB_X32_Y15_N24 1 " "Info: 4: + IC(1.781 ns) + CELL(0.438 ns) = 9.040 ns; Loc. = LCCOMB_X32_Y15_N24; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { 8_2_1_mux:inst16|2_1_mux:inst5|inst2~5 8_2_1_mux:inst16|2_1_mux:inst5|inst2~6 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 9.748 ns 8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~9 5 COMB LCCOMB_X32_Y15_N18 1 " "Info: 5: + IC(0.270 ns) + CELL(0.438 ns) = 9.748 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { 8_2_1_mux:inst16|2_1_mux:inst5|inst2~6 8_2_1_mux:inst16|2_1_mux:inst5|inst2~9 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.419 ns) 11.126 ns 8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~20 6 COMB LCCOMB_X25_Y15_N0 1 " "Info: 6: + IC(0.959 ns) + CELL(0.419 ns) = 11.126 ns; Loc. = LCCOMB_X25_Y15_N0; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { 8_2_1_mux:inst16|2_1_mux:inst5|inst2~9 8_2_1_mux:inst16|2_1_mux:inst5|inst2~20 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.149 ns) 11.511 ns 8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~21 7 COMB LCCOMB_X25_Y15_N2 7 " "Info: 7: + IC(0.236 ns) + CELL(0.149 ns) = 11.511 ns; Loc. = LCCOMB_X25_Y15_N2; Fanout = 7; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst5\|inst2~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.385 ns" { 8_2_1_mux:inst16|2_1_mux:inst5|inst2~20 8_2_1_mux:inst16|2_1_mux:inst5|inst2~21 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.168 ns) + CELL(0.275 ns) 13.954 ns 8_bit_7_seg:inst27\|7_segment_display:inst\|d:inst3\|inst12~0 8 COMB LCCOMB_X1_Y17_N22 1 " "Info: 8: + IC(2.168 ns) + CELL(0.275 ns) = 13.954 ns; Loc. = LCCOMB_X1_Y17_N22; Fanout = 1; COMB Node = '8_bit_7_seg:inst27\|7_segment_display:inst\|d:inst3\|inst12~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { 8_2_1_mux:inst16|2_1_mux:inst5|inst2~21 8_bit_7_seg:inst27|7_segment_display:inst|d:inst3|inst12~0 } "NODE_NAME" } } { "d.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/d.bdf" { { 48 424 488 128 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(2.642 ns) 17.600 ns DESG3 9 PIN PIN_M2 0 " "Info: 9: + IC(1.004 ns) + CELL(2.642 ns) = 17.600 ns; Loc. = PIN_M2; Fanout = 0; PIN Node = 'DESG3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.646 ns" { 8_bit_7_seg:inst27|7_segment_display:inst|d:inst3|inst12~0 DESG3 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { 456 3920 4096 472 "DESG3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.947 ns ( 33.79 % ) " "Info: Total cell delay = 5.947 ns ( 33.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.653 ns ( 66.21 % ) " "Info: Total interconnect delay = 11.653 ns ( 66.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.600 ns" { SW0 8_2_1_mux:inst16|2_1_mux:inst5|inst2~4 8_2_1_mux:inst16|2_1_mux:inst5|inst2~5 8_2_1_mux:inst16|2_1_mux:inst5|inst2~6 8_2_1_mux:inst16|2_1_mux:inst5|inst2~9 8_2_1_mux:inst16|2_1_mux:inst5|inst2~20 8_2_1_mux:inst16|2_1_mux:inst5|inst2~21 8_bit_7_seg:inst27|7_segment_display:inst|d:inst3|inst12~0 DESG3 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.600 ns" { SW0 {} SW0~combout {} 8_2_1_mux:inst16|2_1_mux:inst5|inst2~4 {} 8_2_1_mux:inst16|2_1_mux:inst5|inst2~5 {} 8_2_1_mux:inst16|2_1_mux:inst5|inst2~6 {} 8_2_1_mux:inst16|2_1_mux:inst5|inst2~9 {} 8_2_1_mux:inst16|2_1_mux:inst5|inst2~20 {} 8_2_1_mux:inst16|2_1_mux:inst5|inst2~21 {} 8_bit_7_seg:inst27|7_segment_display:inst|d:inst3|inst12~0 {} DESG3 {} } { 0.000ns 0.000ns 2.410ns 2.825ns 1.781ns 0.270ns 0.959ns 0.236ns 2.168ns 1.004ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.438ns 0.438ns 0.419ns 0.149ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "16_B_REG:inst9\|1_BIT_REGISTER:inst12\|inst IR10 CLOCK 33.301 ns register " "Info: th for register \"16_B_REG:inst9\|1_BIT_REGISTER:inst12\|inst\" (data pin = \"IR10\", clock pin = \"CLOCK\") is 33.301 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 39.776 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 39.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.787 ns) 2.380 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X31_Y35_N17 2 " "Info: 2: + IC(0.614 ns) + CELL(0.787 ns) = 2.380 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.401 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.787 ns) 3.849 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X30_Y34_N1 2 " "Info: 3: + IC(0.682 ns) + CELL(0.787 ns) = 3.849 ns; Loc. = LCFF_X30_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.921 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X30_Y34_N15 2 " "Info: 4: + IC(0.285 ns) + CELL(0.787 ns) = 4.921 ns; Loc. = LCFF_X30_Y34_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 6.130 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X31_Y34_N1 2 " "Info: 5: + IC(0.422 ns) + CELL(0.787 ns) = 6.130 ns; Loc. = LCFF_X31_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.202 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X31_Y34_N13 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.202 ns; Loc. = LCFF_X31_Y34_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.787 ns) 8.687 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X34_Y34_N1 2 " "Info: 7: + IC(0.698 ns) + CELL(0.787 ns) = 8.687 ns; Loc. = LCFF_X34_Y34_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 9.759 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X34_Y34_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 9.759 ns; Loc. = LCFF_X34_Y34_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.787 ns) 11.260 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X33_Y35_N1 2 " "Info: 9: + IC(0.714 ns) + CELL(0.787 ns) = 11.260 ns; Loc. = LCFF_X33_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.332 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X33_Y35_N15 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.332 ns; Loc. = LCFF_X33_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.787 ns) 13.565 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X34_Y35_N1 2 " "Info: 11: + IC(0.446 ns) + CELL(0.787 ns) = 13.565 ns; Loc. = LCFF_X34_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.233 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 14.637 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X34_Y35_N15 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 14.637 ns; Loc. = LCFF_X34_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 15.846 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X35_Y35_N5 2 " "Info: 13: + IC(0.422 ns) + CELL(0.787 ns) = 15.846 ns; Loc. = LCFF_X35_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 16.917 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X35_Y35_N1 2 " "Info: 14: + IC(0.284 ns) + CELL(0.787 ns) = 16.917 ns; Loc. = LCFF_X35_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.787 ns) 18.618 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X40_Y35_N1 2 " "Info: 15: + IC(0.914 ns) + CELL(0.787 ns) = 18.618 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.701 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.690 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X40_Y35_N15 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.690 ns; Loc. = LCFF_X40_Y35_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 20.899 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X41_Y35_N5 2 " "Info: 17: + IC(0.422 ns) + CELL(0.787 ns) = 20.899 ns; Loc. = LCFF_X41_Y35_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 21.970 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X41_Y35_N1 2 " "Info: 18: + IC(0.284 ns) + CELL(0.787 ns) = 21.970 ns; Loc. = LCFF_X41_Y35_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.787 ns) 23.520 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X41_Y32_N1 2 " "Info: 19: + IC(0.763 ns) + CELL(0.787 ns) = 23.520 ns; Loc. = LCFF_X41_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.592 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X41_Y32_N9 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.592 ns; Loc. = LCFF_X41_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.787 ns) 26.076 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X37_Y32_N1 2 " "Info: 21: + IC(0.697 ns) + CELL(0.787 ns) = 26.076 ns; Loc. = LCFF_X37_Y32_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 27.148 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X37_Y32_N9 2 " "Info: 22: + IC(0.285 ns) + CELL(0.787 ns) = 27.148 ns; Loc. = LCFF_X37_Y32_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.787 ns) 28.692 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X38_Y30_N3 2 " "Info: 23: + IC(0.757 ns) + CELL(0.787 ns) = 28.692 ns; Loc. = LCFF_X38_Y30_N3; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 29.764 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X38_Y30_N1 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 29.764 ns; Loc. = LCFF_X38_Y30_N1; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.787 ns) 31.024 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X38_Y31_N17 2 " "Info: 25: + IC(0.473 ns) + CELL(0.787 ns) = 31.024 ns; Loc. = LCFF_X38_Y31_N17; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 32.500 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X41_Y30_N1 2 " "Info: 26: + IC(0.689 ns) + CELL(0.787 ns) = 32.500 ns; Loc. = LCFF_X41_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.572 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X41_Y30_N31 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.572 ns; Loc. = LCFF_X41_Y30_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 34.788 ns SLOW_CLOCK:inst19\|inst53 28 REG LCFF_X40_Y30_N1 2 " "Info: 28: + IC(0.429 ns) + CELL(0.787 ns) = 34.788 ns; Loc. = LCFF_X40_Y30_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 704 768 520 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 35.860 ns SLOW_CLOCK:inst19\|inst54 29 REG LCFF_X40_Y30_N19 2 " "Info: 29: + IC(0.285 ns) + CELL(0.787 ns) = 35.860 ns; Loc. = LCFF_X40_Y30_N19; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 888 952 520 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.150 ns) 36.722 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 30 COMB LCCOMB_X38_Y30_N8 1 " "Info: 30: + IC(0.712 ns) + CELL(0.150 ns) = 36.722 ns; Loc. = LCCOMB_X38_Y30_N8; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.000 ns) 38.209 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 31 COMB CLKCTRL_G10 293 " "Info: 31: + IC(1.487 ns) + CELL(0.000 ns) = 38.209 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 39.776 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst12\|inst 32 REG LCFF_X27_Y16_N11 8 " "Info: 32: + IC(1.030 ns) + CELL(0.537 ns) = 39.776 ns; Loc. = LCFF_X27_Y16_N11; Fanout = 8; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst12\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.702 ns ( 59.59 % ) " "Info: Total cell delay = 23.702 ns ( 59.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.074 ns ( 40.41 % ) " "Info: Total interconnect delay = 16.074 ns ( 40.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.776 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.776 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.741 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns IR10 1 PIN PIN_AE8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE8; Fanout = 2; PIN Node = 'IR10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR10 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/AVR_TEST.bdf" { { -472 -1608 -1440 -456 "IR10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.515 ns) + CELL(0.366 ns) 6.741 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst12\|inst 2 REG LCFF_X27_Y16_N11 8 " "Info: 2: + IC(5.515 ns) + CELL(0.366 ns) = 6.741 ns; Loc. = LCFF_X27_Y16_N11; Fanout = 8; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst12\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.881 ns" { IR10 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.226 ns ( 18.19 % ) " "Info: Total cell delay = 1.226 ns ( 18.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.515 ns ( 81.81 % ) " "Info: Total interconnect delay = 5.515 ns ( 81.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { IR10 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { IR10 {} IR10~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst {} } { 0.000ns 0.000ns 5.515ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "39.776 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|inst53 SLOW_CLOCK:inst19|inst54 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "39.776 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|inst53 {} SLOW_CLOCK:inst19|inst54 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst {} } { 0.000ns 0.000ns 0.614ns 0.682ns 0.285ns 0.422ns 0.285ns 0.698ns 0.285ns 0.714ns 0.285ns 0.446ns 0.285ns 0.422ns 0.284ns 0.914ns 0.285ns 0.422ns 0.284ns 0.763ns 0.285ns 0.697ns 0.285ns 0.757ns 0.285ns 0.473ns 0.689ns 0.285ns 0.429ns 0.285ns 0.712ns 1.487ns 1.030ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.741 ns" { IR10 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.741 ns" { IR10 {} IR10~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst12|inst {} } { 0.000ns 0.000ns 5.515ns } { 0.000ns 0.860ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 14:08:50 2020 " "Info: Processing ended: Sat Jan 04 14:08:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 14:08:51 2020 " "Info: Processing started: Sat Jan 04 14:08:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "WIMPAVR_DEMO.vho\", \"WIMPAVR_DEMO_fast.vho WIMPAVR_DEMO_vhd.sdo WIMPAVR_DEMO_vhd_fast.sdo C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/simulation/modelsim/ simulation " "Info: Generated files \"WIMPAVR_DEMO.vho\", \"WIMPAVR_DEMO_fast.vho\", \"WIMPAVR_DEMO_vhd.sdo\" and \"WIMPAVR_DEMO_vhd_fast.sdo\" in directory \"C:/Users/rdua/Documents/CpE 3150 SP 2017/New Curriculum/Quartus Files/WIMPAVR Project Demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 14:08:52 2020 " "Info: Processing ended: Sat Jan 04 14:08:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Info: Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
