Reporting registers that pass DFT rules
  count_reg[0] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[100] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[101] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[102] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[103] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[104] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[105] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[106] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[107] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[108] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[109] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[10] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[110] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[111] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[112] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[113] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[114] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[115] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[116] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[117] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[118] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[119] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[11] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[120] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[121] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[122] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[123] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[124] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[125] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[126] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[127] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[128] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[129] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[12] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[130] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[131] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[132] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[133] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[134] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[135] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[136] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[137] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[138] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[139] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[13] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[140] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[141] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[142] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[143] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[144] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[145] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[146] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[147] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[148] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[149] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[14] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[150] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[151] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[152] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[153] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[154] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[155] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[156] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[157] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[158] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[159] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[15] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[160] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[161] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[162] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[163] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[164] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[165] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[166] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[167] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[168] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[169] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[16] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[170] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[171] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[172] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[173] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[174] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[175] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[176] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[177] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[178] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[179] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[17] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[180] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[181] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[182] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[183] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[184] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[185] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[186] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[187] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[188] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[189] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[18] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[190] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[191] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[192] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[193] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[194] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[195] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[196] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[197] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[198] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[199] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[19] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[1] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[200] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[201] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[202] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[203] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[204] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[205] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[206] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[207] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[208] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[209] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[20] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[210] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[211] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[212] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[213] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[214] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[215] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[216] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[217] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[218] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[219] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[21] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[220] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[221] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[222] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[223] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[224] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[225] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[226] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[227] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[228] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[229] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[22] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[230] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[231] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[232] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[233] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[234] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[235] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[236] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[237] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[238] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[239] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[23] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[240] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[241] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[242] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[243] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[244] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[245] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[246] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[247] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[248] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[249] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[24] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[250] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[251] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[252] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[253] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[254] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[255] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[25] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[26] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[27] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[28] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[29] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[2] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[30] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[31] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[32] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[33] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[34] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[35] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[36] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[37] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[38] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[39] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[3] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[40] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[41] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[42] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[43] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[44] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[45] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[46] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[47] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[48] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[49] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[4] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[50] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[51] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[52] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[53] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[54] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[55] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[56] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[57] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[58] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[59] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[5] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[60] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[61] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[62] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[63] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[64] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[65] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[66] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[67] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[68] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[69] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[6] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[70] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[71] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[72] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[73] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[74] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[75] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[76] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[77] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[78] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[79] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[7] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[80] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[81] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[82] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[83] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[84] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[85] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[86] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[87] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[88] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[89] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[8] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[90] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[91] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[92] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[93] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[94] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[95] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[96] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[97] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[98] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[99] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
  count_reg[9] 	PASS; Test clock: clk_test/rise; Mapped for DFT; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
Reporting misc. non-scan registers
Reporting registers that pass dft rule checks and are not a part of scan chains
Summary: 
Total registers that pass DFT rules: 256
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 0
Total registers that are misc. non-scan: 0
Total registers that pass dft rule checks and are not a part of scan chains: 0

