INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.ip_user_files/bd/cpu/ip/cpu_processing_system7_0_0/sim/cpu_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.ip_user_files/bd/cpu/ip/cpu_xbar_0/sim/cpu_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.ip_user_files/bd/cpu/sim/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module cpu_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_IJGREM
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_186VXA3
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_9L6VAT
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_1YS27AO
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1TEZSSK
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.ip_user_files/bd/cpu/ip/cpu_auto_pc_0/sim/cpu_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.srcs/sources_1/new/combine_Vestimator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_ClockDivider
INFO: [VRFC 10-311] analyzing module sync_DFlopFlip
INFO: [VRFC 10-311] analyzing module sync_Counter_8B
INFO: [VRFC 10-311] analyzing module sync_Timer
INFO: [VRFC 10-311] analyzing module combine_Vestimator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/whwong/Codes/xilinx/vivado/zynq_motor_basic_test.xpr/zynq_motor_ctrl/zynq_motor_ctrl.srcs/sources_1/bd/cpu/hdl/cpu_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_wrapper
