{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762796783784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762796783788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 10 18:46:23 2025 " "Processing started: Mon Nov 10 18:46:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762796783788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796783788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FfOnPCBDe1Soc -c FfOnPCBDe1Soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off FfOnPCBDe1Soc -c FfOnPCBDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796783788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762796783999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintffonpcbde1soc/hdl/ffonpcbde1soc-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintffonpcbde1soc/hdl/ffonpcbde1soc-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FfOnPCBDe1Soc-Struct " "Found design unit 1: FfOnPCBDe1Soc-Struct" {  } { { "../hdl/FfOnPCBDe1Soc-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintFfOnPCBDe1Soc/hdl/FfOnPCBDe1Soc-Struct-a.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762796788621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/uintffonpcbde1soc/hdl/ffonpcbde1soc-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung06/prj/uintffonpcbde1soc/hdl/ffonpcbde1soc-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 FfOnPCBDe1Soc " "Found entity 1: FfOnPCBDe1Soc" {  } { { "../hdl/FfOnPCBDe1Soc-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintFfOnPCBDe1Soc/hdl/FfOnPCBDe1Soc-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762796788623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/unitfforlatch/src/fforlatch-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung06/prj/unitfforlatch/src/fforlatch-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FfOrLatch-Rtl " "Found design unit 1: FfOrLatch-Rtl" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762796788624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung06/prj/unitfforlatch/src/fforlatch-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung06/prj/unitfforlatch/src/fforlatch-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 FfOrLatch " "Found entity 1: FfOrLatch" {  } { { "../../unitFfOrLatch/src/FfOrLatch-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-e.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762796788624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FfOnPCBDe1Soc " "Elaborating entity \"FfOnPCBDe1Soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762796788639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FfOrLatch FfOrLatch:Entity_FF_OR_Latch A:rtl " "Elaborating entity \"FfOrLatch\" using architecture \"A:rtl\" for hierarchy \"FfOrLatch:Entity_FF_OR_Latch\"" {  } { { "../hdl/FfOnPCBDe1Soc-Struct-a.vhd" "Entity_FF_OR_Latch" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/uintFfOnPCBDe1Soc/hdl/FfOnPCBDe1Soc-Struct-a.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oQ_B FfOrLatch-Rtl-a.vhd(40) " "VHDL Process Statement warning at FfOrLatch-Rtl-a.vhd(40): inferring latch(es) for signal or variable \"oQ_B\", which holds its previous value in one or more paths through the process" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E FfOrLatch-Rtl-a.vhd(78) " "VHDL Process Statement warning at FfOrLatch-Rtl-a.vhd(78): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E FfOrLatch-Rtl-a.vhd(72) " "VHDL Process Statement warning at FfOrLatch-Rtl-a.vhd(72): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G FfOrLatch-Rtl-a.vhd(101) " "VHDL Process Statement warning at FfOrLatch-Rtl-a.vhd(101): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "G FfOrLatch-Rtl-a.vhd(96) " "VHDL Process Statement warning at FfOrLatch-Rtl-a.vhd(96): inferring latch(es) for signal or variable \"G\", which holds its previous value in one or more paths through the process" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oQ_G FfOrLatch-Rtl-a.vhd(96) " "VHDL Process Statement warning at FfOrLatch-Rtl-a.vhd(96): inferring latch(es) for signal or variable \"oQ_G\", which holds its previous value in one or more paths through the process" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 96 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oQ_G FfOrLatch-Rtl-a.vhd(96) " "Inferred latch for \"oQ_G\" at FfOrLatch-Rtl-a.vhd(96)" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "G FfOrLatch-Rtl-a.vhd(96) " "Inferred latch for \"G\" at FfOrLatch-Rtl-a.vhd(96)" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E FfOrLatch-Rtl-a.vhd(72) " "Inferred latch for \"E\" at FfOrLatch-Rtl-a.vhd(72)" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oQ_B FfOrLatch-Rtl-a.vhd(40) " "Inferred latch for \"oQ_B\" at FfOrLatch-Rtl-a.vhd(40)" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796788640 "|FfOnPCBDe1Soc|FfOrLatch:Entity_FF_OR_Latch"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FfOrLatch:Entity_FF_OR_Latch\|E FfOrLatch:Entity_FF_OR_Latch\|oQ_B " "Duplicate LATCH primitive \"FfOrLatch:Entity_FF_OR_Latch\|E\" merged with LATCH primitive \"FfOrLatch:Entity_FF_OR_Latch\|oQ_B\"" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 72 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762796788874 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "FfOrLatch:Entity_FF_OR_Latch\|G FfOrLatch:Entity_FF_OR_Latch\|oQ_B " "Duplicate LATCH primitive \"FfOrLatch:Entity_FF_OR_Latch\|G\" merged with LATCH primitive \"FfOrLatch:Entity_FF_OR_Latch\|oQ_B\"" {  } { { "../../unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung06/prj/unitFfOrLatch/src/FfOrLatch-Rtl-a.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1762796788874 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1762796788874 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762796788913 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762796789064 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762796789064 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762796789083 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762796789083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762796789083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762796789083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762796789090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 10 18:46:29 2025 " "Processing ended: Mon Nov 10 18:46:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762796789090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762796789090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762796789090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762796789090 ""}
