(setq company-statistics--scores #s(hash-table size 400 test equal rehash-size 1.5 rehash-threshold 0.8 data ("Error" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/sim/tc/tc_001/run/log_files/compile.log" . 1) (fundamental-mode . 1) (nil . 1)) "bankId" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "decodeDcnSwitchCore" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "unique" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "case" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "endcase" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/membership/sim/trans_func/membership_transfer_function.sv" . 2) (verilog-mode . 4) (nil . 4) (#("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/transformation/sim/trans_func/transformation_transfer_function.sv" 158 160 (face flx-highlight-face)) . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/tc_500c/tc_500c.sv" . 1)) "Attribute" (("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_tx_3/sim/trans_func/mac_tx_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "set-face-attribute" (("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 4) (emacs-lisp-mode . 4) (nil . 4)) "org-level-1" (("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 3) (emacs-lisp-mode . 3) (nil . 3)) ":height" (("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1) (emacs-lisp-mode . 1) (nil . 1)) "GEN_LAYER" (("/projects/asic/user/dongpingw/eth-fpga/trunk/module_lib/policer/official/branches/B_policer_v17.0/development/sim/tc/tc_001/tc_001.sv" . 1) (verilog-mode . 1) (nil . 1)) "/bin/tcsh" (("/home/dongpingw/regressTest.sh" . 1) (sh-mode . 1) (nil . 1)) "/projects/asic" (("/projects/asic/user/dongpingw/eth-fpga/trunk/utils_lib/scripts/v1.0/regressAndCoverage.rb" . 1) (ruby-mode . 1) (nil . 1)) "/projects/asic/ws/adva_vendor_libs/altera/quartus_II_15.1/verilog_libs/libraries_hps_v3.0/" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v2.0/development/sim/scripts/run_sim_questa" . 2) (sh-mode . 2) (nil . 2)) "licTotal" (("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressEnhance.rb" . 1) (ruby-mode . 1) (nil . 1)) "licSzxUsed" (("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressEnhance.rb" . 1) (ruby-mode . 1) (nil . 1)) "licSzxTotalUsed" (("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressEnhance.rb" . 1) (ruby-mode . 1) (nil . 1)) "exeMode" (("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/tc_list_extract.rb" . 2) (ruby-mode . 3) (nil . 3) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressAndCoverage.rb" . 1)) "maxColumn" (("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/tc_list_extract.rb" . 2) (ruby-mode . 2) (nil . 2)) "h0000000cafe0" (("/projects/asic/user/dongpingw/eth-fpga/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v4.0/development/sim_uvm/tc/tc_012/tc_012.sv" . 1) (verilog-mode . 1) (nil . 1)) "marker_invert" (("/projects/asic/user/dongpingw/eth-fpga/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v4.0/development/sim_uvm/tc/tc_012/tc_012.sv" . 1) (verilog-mode . 1) (nil . 1)) "instanceId" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/mac_tx_transfer_function.sv" . 1) (verilog-mode . 2) (nil . 2) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) "`endif" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/dut/xg480_phy_25g_core.sv" . 1) (verilog-mode . 1) (nil . 1)) "begin" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/tc_007/tc_007.sv" . 1) (verilog-mode . 1) (nil . 1)) "output" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tb/broad_sync_master.sv" . 1) (verilog-mode . 1) (nil . 1)) "BroadSync" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tb/broad_sync_master.sv" . 1) (verilog-mode . 1) (nil . 1)) "crcCheckErr" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tb/broad_sync_master.sv" . 1) (verilog-mode . 1) (nil . 1)) "broad_sync_master" (("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/top.sv" . 1) (verilog-mode . 1) (nil . 1)) "RATE_METER_MULTIPLE" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 1) (verilog-mode . 1) (nil . 1)) "rate_meter_multiple" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 1) (verilog-mode . 1) (nil . 1)) "speedMode" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/default_constraints/rate_meter_multiple_constraints.sv" . 2) (verilog-mode . 6) (nil . 6) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/tb/rate_meter_multiple_provisioning.sv" . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 2) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1)) "thresholdRange" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "tfRateMeter" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 6) (verilog-mode . 6) (nil . 6)) "localparam" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1) (verilog-mode . 1) (nil . 1)) "$display" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1) (verilog-mode . 2) (nil . 2) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) "genCtr" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 3) (verilog-mode . 3) (nil . 3)) "monGoodCtr" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 3) (verilog-mode . 3) (nil . 3)) "portName" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1) (verilog-mode . 1) (nil . 1)) "monBadCtr" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 2) (verilog-mode . 2) (nil . 2)) "lsbValue" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_methods.svh" . 3) (verilog-mode . 3) (nil . 3)) "wait" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1) (verilog-mode . 1) (nil . 1)) "waitLinkCtr" (("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1) (verilog-mode . 1) (nil . 1)))) company-statistics--log [nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil nil ("Error" (nil . 1) (fundamental-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/sim/tc/tc_001/run/log_files/compile.log" . 1)) ("bankId" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1)) ("decodeDcnSwitchCore" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1)) ("unique" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1)) ("case" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_rx_3/sim/trans_func/mac_rx_transfer_function.sv" . 1)) ("endcase" (nil . 3) (verilog-mode . 3) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/membership/sim/trans_func/membership_transfer_function.sv" . 2)) ("endcase" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/membership/sim/trans_func/membership_transfer_function.sv" . 1)) ("Attribute" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/mac_tx_3/sim/trans_func/mac_tx_transfer_function.sv" . 1)) ("endcase" (nil . 1) (verilog-mode . 1) (#("/projects/asic/user/dongpingw/eth-fpga/trunk/subsystem_lib/dcn_switch/official/branches/B_dcn_switch_v1.0/development/_local_db/module_lib/transformation/sim/trans_func/transformation_transfer_function.sv" 158 160 (face flx-highlight-face)) . 1)) ("set-face-attribute" (nil . 4) (emacs-lisp-mode . 4) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 4)) ("set-face-attribute" (nil . 1) (emacs-lisp-mode . 1) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1)) ("org-level-1" (nil . 3) (emacs-lisp-mode . 3) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 3)) ("set-face-attribute" (nil . 1) (emacs-lisp-mode . 1) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1)) ("org-level-1" (nil . 1) (emacs-lisp-mode . 1) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1)) ("set-face-attribute" (nil . 1) (emacs-lisp-mode . 1) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1)) ("org-level-1" (nil . 1) (emacs-lisp-mode . 1) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1)) (":height" (nil . 1) (emacs-lisp-mode . 1) ("/home/dongpingw/.emacs.d/lisp/init-color-theme.el" . 1)) ("GEN_LAYER" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/module_lib/policer/official/branches/B_policer_v17.0/development/sim/tc/tc_001/tc_001.sv" . 1)) ("/bin/tcsh" (nil . 1) (sh-mode . 1) ("/home/dongpingw/regressTest.sh" . 1)) ("/projects/asic" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/utils_lib/scripts/v1.0/regressAndCoverage.rb" . 1)) ("/projects/asic/ws/adva_vendor_libs/altera/quartus_II_15.1/verilog_libs/libraries_hps_v3.0/" (nil . 2) (sh-mode . 2) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v2.0/development/sim/scripts/run_sim_questa" . 2)) ("/projects/asic/ws/adva_vendor_libs/altera/quartus_II_15.1/verilog_libs/libraries_hps_v3.0/" (nil . 1) (sh-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v2.0/development/sim/scripts/run_sim_questa" . 1)) ("licTotal" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressEnhance.rb" . 1)) ("licSzxUsed" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressEnhance.rb" . 1)) ("licSzxTotalUsed" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressEnhance.rb" . 1)) ("exeMode" (nil . 3) (ruby-mode . 3) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/tc_list_extract.rb" . 2)) ("exeMode" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/tc_list_extract.rb" . 1)) ("exeMode" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/regressAndCoverage.rb" . 1)) ("maxColumn" (nil . 2) (ruby-mode . 2) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/tc_list_extract.rb" . 2)) ("maxColumn" (nil . 1) (ruby-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga-mirror/trunk/utils_lib/scripts/v1.0/tc_list_extract.rb" . 1)) ("h0000000cafe0" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v4.0/development/sim_uvm/tc/tc_012/tc_012.sv" . 1)) ("marker_invert" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga/trunk/device_lib/ge101_pro/official/branches/B_ge101_pro_v4.0/development/sim_uvm/tc/tc_012/tc_012.sv" . 1)) ("instanceId" (nil . 2) (verilog-mode . 2) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/mac_tx_transfer_function.sv" . 1)) ("instanceId" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) ("`endif" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/dut/xg480_phy_25g_core.sv" . 1)) ("begin" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/tc_007/tc_007.sv" . 1)) ("output" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tb/broad_sync_master.sv" . 1)) ("BroadSync" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tb/broad_sync_master.sv" . 1)) ("crcCheckErr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tb/broad_sync_master.sv" . 1)) ("broad_sync_master" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/top.sv" . 1)) ("endcase" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga2/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/tc_500c/tc_500c.sv" . 1)) ("RATE_METER_MULTIPLE" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 1)) ("rate_meter_multiple" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 1)) ("speedMode" (nil . 6) (verilog-mode . 6) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/default_constraints/rate_meter_multiple_constraints.sv" . 2)) ("speedMode" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/tc/default_constraints/rate_meter_multiple_constraints.sv" . 1)) ("speedMode" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/tb/rate_meter_multiple_provisioning.sv" . 1)) ("speedMode" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 2)) ("speedMode" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/module_lib/rate_meter_multiple/official/branches/B_rate_meter_multiple_v2.0/development/sim_uvm/methods/rate_meter_multiple_methods.svh" . 1)) ("thresholdRange" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1)) ("speedMode" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1)) ("tfRateMeter" (nil . 6) (verilog-mode . 6) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 6)) ("tfRateMeter" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) ("tfRateMeter" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) ("tfRateMeter" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) ("tfRateMeter" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) ("tfRateMeter" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/tb_env.sv" . 1)) ("localparam" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1)) ("$display" (nil . 2) (verilog-mode . 2) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_transfer_function.sv" . 1)) ("genCtr" (nil . 3) (verilog-mode . 3) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 3)) ("genCtr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("monGoodCtr" (nil . 3) (verilog-mode . 3) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 3)) ("portName" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("monGoodCtr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("monBadCtr" (nil . 2) (verilog-mode . 2) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 2)) ("genCtr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("monGoodCtr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("monBadCtr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("$display" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("lsbValue" (nil . 3) (verilog-mode . 3) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_methods.svh" . 3)) ("lsbValue" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_methods.svh" . 1)) ("lsbValue" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/_local_db/copy/tb/rate_meter_multiple_methods.svh" . 1)) ("wait" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1)) ("waitLinkCtr" (nil . 1) (verilog-mode . 1) ("/projects/asic/user/dongpingw/eth-fpga3/trunk/device_lib/xg480_phy_25g/official/branches/B_xg480_phy_25g_v1.0/development/sim_uvm/methods/general_methods.svh" . 1))] company-statistics--index 0)