# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker_impl_13/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker_impl_13/precision.log.suppressed
# Info: [9552]: Activated implementation lab9_reg_tracker_impl_13 in project C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker.psp.
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s200ft256".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker_impl_13.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab9_reg_tracker(behav): Pre-processing...
# Error: [46237]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 104: Unsupported Clocking style: Signal/Variable tracker is assigned in async part before sync part ...
# Error: [46292]: Module CAD_lib.lab9_reg_tracker(behav) cannot be compiled because it contains non-rtl constructs. Please check the log for warnings or errors about non-synthesizable constructs in this module.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: CAD_lib.lab9_reg_tracker(behav)
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [679]: Unable to elaborate design CAD_lib.lab9_reg_tracker in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab9_reg_tracker_impl_13.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker_impl_13/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker_impl_13/precision.log.suppressed
# Info: [9552]: Activated implementation lab9_reg_tracker_impl_13 in project C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker_impl_14.
# Info: [9557]: Created implementation lab9_reg_tracker_impl_14 in project C:/HDS/CAD/CAD_lib/ps/lab9_reg_tracker/lab9_reg_tracker.psp.
