# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 51
attribute \top 1
attribute \src "dut.sv:1.1-48.10"
attribute \keep 1
module \top
  attribute \src "dut.sv:9.4-9.5"
  attribute \unused_bits "0"
  wire width 19 \s
  attribute \src "dut.sv:16.4-16.9"
  wire width 64 \pack1
  attribute \src "dut.sv:23.4-23.6"
  attribute \unused_bits "0 1 2 3 4 5 6 7 16 17 18 19 20 21 22 23"
  wire width 24 \s2
  attribute \src "dut.sv:29.13-29.14"
  wire width 8 \t
  attribute \src "dut.sv:41.14-41.36"
  cell $check $auto$process.cpp:39:import_immediate_assert$25
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A 1'1
    connect \ARGS { }
    connect \EN 1'1
    connect \TRG { }
  end
  connect \t 8'11111111
  connect \s2 [15:8] 8'01000010
  connect \pack1 64'0000000000000000000000000010101010101010101010101111111101010101
  connect \s [18:1] 18'111111111101010101
end
