/// Auto-generated bit field definitions for LPTIM1
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::lptim1 {

using namespace alloy::hal::bitfields;

// ============================================================================
// LPTIM1 Bit Field Definitions
// ============================================================================

/// ISR - Interrupt and Status Register
namespace isr {
    /// Compare match
    /// Position: 0, Width: 1
    using CMPM = BitField<0, 1>;
    constexpr uint32_t CMPM_Pos = 0;
    constexpr uint32_t CMPM_Msk = CMPM::mask;

    /// Autoreload match
    /// Position: 1, Width: 1
    using ARRM = BitField<1, 1>;
    constexpr uint32_t ARRM_Pos = 1;
    constexpr uint32_t ARRM_Msk = ARRM::mask;

    /// External trigger edge event
    /// Position: 2, Width: 1
    using EXTTRIG = BitField<2, 1>;
    constexpr uint32_t EXTTRIG_Pos = 2;
    constexpr uint32_t EXTTRIG_Msk = EXTTRIG::mask;

    /// Compare register update OK
    /// Position: 3, Width: 1
    using CMPOK = BitField<3, 1>;
    constexpr uint32_t CMPOK_Pos = 3;
    constexpr uint32_t CMPOK_Msk = CMPOK::mask;

    /// Autoreload register update OK
    /// Position: 4, Width: 1
    using ARROK = BitField<4, 1>;
    constexpr uint32_t ARROK_Pos = 4;
    constexpr uint32_t ARROK_Msk = ARROK::mask;

    /// Counter direction change down to up
    /// Position: 5, Width: 1
    using UP = BitField<5, 1>;
    constexpr uint32_t UP_Pos = 5;
    constexpr uint32_t UP_Msk = UP::mask;

    /// Counter direction change up to down
    /// Position: 6, Width: 1
    using DOWN = BitField<6, 1>;
    constexpr uint32_t DOWN_Pos = 6;
    constexpr uint32_t DOWN_Msk = DOWN::mask;

}  // namespace isr

/// ICR - Interrupt Clear Register
namespace icr {
    /// compare match Clear Flag
    /// Position: 0, Width: 1
    using CMPMCF = BitField<0, 1>;
    constexpr uint32_t CMPMCF_Pos = 0;
    constexpr uint32_t CMPMCF_Msk = CMPMCF::mask;

    /// Autoreload match Clear Flag
    /// Position: 1, Width: 1
    using ARRMCF = BitField<1, 1>;
    constexpr uint32_t ARRMCF_Pos = 1;
    constexpr uint32_t ARRMCF_Msk = ARRMCF::mask;

    /// External trigger valid edge Clear Flag
    /// Position: 2, Width: 1
    using EXTTRIGCF = BitField<2, 1>;
    constexpr uint32_t EXTTRIGCF_Pos = 2;
    constexpr uint32_t EXTTRIGCF_Msk = EXTTRIGCF::mask;

    /// Compare register update OK Clear Flag
    /// Position: 3, Width: 1
    using CMPOKCF = BitField<3, 1>;
    constexpr uint32_t CMPOKCF_Pos = 3;
    constexpr uint32_t CMPOKCF_Msk = CMPOKCF::mask;

    /// Autoreload register update OK Clear Flag
    /// Position: 4, Width: 1
    using ARROKCF = BitField<4, 1>;
    constexpr uint32_t ARROKCF_Pos = 4;
    constexpr uint32_t ARROKCF_Msk = ARROKCF::mask;

    /// Direction change to UP Clear Flag
    /// Position: 5, Width: 1
    using UPCF = BitField<5, 1>;
    constexpr uint32_t UPCF_Pos = 5;
    constexpr uint32_t UPCF_Msk = UPCF::mask;

    /// Direction change to down Clear Flag
    /// Position: 6, Width: 1
    using DOWNCF = BitField<6, 1>;
    constexpr uint32_t DOWNCF_Pos = 6;
    constexpr uint32_t DOWNCF_Msk = DOWNCF::mask;

}  // namespace icr

/// IER - Interrupt Enable Register
namespace ier {
    /// Compare match Interrupt Enable
    /// Position: 0, Width: 1
    using CMPMIE = BitField<0, 1>;
    constexpr uint32_t CMPMIE_Pos = 0;
    constexpr uint32_t CMPMIE_Msk = CMPMIE::mask;

    /// Autoreload match Interrupt Enable
    /// Position: 1, Width: 1
    using ARRMIE = BitField<1, 1>;
    constexpr uint32_t ARRMIE_Pos = 1;
    constexpr uint32_t ARRMIE_Msk = ARRMIE::mask;

    /// External trigger valid edge Interrupt Enable
    /// Position: 2, Width: 1
    using EXTTRIGIE = BitField<2, 1>;
    constexpr uint32_t EXTTRIGIE_Pos = 2;
    constexpr uint32_t EXTTRIGIE_Msk = EXTTRIGIE::mask;

    /// Compare register update OK Interrupt Enable
    /// Position: 3, Width: 1
    using CMPOKIE = BitField<3, 1>;
    constexpr uint32_t CMPOKIE_Pos = 3;
    constexpr uint32_t CMPOKIE_Msk = CMPOKIE::mask;

    /// Autoreload register update OK Interrupt Enable
    /// Position: 4, Width: 1
    using ARROKIE = BitField<4, 1>;
    constexpr uint32_t ARROKIE_Pos = 4;
    constexpr uint32_t ARROKIE_Msk = ARROKIE::mask;

    /// Direction change to UP Interrupt Enable
    /// Position: 5, Width: 1
    using UPIE = BitField<5, 1>;
    constexpr uint32_t UPIE_Pos = 5;
    constexpr uint32_t UPIE_Msk = UPIE::mask;

    /// Direction change to down Interrupt Enable
    /// Position: 6, Width: 1
    using DOWNIE = BitField<6, 1>;
    constexpr uint32_t DOWNIE_Pos = 6;
    constexpr uint32_t DOWNIE_Msk = DOWNIE::mask;

}  // namespace ier

/// CFGR - Configuration Register
namespace cfgr {
    /// Clock selector
    /// Position: 0, Width: 1
    using CKSEL = BitField<0, 1>;
    constexpr uint32_t CKSEL_Pos = 0;
    constexpr uint32_t CKSEL_Msk = CKSEL::mask;

    /// Clock Polarity
    /// Position: 1, Width: 2
    using CKPOL = BitField<1, 2>;
    constexpr uint32_t CKPOL_Pos = 1;
    constexpr uint32_t CKPOL_Msk = CKPOL::mask;

    /// Configurable digital filter for external clock
    /// Position: 3, Width: 2
    using CKFLT = BitField<3, 2>;
    constexpr uint32_t CKFLT_Pos = 3;
    constexpr uint32_t CKFLT_Msk = CKFLT::mask;

    /// Configurable digital filter for trigger
    /// Position: 6, Width: 2
    using TRGFLT = BitField<6, 2>;
    constexpr uint32_t TRGFLT_Pos = 6;
    constexpr uint32_t TRGFLT_Msk = TRGFLT::mask;

    /// Clock prescaler
    /// Position: 9, Width: 3
    using PRESC = BitField<9, 3>;
    constexpr uint32_t PRESC_Pos = 9;
    constexpr uint32_t PRESC_Msk = PRESC::mask;

    /// Trigger selector
    /// Position: 13, Width: 3
    using TRIGSEL = BitField<13, 3>;
    constexpr uint32_t TRIGSEL_Pos = 13;
    constexpr uint32_t TRIGSEL_Msk = TRIGSEL::mask;

    /// Trigger enable and polarity
    /// Position: 17, Width: 2
    using TRIGEN = BitField<17, 2>;
    constexpr uint32_t TRIGEN_Pos = 17;
    constexpr uint32_t TRIGEN_Msk = TRIGEN::mask;

    /// Timeout enable
    /// Position: 19, Width: 1
    using TIMOUT = BitField<19, 1>;
    constexpr uint32_t TIMOUT_Pos = 19;
    constexpr uint32_t TIMOUT_Msk = TIMOUT::mask;

    /// Waveform shape
    /// Position: 20, Width: 1
    using WAVE = BitField<20, 1>;
    constexpr uint32_t WAVE_Pos = 20;
    constexpr uint32_t WAVE_Msk = WAVE::mask;

    /// Waveform shape polarity
    /// Position: 21, Width: 1
    using WAVPOL = BitField<21, 1>;
    constexpr uint32_t WAVPOL_Pos = 21;
    constexpr uint32_t WAVPOL_Msk = WAVPOL::mask;

    /// Registers update mode
    /// Position: 22, Width: 1
    using PRELOAD = BitField<22, 1>;
    constexpr uint32_t PRELOAD_Pos = 22;
    constexpr uint32_t PRELOAD_Msk = PRELOAD::mask;

    /// counter mode enabled
    /// Position: 23, Width: 1
    using COUNTMODE = BitField<23, 1>;
    constexpr uint32_t COUNTMODE_Pos = 23;
    constexpr uint32_t COUNTMODE_Msk = COUNTMODE::mask;

    /// Encoder mode enable
    /// Position: 24, Width: 1
    using ENC = BitField<24, 1>;
    constexpr uint32_t ENC_Pos = 24;
    constexpr uint32_t ENC_Msk = ENC::mask;

}  // namespace cfgr

/// CR - Control Register
namespace cr {
    /// LPTIM Enable
    /// Position: 0, Width: 1
    using ENABLE = BitField<0, 1>;
    constexpr uint32_t ENABLE_Pos = 0;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// LPTIM start in single mode
    /// Position: 1, Width: 1
    using SNGSTRT = BitField<1, 1>;
    constexpr uint32_t SNGSTRT_Pos = 1;
    constexpr uint32_t SNGSTRT_Msk = SNGSTRT::mask;

    /// Timer start in continuous mode
    /// Position: 2, Width: 1
    using CNTSTRT = BitField<2, 1>;
    constexpr uint32_t CNTSTRT_Pos = 2;
    constexpr uint32_t CNTSTRT_Msk = CNTSTRT::mask;

}  // namespace cr

/// CMP - Compare Register
namespace cmp {
    /// Compare value
    /// Position: 0, Width: 16
    using CMP = BitField<0, 16>;
    constexpr uint32_t CMP_Pos = 0;
    constexpr uint32_t CMP_Msk = CMP::mask;

}  // namespace cmp

/// ARR - Autoreload Register
namespace arr {
    /// Auto reload value
    /// Position: 0, Width: 16
    using ARR = BitField<0, 16>;
    constexpr uint32_t ARR_Pos = 0;
    constexpr uint32_t ARR_Msk = ARR::mask;

}  // namespace arr

/// CNT - Counter Register
namespace cnt {
    /// Counter value
    /// Position: 0, Width: 16
    using CNT = BitField<0, 16>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace cnt

}  // namespace alloy::hal::st::stm32f7::lptim1
