# Carry-Save-Adder
<br>
This <b>Repository</b> contains Verilog code for <b>Carry Save Adder</b> built using <b>Vivado</b>(v2024.2) and is written in <b>Verilog HDL</b> <i>(Hardware Description Language).</i>.
<br><br>
I hope you find this code really understandable. <br><br> Happy Coding <b>:)</b>
