-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity broad is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_video_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    s_axis_video_TVALID : IN STD_LOGIC;
    s_axis_video_TREADY : OUT STD_LOGIC;
    s_axis_video_TKEEP : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    s_axis_video_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    m0_axis_video_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m0_axis_video_TVALID : OUT STD_LOGIC;
    m0_axis_video_TREADY : IN STD_LOGIC;
    m0_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    m0_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m0_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m0_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m0_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m0_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m1_axis_video_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    m1_axis_video_TVALID : OUT STD_LOGIC;
    m1_axis_video_TREADY : IN STD_LOGIC;
    m1_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    m1_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    m1_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m1_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m1_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m1_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    hsize_in : IN STD_LOGIC_VECTOR (31 downto 0);
    vsize_in : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of broad is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "broad,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=4,HLS_SYN_FF=150,HLS_SYN_LUT=211,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal s_axis_video_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln13_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m0_axis_video_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal icmp_ln13_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal icmp_ln13_reg_227_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal m1_axis_video_TDATA_blk_n : STD_LOGIC;
    signal indvar_flatten_reg_158 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_177_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_reg_222 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln13_fu_188_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_data_V_reg_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_keep_V_reg_242 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_strb_V_reg_248 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_user_V_reg_254 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_260 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_id_V_reg_266 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_dest_V_reg_272 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal bound_fu_177_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal regslice_both_m0_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state5 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal regslice_both_s_axis_video_V_data_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TDATA_int : STD_LOGIC_VECTOR (7 downto 0);
    signal s_axis_video_TVALID_int : STD_LOGIC;
    signal s_axis_video_TREADY_int : STD_LOGIC;
    signal regslice_both_s_axis_video_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TKEEP_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TSTRB_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TUSER_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TID_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_s_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal s_axis_video_TDEST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_s_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_s_axis_video_V_dest_V_U_ack_in : STD_LOGIC;
    signal m0_axis_video_TVALID_int : STD_LOGIC;
    signal m0_axis_video_TREADY_int : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m0_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal m1_axis_video_TVALID_int : STD_LOGIC;
    signal m1_axis_video_TREADY_int : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_m1_axis_video_V_dest_V_U_vld_out : STD_LOGIC;
    signal bound_fu_177_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound_fu_177_p10 : STD_LOGIC_VECTOR (63 downto 0);

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_s_axis_video_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TDATA,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_data_V_U_ack_in,
        data_out => s_axis_video_TDATA_int,
        vld_out => s_axis_video_TVALID_int,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_data_V_U_apdone_blk);

    regslice_both_s_axis_video_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TKEEP,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_keep_V_U_ack_in,
        data_out => s_axis_video_TKEEP_int,
        vld_out => regslice_both_s_axis_video_V_keep_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_s_axis_video_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TSTRB,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_strb_V_U_ack_in,
        data_out => s_axis_video_TSTRB_int,
        vld_out => regslice_both_s_axis_video_V_strb_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_s_axis_video_V_user_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TUSER,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_user_V_U_ack_in,
        data_out => s_axis_video_TUSER_int,
        vld_out => regslice_both_s_axis_video_V_user_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_user_V_U_apdone_blk);

    regslice_both_s_axis_video_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TLAST,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_last_V_U_ack_in,
        data_out => s_axis_video_TLAST_int,
        vld_out => regslice_both_s_axis_video_V_last_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_last_V_U_apdone_blk);

    regslice_both_s_axis_video_V_id_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TID,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_id_V_U_ack_in,
        data_out => s_axis_video_TID_int,
        vld_out => regslice_both_s_axis_video_V_id_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_id_V_U_apdone_blk);

    regslice_both_s_axis_video_V_dest_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => s_axis_video_TDEST,
        vld_in => s_axis_video_TVALID,
        ack_in => regslice_both_s_axis_video_V_dest_V_U_ack_in,
        data_out => s_axis_video_TDEST_int,
        vld_out => regslice_both_s_axis_video_V_dest_V_U_vld_out,
        ack_out => s_axis_video_TREADY_int,
        apdone_blk => regslice_both_s_axis_video_V_dest_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_data_V_reg_236,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => m0_axis_video_TREADY_int,
        data_out => m0_axis_video_TDATA,
        vld_out => regslice_both_m0_axis_video_V_data_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_data_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_keep_V_reg_242,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => regslice_both_m0_axis_video_V_keep_V_U_ack_in_dummy,
        data_out => m0_axis_video_TKEEP,
        vld_out => regslice_both_m0_axis_video_V_keep_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_strb_V_reg_248,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => regslice_both_m0_axis_video_V_strb_V_U_ack_in_dummy,
        data_out => m0_axis_video_TSTRB,
        vld_out => regslice_both_m0_axis_video_V_strb_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_user_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_user_V_reg_254,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => regslice_both_m0_axis_video_V_user_V_U_ack_in_dummy,
        data_out => m0_axis_video_TUSER,
        vld_out => regslice_both_m0_axis_video_V_user_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_user_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_260,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => regslice_both_m0_axis_video_V_last_V_U_ack_in_dummy,
        data_out => m0_axis_video_TLAST,
        vld_out => regslice_both_m0_axis_video_V_last_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_last_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_id_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_id_V_reg_266,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => regslice_both_m0_axis_video_V_id_V_U_ack_in_dummy,
        data_out => m0_axis_video_TID,
        vld_out => regslice_both_m0_axis_video_V_id_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_id_V_U_apdone_blk);

    regslice_both_m0_axis_video_V_dest_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_dest_V_reg_272,
        vld_in => m0_axis_video_TVALID_int,
        ack_in => regslice_both_m0_axis_video_V_dest_V_U_ack_in_dummy,
        data_out => m0_axis_video_TDEST,
        vld_out => regslice_both_m0_axis_video_V_dest_V_U_vld_out,
        ack_out => m0_axis_video_TREADY,
        apdone_blk => regslice_both_m0_axis_video_V_dest_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_data_V_reg_236,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => m1_axis_video_TREADY_int,
        data_out => m1_axis_video_TDATA,
        vld_out => regslice_both_m1_axis_video_V_data_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_data_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_keep_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_keep_V_reg_242,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => regslice_both_m1_axis_video_V_keep_V_U_ack_in_dummy,
        data_out => m1_axis_video_TKEEP,
        vld_out => regslice_both_m1_axis_video_V_keep_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_keep_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_strb_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_strb_V_reg_248,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => regslice_both_m1_axis_video_V_strb_V_U_ack_in_dummy,
        data_out => m1_axis_video_TSTRB,
        vld_out => regslice_both_m1_axis_video_V_strb_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_strb_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_user_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_user_V_reg_254,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => regslice_both_m1_axis_video_V_user_V_U_ack_in_dummy,
        data_out => m1_axis_video_TUSER,
        vld_out => regslice_both_m1_axis_video_V_user_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_user_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_last_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_last_V_reg_260,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => regslice_both_m1_axis_video_V_last_V_U_ack_in_dummy,
        data_out => m1_axis_video_TLAST,
        vld_out => regslice_both_m1_axis_video_V_last_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_last_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_id_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_id_V_reg_266,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => regslice_both_m1_axis_video_V_id_V_U_ack_in_dummy,
        data_out => m1_axis_video_TID,
        vld_out => regslice_both_m1_axis_video_V_id_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_id_V_U_apdone_blk);

    regslice_both_m1_axis_video_V_dest_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => tmp_dest_V_reg_272,
        vld_in => m1_axis_video_TVALID_int,
        ack_in => regslice_both_m1_axis_video_V_dest_V_U_ack_in_dummy,
        data_out => m1_axis_video_TDEST,
        vld_out => regslice_both_m1_axis_video_V_dest_V_U_vld_out,
        ack_out => m1_axis_video_TREADY,
        apdone_blk => regslice_both_m1_axis_video_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_158 <= add_ln13_fu_188_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                indvar_flatten_reg_158 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                bound_reg_222 <= bound_fu_177_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln13_reg_227 <= icmp_ln13_fu_183_p2;
                icmp_ln13_reg_227_pp0_iter1_reg <= icmp_ln13_reg_227;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_data_V_reg_236 <= s_axis_video_TDATA_int;
                tmp_dest_V_reg_272 <= s_axis_video_TDEST_int;
                tmp_id_V_reg_266 <= s_axis_video_TID_int;
                tmp_keep_V_reg_242 <= s_axis_video_TKEEP_int;
                tmp_last_V_reg_260 <= s_axis_video_TLAST_int;
                tmp_strb_V_reg_248 <= s_axis_video_TSTRB_int;
                tmp_user_V_reg_254 <= s_axis_video_TUSER_int;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter0, icmp_ln13_fu_183_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, ap_CS_fsm_state5, regslice_both_m0_axis_video_V_data_V_U_apdone_blk, regslice_both_m1_axis_video_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln13_fu_183_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (icmp_ln13_fu_183_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((regslice_both_m1_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_m0_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln13_fu_188_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_158) + unsigned(ap_const_lv64_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln13_fu_183_p2, s_axis_video_TVALID_int)
    begin
                ap_block_pp0_stage0_01001 <= ((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (s_axis_video_TVALID_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln13_fu_183_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state3_io, ap_block_state4_io, s_axis_video_TVALID_int)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (s_axis_video_TVALID_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln13_fu_183_p2, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_block_state3_io, ap_block_state4_io, s_axis_video_TVALID_int)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_1 = ap_block_state4_io) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_1 = ap_block_state3_io) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (s_axis_video_TVALID_int = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(icmp_ln13_fu_183_p2, s_axis_video_TVALID_int)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (s_axis_video_TVALID_int = ap_const_logic_0));
    end process;


    ap_block_state3_io_assign_proc : process(icmp_ln13_reg_227, m0_axis_video_TREADY_int, m1_axis_video_TREADY_int)
    begin
                ap_block_state3_io <= (((icmp_ln13_reg_227 = ap_const_lv1_0) and (m1_axis_video_TREADY_int = ap_const_logic_0)) or ((icmp_ln13_reg_227 = ap_const_lv1_0) and (m0_axis_video_TREADY_int = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(icmp_ln13_reg_227_pp0_iter1_reg, m0_axis_video_TREADY_int, m1_axis_video_TREADY_int)
    begin
                ap_block_state4_io <= (((icmp_ln13_reg_227_pp0_iter1_reg = ap_const_lv1_0) and (m1_axis_video_TREADY_int = ap_const_logic_0)) or ((icmp_ln13_reg_227_pp0_iter1_reg = ap_const_lv1_0) and (m0_axis_video_TREADY_int = ap_const_logic_0)));
    end process;

        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_assign_proc : process(regslice_both_m0_axis_video_V_data_V_U_apdone_blk, regslice_both_m1_axis_video_V_data_V_U_apdone_blk)
    begin
                ap_block_state5 <= ((regslice_both_m1_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_m0_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln13_fu_183_p2)
    begin
        if ((icmp_ln13_fu_183_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state5, regslice_both_m0_axis_video_V_data_V_U_apdone_blk, regslice_both_m1_axis_video_V_data_V_U_apdone_blk)
    begin
        if ((not(((regslice_both_m1_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_m0_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, regslice_both_m0_axis_video_V_data_V_U_apdone_blk, regslice_both_m1_axis_video_V_data_V_U_apdone_blk)
    begin
        if ((not(((regslice_both_m1_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1) or (regslice_both_m0_axis_video_V_data_V_U_apdone_blk = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bound_fu_177_p0 <= bound_fu_177_p00(32 - 1 downto 0);
    bound_fu_177_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hsize_in),64));
    bound_fu_177_p1 <= bound_fu_177_p10(32 - 1 downto 0);
    bound_fu_177_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(vsize_in),64));
    bound_fu_177_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_177_p0) * unsigned(bound_fu_177_p1), 64));
    icmp_ln13_fu_183_p2 <= "1" when (indvar_flatten_reg_158 = bound_reg_222) else "0";

    m0_axis_video_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln13_reg_227, ap_enable_reg_pp0_iter2, icmp_ln13_reg_227_pp0_iter1_reg, m0_axis_video_TREADY_int)
    begin
        if ((((icmp_ln13_reg_227_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln13_reg_227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m0_axis_video_TDATA_blk_n <= m0_axis_video_TREADY_int;
        else 
            m0_axis_video_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m0_axis_video_TVALID <= regslice_both_m0_axis_video_V_data_V_U_vld_out;

    m0_axis_video_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln13_reg_227, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln13_reg_227 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m0_axis_video_TVALID_int <= ap_const_logic_1;
        else 
            m0_axis_video_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    m1_axis_video_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln13_reg_227, ap_enable_reg_pp0_iter2, icmp_ln13_reg_227_pp0_iter1_reg, m1_axis_video_TREADY_int)
    begin
        if ((((icmp_ln13_reg_227_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((icmp_ln13_reg_227 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            m1_axis_video_TDATA_blk_n <= m1_axis_video_TREADY_int;
        else 
            m1_axis_video_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m1_axis_video_TVALID <= regslice_both_m1_axis_video_V_data_V_U_vld_out;

    m1_axis_video_TVALID_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln13_reg_227, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln13_reg_227 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m1_axis_video_TVALID_int <= ap_const_logic_1;
        else 
            m1_axis_video_TVALID_int <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_video_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, icmp_ln13_fu_183_p2, s_axis_video_TVALID_int)
    begin
        if (((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            s_axis_video_TDATA_blk_n <= s_axis_video_TVALID_int;
        else 
            s_axis_video_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_video_TREADY_assign_proc : process(s_axis_video_TVALID, regslice_both_s_axis_video_V_data_V_U_ack_in)
    begin
        if (((regslice_both_s_axis_video_V_data_V_U_ack_in = ap_const_logic_1) and (s_axis_video_TVALID = ap_const_logic_1))) then 
            s_axis_video_TREADY <= ap_const_logic_1;
        else 
            s_axis_video_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_video_TREADY_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln13_fu_183_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln13_fu_183_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_video_TREADY_int <= ap_const_logic_1;
        else 
            s_axis_video_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

end behav;
