#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Sep 18 16:33:40 2018
# Process ID: 50915
# Current directory: /home/alessandro/Documenti/V-PMP/utils
# Command line: vivado
# Log file: /home/alessandro/Documenti/V-PMP/utils/vivado.log
# Journal file: /home/alessandro/Documenti/V-PMP/utils/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vpmp_prj /home/alessandro/Documenti/vpmp_prj -part xc7vx485tffg1157-1
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
add_files /home/alessandro/Documenti/V-PMP/src
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 /home/alessandro/Documenti/V-PMP/tb
launch_simulation
source fetch_tb.tcl
close_sim
launch_simulation
source fetch_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top decode_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
launch_simulation
