Parametric yield management for 3D ICs: Models and strategies for improvement