$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:34:14 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module BidirectionalTester3DTabulate $end
   $var wire 32 & PassthroughModule_1_io_in [31:0] $end
   $var wire 32 & PassthroughModule_1_io_out [31:0] $end
   $var wire 32 ' PassthroughModule_2_io_in [31:0] $end
   $var wire 32 ' PassthroughModule_2_io_out [31:0] $end
   $var wire 32 % PassthroughModule_io_in [31:0] $end
   $var wire 32 % PassthroughModule_io_out [31:0] $end
   $var wire  1 # clock $end
   $var wire  1 $ reset $end
   $scope module PassthroughModule $end
    $var wire 32 % io_in [31:0] $end
    $var wire 32 % io_out [31:0] $end
   $upscope $end
   $scope module PassthroughModule_1 $end
    $var wire 32 & io_in [31:0] $end
    $var wire 32 & io_out [31:0] $end
   $upscope $end
   $scope module PassthroughModule_2 $end
    $var wire 32 ' io_in [31:0] $end
    $var wire 32 ' io_out [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
b00000000000000000000000000000001 %
b00000000000000000000000000000010 &
b00000000000000000000000000000011 '
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
