// Generated by CIRCT 42e53322a
module bp_me_lce_id_to_cord_05(	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:2:3
  input  [5:0] lce_id_i,	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:2:41
  output [4:0] lce_cord_o,	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:2:61
  output [1:0] lce_cid_o	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:2:82
);

  wire       _lce_id_i_4;	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:28:11
  wire       _lce_id_i_5;	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:27:11
  wire       N7;	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:26:11
  wire       _GEN;	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:22:11
  wire [2:0] _GEN_0;	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:21:11
  wire [3:0] _GEN_1 =
    ~N7 ? {lce_id_i[4:2] + 3'h1, lce_id_i[1]} : N7 ? {3'h0, lce_id_i[0]} : 4'h0;	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:5:14, :6:14, :7:14, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:11, :20:11, :26:11
  assign _GEN_0 = _GEN_1[3:1];	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:20:11, :21:11
  assign _GEN = _GEN_1[0];	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:20:11, :22:11
  assign N7 = _lce_id_i_5 | _lce_id_i_4 | lce_id_i[3];	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:25:11, :26:11, :27:11, :28:11
  assign _lce_id_i_5 = lce_id_i[5];	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:27:11
  assign _lce_id_i_4 = lce_id_i[4];	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:28:11
  assign lce_cord_o = {_GEN_0, 2'h0} | {4'h0, _GEN};	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:4:14, :5:14, :9:10, :10:10, :11:10, :21:11, :22:11, :30:5
  assign lce_cid_o = {1'h0, ~N7 & lce_id_i[0]};	// /tmp/tmp.kW1Cm8x7GV/11084_OpenABC_leaf_level_verilog_gf12_bp_quad_bp_me_lce_id_to_cord_05.cleaned.mlir:3:14, :16:10, :19:11, :24:11, :26:11, :29:11, :30:5
endmodule

