set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem[45:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem[9:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem[45:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/axicb/cb.wDCon/iWrConSh.wrFif/genblk1.DPRam/mem[2:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/MSS_LSRAM_inst_0}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_0/mux3/delay_6/gen_delay[5].level_buf[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_0/poly_bank_0/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_0/poly_bank_1/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_0/poly_bank_2/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_0/poly_bank_3/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/delay_4/gen_delay[3].level_buf[23:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/delay_6/gen_delay[5].level_buf[23:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/mux3/delay_6/gen_delay[5].level_buf[7:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/poly_bank_0/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/poly_bank_1/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/poly_bank_2/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/poly_ram_1/poly_bank_3/bank[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/polyvec_ram_0/bank0[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {INFERRED_INITIALIZED} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/polyvec_ram_0/bank1[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {INFERRED_INITIALIZED} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/polyvec_ram_0/bank2[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {INFERRED_INITIALIZED} 
set_client \
   -logical_instance_name  {FIC_0_PERIPHERALS_1/poly_ntt_0/polyvec_ram_0/bank3[22:0]}  \
   -storage_type {SNVM}  \
   -content_type {INFERRED_INITIALIZED} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/FIC_1_INITIATOR_0/FIC_1_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[8:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
set_client \
   -logical_instance_name  {FIC_1_PERIPHERALS_1/PCIE_INITIATOR_inst_0/PCIE_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[4:0]}  \
   -storage_type {SNVM}  \
   -content_type {NO_CONTENT} 
