INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:49:07 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 buffer28/outs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.696ns  (logic 1.417ns (21.161%)  route 5.279ns (78.839%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3055, unset)         0.508     0.508    buffer28/clk
    SLICE_X23Y70         FDRE                                         r  buffer28/outs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer28/outs_reg[1]/Q
                         net (fo=9, routed)           0.628     1.352    buffer28/control/Q[1]
    SLICE_X20Y73         LUT5 (Prop_lut5_I3_O)        0.043     1.395 f  buffer28/control/fullReg_i_2__31/O
                         net (fo=23, routed)          0.558     1.953    buffer28/outs_reg[4]_0
    SLICE_X21Y73         LUT6 (Prop_lut6_I0_O)        0.128     2.081 f  buffer28/fullReg_i_8__4/O
                         net (fo=4, routed)           0.537     2.618    buffer56/control/fullReg_reg_5
    SLICE_X26Y79         LUT6 (Prop_lut6_I4_O)        0.043     2.661 f  buffer56/control/fullReg_i_2__20/O
                         net (fo=7, routed)           0.218     2.880    buffer56/control/transmitValue_reg_3
    SLICE_X27Y80         LUT2 (Prop_lut2_I0_O)        0.043     2.923 f  buffer56/control/transmitValue_i_4__16/O
                         net (fo=13, routed)          0.355     3.278    buffer56/control/transmitValue_reg_14
    SLICE_X28Y80         LUT5 (Prop_lut5_I0_O)        0.043     3.321 f  buffer56/control/fullReg_i_4__15/O
                         net (fo=14, routed)          0.446     3.767    control_merge6/tehb/control/dataReg_reg[4]_0
    SLICE_X30Y81         LUT5 (Prop_lut5_I3_O)        0.052     3.819 r  control_merge6/tehb/control/dataReg[4]_i_3__8/O
                         net (fo=15, routed)          0.511     4.330    control_merge6/tehb/control/transmitValue_reg
    SLICE_X39Y83         LUT3 (Prop_lut3_I1_O)        0.138     4.468 f  control_merge6/tehb/control/fullReg_i_2__18/O
                         net (fo=8, routed)           0.391     4.858    fork27/control/generateBlocks[0].regblock/fullReg_reg_0
    SLICE_X41Y87         LUT3 (Prop_lut3_I2_O)        0.132     4.990 f  fork27/control/generateBlocks[0].regblock/fullReg_i_2__17/O
                         net (fo=22, routed)          0.535     5.525    lsq2/handshake_lsq_lsq2_core/dataReg_reg[6]_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I5_O)        0.129     5.654 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_4_q[6]_i_4/O
                         net (fo=3, routed)           0.306     5.960    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/entry_port_options_4_0
    SLICE_X41Y99         LUT4 (Prop_lut4_I0_O)        0.043     6.003 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_18/O
                         net (fo=1, routed)           0.000     6.003    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_18_n_0
    SLICE_X41Y99         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.287     6.290 f  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[6]_i_4/O[3]
                         net (fo=1, routed)           0.413     6.703    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_lda_dispatcher/TEMP_11_double_out_01[7]
    SLICE_X40Y100        LUT6 (Prop_lut6_I1_O)        0.120     6.823 r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q[6]_i_1/O
                         net (fo=8, routed)           0.381     7.204    lsq2/handshake_lsq_lsq2_core/ldq_addr_wen_7
    SLICE_X43Y103        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=3055, unset)         0.483     8.183    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X43Y103        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.194     7.953    lsq2/handshake_lsq_lsq2_core/ldq_addr_7_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.204    
  -------------------------------------------------------------------
                         slack                                  0.749    




