#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 25 15:39:27 2019
# Process ID: 31613
# Current directory: /home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1
# Command line: vivado -log os_pfb_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source os_pfb_wrapper.tcl -notrace
# Log file: /home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper.vdi
# Journal file: /home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source os_pfb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jpsmith/git-repos/oversampled-pfb/hls/os_pfb_prj/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top os_pfb_wrapper -part xczu28dr-ffvg1517-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_dma_0_0/os_pfb_axi_dma_0_0.dcp' for cell 'os_pfb_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_smc_0/os_pfb_axi_smc_0.dcp' for cell 'os_pfb_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_os_pfb_0/os_pfb_os_pfb_0.dcp' for cell 'os_pfb_i/os_pfb'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_rst_ps8_0_99M_0/os_pfb_rst_ps8_0_99M_0.dcp' for cell 'os_pfb_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_zynq_ultra_ps_e_0_0/os_pfb_zynq_ultra_ps_e_0_0.dcp' for cell 'os_pfb_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_xbar_0/os_pfb_xbar_0.dcp' for cell 'os_pfb_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_ds_0/os_pfb_auto_ds_0.dcp' for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_pc_0/os_pfb_auto_pc_0.dcp' for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_ds_1/os_pfb_auto_ds_1.dcp' for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_pc_1/os_pfb_auto_pc_1.dcp' for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 455 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_dma_0_0/os_pfb_axi_dma_0_0.xdc] for cell 'os_pfb_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_dma_0_0/os_pfb_axi_dma_0_0.xdc] for cell 'os_pfb_i/axi_dma_0/U0'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_smc_0/bd_0/ip/ip_1/bd_f276_psr_aclk_0_board.xdc] for cell 'os_pfb_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_smc_0/bd_0/ip/ip_1/bd_f276_psr_aclk_0_board.xdc] for cell 'os_pfb_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_smc_0/bd_0/ip/ip_1/bd_f276_psr_aclk_0.xdc] for cell 'os_pfb_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_smc_0/bd_0/ip/ip_1/bd_f276_psr_aclk_0.xdc] for cell 'os_pfb_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_rst_ps8_0_99M_0/os_pfb_rst_ps8_0_99M_0_board.xdc] for cell 'os_pfb_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_rst_ps8_0_99M_0/os_pfb_rst_ps8_0_99M_0_board.xdc] for cell 'os_pfb_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_rst_ps8_0_99M_0/os_pfb_rst_ps8_0_99M_0.xdc] for cell 'os_pfb_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_rst_ps8_0_99M_0/os_pfb_rst_ps8_0_99M_0.xdc] for cell 'os_pfb_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_zynq_ultra_ps_e_0_0/os_pfb_zynq_ultra_ps_e_0_0.xdc] for cell 'os_pfb_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_zynq_ultra_ps_e_0_0/os_pfb_zynq_ultra_ps_e_0_0.xdc] for cell 'os_pfb_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_dma_0_0/os_pfb_axi_dma_0_0_clocks.xdc] for cell 'os_pfb_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_axi_dma_0_0/os_pfb_axi_dma_0_0_clocks.xdc] for cell 'os_pfb_i/axi_dma_0/U0'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_ds_0/os_pfb_auto_ds_0_clocks.xdc] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_ds_0/os_pfb_auto_ds_0_clocks.xdc] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_ds_1/os_pfb_auto_ds_1_clocks.xdc] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.srcs/sources_1/bd/os_pfb/ip/os_pfb_auto_ds_1/os_pfb_auto_ds_1_clocks.xdc] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2788.156 ; gain = 385.875 ; free physical = 1574 ; free virtual = 8039
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'os_pfb_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'os_pfb_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'os_pfb_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'os_pfb_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'os_pfb_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'os_pfb_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'os_pfb_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'os_pfb_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1612 ; free virtual = 8078
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 227 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 26 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 120 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 5 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 74 instances

21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 2941.230 ; gain = 1545.164 ; free physical = 1612 ; free virtual = 8079
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1604 ; free virtual = 8072

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f1421b48

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1547 ; free virtual = 8015

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 72 inverter(s) to 2201 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a6ba767b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
INFO: [Opt 31-389] Phase Retarget created 173 cells and removed 590 cells
INFO: [Opt 31-1021] In phase Retarget, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b8b14dda

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 382 cells
INFO: [Opt 31-1021] In phase Constant propagation, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cc23f791

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1388 cells
INFO: [Opt 31-1021] In phase Sweep, 207 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cc23f791

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 7a5df30e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
INFO: [Opt 31-389] Phase Shift Register Optimization created 1 cells and removed 3 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16802d716

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 70 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             173  |             590  |                                             72  |
|  Constant propagation         |              23  |             382  |                                             70  |
|  Sweep                        |               0  |            1388  |                                            207  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               1  |               3  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             70  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990
Ending Logic Optimization Task | Checksum: 14eb17703

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2941.230 ; gain = 0.000 ; free physical = 1523 ; free virtual = 7990

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.006 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 140d8ac77

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 544 ; free virtual = 7014
Ending Power Optimization Task | Checksum: 140d8ac77

Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 4378.074 ; gain = 1436.844 ; free physical = 564 ; free virtual = 7034

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 140d8ac77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 564 ; free virtual = 7034

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 564 ; free virtual = 7034
Ending Netlist Obfuscation Task | Checksum: 8a6b2f1e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 564 ; free virtual = 7034
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:17 . Memory (MB): peak = 4378.074 ; gain = 1436.844 ; free physical = 564 ; free virtual = 7034
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 564 ; free virtual = 7034
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 563 ; free virtual = 7037
INFO: [Common 17-1381] The checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 566 ; free virtual = 7043
INFO: [runtcl-4] Executing : report_drc -file os_pfb_wrapper_drc_opted.rpt -pb os_pfb_wrapper_drc_opted.pb -rpx os_pfb_wrapper_drc_opted.rpx
Command: report_drc -file os_pfb_wrapper_drc_opted.rpt -pb os_pfb_wrapper_drc_opted.pb -rpx os_pfb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 562 ; free virtual = 7040
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 727e17d2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 562 ; free virtual = 7040
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 562 ; free virtual = 7040

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1289451a8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 502 ; free virtual = 6984

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c4e1dc15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 443 ; free virtual = 6926

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c4e1dc15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 443 ; free virtual = 6925
Phase 1 Placer Initialization | Checksum: 1c4e1dc15

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 443 ; free virtual = 6925

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17547157e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 369 ; free virtual = 6852

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 350 ; free virtual = 6847

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 167a0a19a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:44 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 350 ; free virtual = 6846
Phase 2 Global Placement | Checksum: 1ce0e96a7

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 356 ; free virtual = 6853

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce0e96a7

Time (s): cpu = 00:01:24 ; elapsed = 00:00:45 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 356 ; free virtual = 6853

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c25e7331

Time (s): cpu = 00:01:29 ; elapsed = 00:00:48 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 347 ; free virtual = 6844

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 177a7118d

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 345 ; free virtual = 6843

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1e9bd5a99

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 334 ; free virtual = 6832

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1d0dadf7b

Time (s): cpu = 00:01:32 ; elapsed = 00:00:50 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 331 ; free virtual = 6828

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1ceacdc10

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 297 ; free virtual = 6795

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 25c898444

Time (s): cpu = 00:01:40 ; elapsed = 00:00:53 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 319 ; free virtual = 6816

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 225c73c4e

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 319 ; free virtual = 6816

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 179b4c0e1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 323 ; free virtual = 6821
Phase 3 Detail Placement | Checksum: 179b4c0e1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:55 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 323 ; free virtual = 6821

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 176a02271

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net os_pfb_i/os_pfb/inst/fft_os_pfb_config_U0/inst/U0/i_synth/axi_wrapper/ce_w2c, inserted BUFG to drive 4002 loads.
INFO: [Place 46-45] Replicated bufg driver os_pfb_i/os_pfb/inst/fft_os_pfb_config_U0/inst/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 13a759e48

Time (s): cpu = 00:02:03 ; elapsed = 00:01:05 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 329 ; free virtual = 6827
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.198. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 175fbd874

Time (s): cpu = 00:02:03 ; elapsed = 00:01:05 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 330 ; free virtual = 6828
Phase 4.1 Post Commit Optimization | Checksum: 175fbd874

Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 330 ; free virtual = 6828

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175fbd874

Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 348 ; free virtual = 6846
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 308 ; free virtual = 6805

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 251bcc29c

Time (s): cpu = 00:02:17 ; elapsed = 00:01:19 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 309 ; free virtual = 6806

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 310 ; free virtual = 6808
Phase 4.4 Final Placement Cleanup | Checksum: 2023c8c88

Time (s): cpu = 00:02:17 ; elapsed = 00:01:19 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 310 ; free virtual = 6808
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2023c8c88

Time (s): cpu = 00:02:17 ; elapsed = 00:01:19 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 310 ; free virtual = 6808
Ending Placer Task | Checksum: 17805417d

Time (s): cpu = 00:02:17 ; elapsed = 00:01:19 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 393 ; free virtual = 6891
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:23 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 393 ; free virtual = 6891
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 393 ; free virtual = 6891
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 372 ; free virtual = 6885
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 345 ; free virtual = 6887
INFO: [Common 17-1381] The checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 382 ; free virtual = 6892
INFO: [runtcl-4] Executing : report_io -file os_pfb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.36 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 346 ; free virtual = 6856
INFO: [runtcl-4] Executing : report_utilization -file os_pfb_wrapper_utilization_placed.rpt -pb os_pfb_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file os_pfb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4378.074 ; gain = 0.000 ; free physical = 379 ; free virtual = 6890
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 60e3d589 ConstDB: 0 ShapeSum: 3b6081cc RouteDB: dbc0ea28

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 128bb30ca

Time (s): cpu = 00:02:04 ; elapsed = 00:01:29 . Memory (MB): peak = 4646.086 ; gain = 268.012 ; free physical = 474 ; free virtual = 6556
Post Restoration Checksum: NetGraph: aab58198 NumContArr: c9bdf9c4 Constraints: 6e56976b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1e2ca12c7

Time (s): cpu = 00:02:04 ; elapsed = 00:01:29 . Memory (MB): peak = 4646.086 ; gain = 268.012 ; free physical = 441 ; free virtual = 6523

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1e2ca12c7

Time (s): cpu = 00:02:04 ; elapsed = 00:01:29 . Memory (MB): peak = 4662.129 ; gain = 284.055 ; free physical = 399 ; free virtual = 6482

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1e2ca12c7

Time (s): cpu = 00:02:05 ; elapsed = 00:01:29 . Memory (MB): peak = 4662.129 ; gain = 284.055 ; free physical = 399 ; free virtual = 6482

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 12b53f502

Time (s): cpu = 00:02:07 ; elapsed = 00:01:33 . Memory (MB): peak = 4724.371 ; gain = 346.297 ; free physical = 374 ; free virtual = 6456

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 154118097

Time (s): cpu = 00:02:25 ; elapsed = 00:01:39 . Memory (MB): peak = 4724.371 ; gain = 346.297 ; free physical = 369 ; free virtual = 6451
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.253  | TNS=0.000  | WHS=-0.064 | THS=-12.503|

Phase 2 Router Initialization | Checksum: 1b40befa5

Time (s): cpu = 00:02:38 ; elapsed = 00:01:44 . Memory (MB): peak = 4724.371 ; gain = 346.297 ; free physical = 361 ; free virtual = 6444

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 3996ab778

Time (s): cpu = 00:03:00 ; elapsed = 00:01:53 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 384 ; free virtual = 6435

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4195
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.907  | TNS=0.000  | WHS=-0.008 | THS=-0.170 |

Phase 4.1 Global Iteration 0 | Checksum: 1f38e6f0b

Time (s): cpu = 00:03:57 ; elapsed = 00:02:15 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 390 ; free virtual = 6440

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 110d53958

Time (s): cpu = 00:03:57 ; elapsed = 00:02:16 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 390 ; free virtual = 6440
Phase 4 Rip-up And Reroute | Checksum: 110d53958

Time (s): cpu = 00:03:57 ; elapsed = 00:02:16 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 390 ; free virtual = 6440

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 211b505cb

Time (s): cpu = 00:04:05 ; elapsed = 00:02:19 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 393 ; free virtual = 6444
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.907  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 211b505cb

Time (s): cpu = 00:04:05 ; elapsed = 00:02:19 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 393 ; free virtual = 6444

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 211b505cb

Time (s): cpu = 00:04:05 ; elapsed = 00:02:19 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 393 ; free virtual = 6444
Phase 5 Delay and Skew Optimization | Checksum: 211b505cb

Time (s): cpu = 00:04:05 ; elapsed = 00:02:19 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 393 ; free virtual = 6444

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20a4d778d

Time (s): cpu = 00:04:12 ; elapsed = 00:02:21 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 394 ; free virtual = 6445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.907  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c3a2e15b

Time (s): cpu = 00:04:12 ; elapsed = 00:02:21 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 394 ; free virtual = 6445
Phase 6 Post Hold Fix | Checksum: 1c3a2e15b

Time (s): cpu = 00:04:12 ; elapsed = 00:02:21 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 394 ; free virtual = 6445

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.608392 %
  Global Horizontal Routing Utilization  = 0.62323 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19e3222cc

Time (s): cpu = 00:04:14 ; elapsed = 00:02:22 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 388 ; free virtual = 6438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19e3222cc

Time (s): cpu = 00:04:14 ; elapsed = 00:02:22 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 387 ; free virtual = 6438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19e3222cc

Time (s): cpu = 00:04:15 ; elapsed = 00:02:24 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 386 ; free virtual = 6437

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.907  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19e3222cc

Time (s): cpu = 00:04:16 ; elapsed = 00:02:24 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 391 ; free virtual = 6442
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:16 ; elapsed = 00:02:24 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 457 ; free virtual = 6508

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:22 ; elapsed = 00:02:28 . Memory (MB): peak = 4745.824 ; gain = 367.750 ; free physical = 457 ; free virtual = 6508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.824 ; gain = 0.000 ; free physical = 457 ; free virtual = 6508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4745.824 ; gain = 0.000 ; free physical = 432 ; free virtual = 6498
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4745.824 ; gain = 0.000 ; free physical = 392 ; free virtual = 6496
INFO: [Common 17-1381] The checkpoint '/home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4745.824 ; gain = 0.000 ; free physical = 434 ; free virtual = 6499
INFO: [runtcl-4] Executing : report_drc -file os_pfb_wrapper_drc_routed.rpt -pb os_pfb_wrapper_drc_routed.pb -rpx os_pfb_wrapper_drc_routed.rpx
Command: report_drc -file os_pfb_wrapper_drc_routed.rpt -pb os_pfb_wrapper_drc_routed.pb -rpx os_pfb_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 4801.852 ; gain = 56.027 ; free physical = 422 ; free virtual = 6488
INFO: [runtcl-4] Executing : report_methodology -file os_pfb_wrapper_methodology_drc_routed.rpt -pb os_pfb_wrapper_methodology_drc_routed.pb -rpx os_pfb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file os_pfb_wrapper_methodology_drc_routed.rpt -pb os_pfb_wrapper_methodology_drc_routed.pb -rpx os_pfb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/jpsmith/git-repos/oversampled-pfb/vivado/myproj/project_1.runs/impl_1/os_pfb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 4801.852 ; gain = 0.000 ; free physical = 262 ; free virtual = 6328
INFO: [runtcl-4] Executing : report_power -file os_pfb_wrapper_power_routed.rpt -pb os_pfb_wrapper_power_summary_routed.pb -rpx os_pfb_wrapper_power_routed.rpx
Command: report_power -file os_pfb_wrapper_power_routed.rpt -pb os_pfb_wrapper_power_summary_routed.pb -rpx os_pfb_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
106 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 4801.852 ; gain = 0.000 ; free physical = 222 ; free virtual = 6303
INFO: [runtcl-4] Executing : report_route_status -file os_pfb_wrapper_route_status.rpt -pb os_pfb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file os_pfb_wrapper_timing_summary_routed.rpt -pb os_pfb_wrapper_timing_summary_routed.pb -rpx os_pfb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file os_pfb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file os_pfb_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4801.852 ; gain = 0.000 ; free physical = 209 ; free virtual = 6291
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file os_pfb_wrapper_bus_skew_routed.rpt -pb os_pfb_wrapper_bus_skew_routed.pb -rpx os_pfb_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 25 15:46:45 2019...
