--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml vga_top.twx vga_top.ncd -o vga_top.twr vga_top.pcf -ucf
vga_top.ucf

Design file:              vga_top.ncd
Physical constraint file: vga_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 510 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.955ns.
--------------------------------------------------------------------------------

Paths for end point vgaRed_1 (SLICE_X51Y28.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_8 (FF)
  Destination:          vgaRed_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.075 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_8 to vgaRed_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.YQ      Tcko                  0.652   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_8
    SLICE_X36Y50.G2      net (fanout=4)        1.350   vga_color_bar/r_reg_HPC<8>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y28.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y28.CLK     Tsrck                 0.910   vgaRed_1
                                                       vgaRed_1
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (3.025ns logic, 3.894ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_7 (FF)
  Destination:          vgaRed_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.075 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_7 to vgaRed_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.XQ      Tcko                  0.592   vga_color_bar/r_reg_HPC<7>
                                                       vga_color_bar/r_reg_HPC_7
    SLICE_X36Y50.G4      net (fanout=4)        0.783   vga_color_bar/r_reg_HPC<7>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y28.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y28.CLK     Tsrck                 0.910   vgaRed_1
                                                       vgaRed_1
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (2.965ns logic, 3.327ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_9 (FF)
  Destination:          vgaRed_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.075 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_9 to vgaRed_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.XQ      Tcko                  0.592   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_9
    SLICE_X36Y50.G3      net (fanout=4)        0.748   vga_color_bar/r_reg_HPC<9>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y28.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y28.CLK     Tsrck                 0.910   vgaRed_1
                                                       vgaRed_1
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.965ns logic, 3.292ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point vgaRed_0 (SLICE_X51Y28.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_8 (FF)
  Destination:          vgaRed_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.075 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_8 to vgaRed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.YQ      Tcko                  0.652   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_8
    SLICE_X36Y50.G2      net (fanout=4)        1.350   vga_color_bar/r_reg_HPC<8>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y28.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y28.CLK     Tsrck                 0.910   vgaRed_1
                                                       vgaRed_0
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (3.025ns logic, 3.894ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_7 (FF)
  Destination:          vgaRed_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.075 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_7 to vgaRed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.XQ      Tcko                  0.592   vga_color_bar/r_reg_HPC<7>
                                                       vga_color_bar/r_reg_HPC_7
    SLICE_X36Y50.G4      net (fanout=4)        0.783   vga_color_bar/r_reg_HPC<7>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y28.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y28.CLK     Tsrck                 0.910   vgaRed_1
                                                       vgaRed_0
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (2.965ns logic, 3.327ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_9 (FF)
  Destination:          vgaRed_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.075 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_9 to vgaRed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.XQ      Tcko                  0.592   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_9
    SLICE_X36Y50.G3      net (fanout=4)        0.748   vga_color_bar/r_reg_HPC<9>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y28.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y28.CLK     Tsrck                 0.910   vgaRed_1
                                                       vgaRed_0
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.965ns logic, 3.292ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point vgaRed_2 (SLICE_X51Y29.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_8 (FF)
  Destination:          vgaRed_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.919ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.075 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_8 to vgaRed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.YQ      Tcko                  0.652   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_8
    SLICE_X36Y50.G2      net (fanout=4)        1.350   vga_color_bar/r_reg_HPC<8>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y29.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y29.CLK     Tsrck                 0.910   vgaRed_2
                                                       vgaRed_2
    -------------------------------------------------  ---------------------------
    Total                                      6.919ns (3.025ns logic, 3.894ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_7 (FF)
  Destination:          vgaRed_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 2)
  Clock Path Skew:      -0.038ns (0.075 - 0.113)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_7 to vgaRed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.XQ      Tcko                  0.592   vga_color_bar/r_reg_HPC<7>
                                                       vga_color_bar/r_reg_HPC_7
    SLICE_X36Y50.G4      net (fanout=4)        0.783   vga_color_bar/r_reg_HPC<7>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y29.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y29.CLK     Tsrck                 0.910   vgaRed_2
                                                       vgaRed_2
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (2.965ns logic, 3.327ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_color_bar/r_reg_HPC_9 (FF)
  Destination:          vgaRed_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.257ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.075 - 0.111)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_color_bar/r_reg_HPC_9 to vgaRed_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.XQ      Tcko                  0.592   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_9
    SLICE_X36Y50.G3      net (fanout=4)        0.748   vga_color_bar/r_reg_HPC<9>
    SLICE_X36Y50.Y       Tilo                  0.759   vga_color_bar/r_next_HPC_cmp_eq000017
                                                       vga_color_bar/blank_or000011
    SLICE_X37Y46.F1      net (fanout=1)        0.408   vga_color_bar/blank_or000011
    SLICE_X37Y46.X       Tilo                  0.704   blank
                                                       vga_color_bar/blank_or000013
    SLICE_X51Y29.SR      net (fanout=5)        2.136   blank
    SLICE_X51Y29.CLK     Tsrck                 0.910   vgaRed_2
                                                       vgaRed_2
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (2.965ns logic, 3.292ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_color_bar/r_reg (SLICE_X43Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_color_bar/r_reg (FF)
  Destination:          vga_color_bar/r_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_color_bar/r_reg to vga_color_bar/r_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.YQ      Tcko                  0.470   vga_color_bar/r_reg
                                                       vga_color_bar/r_reg
    SLICE_X43Y52.BY      net (fanout=7)        0.514   vga_color_bar/r_reg
    SLICE_X43Y52.CLK     Tckdi       (-Th)    -0.135   vga_color_bar/r_reg
                                                       vga_color_bar/r_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.605ns logic, 0.514ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point vga_color_bar/r_reg_HPC_9 (SLICE_X40Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_color_bar/r_reg (FF)
  Destination:          vga_color_bar/r_reg_HPC_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.044 - 0.038)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_color_bar/r_reg to vga_color_bar/r_reg_HPC_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.YQ      Tcko                  0.470   vga_color_bar/r_reg
                                                       vga_color_bar/r_reg
    SLICE_X40Y52.CE      net (fanout=7)        0.616   vga_color_bar/r_reg
    SLICE_X40Y52.CLK     Tckce       (-Th)    -0.069   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_9
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.539ns logic, 0.616ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point vga_color_bar/r_reg_HPC_8 (SLICE_X40Y52.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.149ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_color_bar/r_reg (FF)
  Destination:          vga_color_bar/r_reg_HPC_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.044 - 0.038)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_color_bar/r_reg to vga_color_bar/r_reg_HPC_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.YQ      Tcko                  0.470   vga_color_bar/r_reg
                                                       vga_color_bar/r_reg
    SLICE_X40Y52.CE      net (fanout=7)        0.616   vga_color_bar/r_reg
    SLICE_X40Y52.CLK     Tckce       (-Th)    -0.069   vga_color_bar/r_reg_HPC<9>
                                                       vga_color_bar/r_reg_HPC_8
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.539ns logic, 0.616ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_color_bar/r_reg_VPC<9>/SR
  Logical resource: vga_color_bar/r_reg_VPC_9/SR
  Location pin: SLICE_X38Y45.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: vga_color_bar/r_reg_VPC<9>/SR
  Logical resource: vga_color_bar/r_reg_VPC_9/SR
  Location pin: SLICE_X38Y45.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------
Slack: 16.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: vga_color_bar/r_reg_HPC<1>/SR
  Logical resource: vga_color_bar/r_reg_HPC_1/SR
  Location pin: SLICE_X40Y49.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.955|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 510 paths, 0 nets, and 159 connections

Design statistics:
   Minimum period:   6.955ns{1}   (Maximum frequency: 143.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 11 12:10:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



