-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Sun May 25 00:35:54 2025
-- Host        : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_instances/ADPCM/solution0/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcu50-fsvh2104-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_24_fu_216_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    accumd_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W : entity is "adpcm_main_accumc_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 10;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 10;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 10;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 10;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 10;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 10;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 10;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 10;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 10;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 10;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 10;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 10;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 10;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 10;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 10;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 10;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 10;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 10;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 10;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 10;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 10;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 10;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 10;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 10;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 10;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 10;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 10;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 10;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 10;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 10;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 10;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "accumc_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 10;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
begin
\i_24_fu_216[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \i_24_fu_216_reg[0]\(0),
      O => E(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(10),
      Q => q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(11),
      Q => q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(12),
      Q => q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(13),
      Q => q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(14),
      Q => q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(15),
      Q => q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(16),
      Q => q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(17),
      Q => q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(18),
      Q => q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(19),
      Q => q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(20),
      Q => q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(21),
      Q => q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(22),
      Q => q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(23),
      Q => q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(24),
      Q => q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(25),
      Q => q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(26),
      Q => q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(27),
      Q => q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(28),
      Q => q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(29),
      Q => q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(30),
      Q => q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(31),
      Q => q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(8),
      Q => q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => q00(9),
      Q => q0(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(16),
      O => q00(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(17),
      O => q00(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(18),
      O => q00(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(19),
      O => q00(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(20),
      O => q00(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(21),
      O => q00(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(22),
      O => q00(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(23),
      O => q00(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(24),
      O => q00(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(25),
      O => q00(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(26),
      O => q00(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(27),
      O => q00(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(28),
      O => q00(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(29),
      O => q00(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(30),
      O => q00(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(31),
      O => q00(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0 is
  port (
    q0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q00 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    xa2_2_fu_334_reg : in STD_LOGIC_VECTOR ( 33 downto 0 );
    CEB2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    p_0_in : in STD_LOGIC;
    accumd_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0 : entity is "adpcm_main_accumc_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0 is
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_decode_fu_519/sub_ln396_fu_2636_p2\ : STD_LOGIC_VECTOR ( 33 downto 2 );
  signal \^q0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \xout2[11]_i_10_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_11_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_12_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_13_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_14_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_15_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_16_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_17_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_18_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_3_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_4_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_5_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_6_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_7_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_8_n_40\ : STD_LOGIC;
  signal \xout2[11]_i_9_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_10_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_11_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_12_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_13_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_14_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_15_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_16_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_17_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_18_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_3_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_4_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_5_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_6_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_7_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_8_n_40\ : STD_LOGIC;
  signal \xout2[19]_i_9_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_11_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_12_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_13_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_10_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_11_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_13_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_14_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_15_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_16_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_17_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_18_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_19_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_20_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_21_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_22_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_23_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_24_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_25_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_26_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_27_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_28_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_29_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_30_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_31_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_32_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_33_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_34_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_35_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_4_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_5_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_6_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_7_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_8_n_40\ : STD_LOGIC;
  signal \xout2[3]_i_9_n_40\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_40\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_41\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_42\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_43\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_44\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_45\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_46\ : STD_LOGIC;
  signal \xout2_reg[11]_i_1_n_47\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_40\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_41\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_42\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_43\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_44\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_45\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_46\ : STD_LOGIC;
  signal \xout2_reg[11]_i_2_n_47\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_41\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_42\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_43\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_44\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_45\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_46\ : STD_LOGIC;
  signal \xout2_reg[19]_i_1_n_47\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_40\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_41\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_42\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_43\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_44\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_45\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_46\ : STD_LOGIC;
  signal \xout2_reg[19]_i_2_n_47\ : STD_LOGIC;
  signal \xout2_reg[27]_i_2_n_46\ : STD_LOGIC;
  signal \xout2_reg[27]_i_2_n_47\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_40\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_41\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_42\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_43\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_44\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_45\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_46\ : STD_LOGIC;
  signal \xout2_reg[3]_i_12_n_47\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_40\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_41\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_42\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_43\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_44\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_45\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_46\ : STD_LOGIC;
  signal \xout2_reg[3]_i_1_n_47\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_40\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_41\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_42\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_43\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_44\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_45\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_46\ : STD_LOGIC;
  signal \xout2_reg[3]_i_2_n_47\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_40\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_41\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_42\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_43\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_44\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_45\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_46\ : STD_LOGIC;
  signal \xout2_reg[3]_i_3_n_47\ : STD_LOGIC;
  signal \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_xout2_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout2_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xout2_reg[3]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xout2_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 352;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 10;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_10_10 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_10_10 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_10_10 : label is 10;
  attribute ram_offset of ram_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_15_11_11 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_11_11 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_11_11 : label is 10;
  attribute ram_offset of ram_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_15_12_12 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_12_12 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_12_12 : label is 10;
  attribute ram_offset of ram_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_15_13_13 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_13_13 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_13_13 : label is 10;
  attribute ram_offset of ram_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_15_14_14 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_14_14 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_14_14 : label is 10;
  attribute ram_offset of ram_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_15_15_15 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_15_15 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_15_15 : label is 10;
  attribute ram_offset of ram_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_15_16_16 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_16_16 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_16_16 : label is 10;
  attribute ram_offset of ram_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_15_17_17 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_17_17 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_17_17 : label is 10;
  attribute ram_offset of ram_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_15_18_18 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_18_18 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_18_18 : label is 10;
  attribute ram_offset of ram_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_15_19_19 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_19_19 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_19_19 : label is 10;
  attribute ram_offset of ram_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 10;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_20_20 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_20_20 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_20_20 : label is 10;
  attribute ram_offset of ram_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_15_21_21 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_21_21 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_21_21 : label is 10;
  attribute ram_offset of ram_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_15_22_22 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_22_22 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_22_22 : label is 10;
  attribute ram_offset of ram_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of ram_reg_0_15_23_23 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_23_23 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_23_23 : label is 10;
  attribute ram_offset of ram_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_15_24_24 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_24_24 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_24_24 : label is 10;
  attribute ram_offset of ram_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_15_25_25 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_25_25 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_25_25 : label is 10;
  attribute ram_offset of ram_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_15_26_26 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_26_26 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_26_26 : label is 10;
  attribute ram_offset of ram_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_15_27_27 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_27_27 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_27_27 : label is 10;
  attribute ram_offset of ram_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_15_28_28 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_28_28 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_28_28 : label is 10;
  attribute ram_offset of ram_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_15_29_29 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_29_29 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_29_29 : label is 10;
  attribute ram_offset of ram_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 10;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_30_30 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_30_30 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_30_30 : label is 10;
  attribute ram_offset of ram_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of ram_reg_0_15_31_31 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_31_31 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_31_31 : label is 10;
  attribute ram_offset of ram_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 10;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 10;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 10;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 10;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 10;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_15_8_8 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_8_8 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_8_8 : label is 10;
  attribute ram_offset of ram_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_15_9_9 : label is 352;
  attribute RTL_RAM_NAME of ram_reg_0_15_9_9 : label is "accumd_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_9_9 : label is 10;
  attribute ram_offset of ram_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_15_9_9 : label is 9;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \xout2_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[3]_i_2\ : label is 35;
begin
  DI(2 downto 0) <= \^di\(2 downto 0);
  q0(31 downto 0) <= \^q0\(31 downto 0);
  q00(31 downto 0) <= \^q00\(31 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(0),
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(10),
      Q => \^q0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(11),
      Q => \^q0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(12),
      Q => \^q0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(13),
      Q => \^q0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(14),
      Q => \^q0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(15),
      Q => \^q0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(16),
      Q => \^q0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(17),
      Q => \^q0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(18),
      Q => \^q0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(19),
      Q => \^q0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(1),
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(20),
      Q => \^q0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(21),
      Q => \^q0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(22),
      Q => \^q0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(23),
      Q => \^q0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(24),
      Q => \^q0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(25),
      Q => \^q0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(26),
      Q => \^q0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(27),
      Q => \^q0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(28),
      Q => \^q0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(29),
      Q => \^q0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(2),
      Q => \^q0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(30),
      Q => \^q0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(31),
      Q => \^q0\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(3),
      Q => \^q0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(4),
      Q => \^q0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(5),
      Q => \^q0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(6),
      Q => \^q0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(7),
      Q => \^q0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(8),
      Q => \^q0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^q00\(9),
      Q => \^q0\(9),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(0),
      O => \^q00\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(10),
      O => \^q00\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(11),
      O => \^q00\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(12),
      O => \^q00\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(13),
      O => \^q00\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(14),
      O => \^q00\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(15),
      O => \^q00\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(16),
      O => \^q00\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(17),
      O => \^q00\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(18),
      O => \^q00\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(19),
      O => \^q00\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(1),
      O => \^q00\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(20),
      O => \^q00\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(21),
      O => \^q00\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(22),
      O => \^q00\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(23),
      O => \^q00\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(24),
      O => \^q00\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(25),
      O => \^q00\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(26),
      O => \^q00\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(27),
      O => \^q00\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(28),
      O => \^q00\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(29),
      O => \^q00\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(2),
      O => \^q00\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(30),
      O => \^q00\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(31),
      O => \^q00\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(3),
      O => \^q00\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(4),
      O => \^q00\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(5),
      O => \^q00\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(6),
      O => \^q00\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(7),
      O => \^q00\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(8),
      O => \^q00\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => accumd_address0(0),
      A1 => accumd_address0(1),
      A2 => accumd_address0(2),
      A3 => accumd_address0(3),
      A4 => '0',
      D => d0(9),
      O => \^q00\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\xout2[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(18),
      I1 => xa2_2_fu_334_reg(16),
      O => \xout2[11]_i_10_n_40\
    );
\xout2[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(20),
      I1 => \^q0\(22),
      O => \xout2[11]_i_11_n_40\
    );
\xout2[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(19),
      I1 => \^q0\(21),
      O => \xout2[11]_i_12_n_40\
    );
\xout2[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(18),
      I1 => \^q0\(20),
      O => \xout2[11]_i_13_n_40\
    );
\xout2[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(17),
      I1 => \^q0\(19),
      O => \xout2[11]_i_14_n_40\
    );
\xout2[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(16),
      I1 => \^q0\(18),
      O => \xout2[11]_i_15_n_40\
    );
\xout2[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(15),
      I1 => \^q0\(17),
      O => \xout2[11]_i_16_n_40\
    );
\xout2[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(14),
      I1 => \^q0\(16),
      O => \xout2[11]_i_17_n_40\
    );
\xout2[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(13),
      I1 => \^q0\(15),
      O => \xout2[11]_i_18_n_40\
    );
\xout2[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(25),
      I1 => xa2_2_fu_334_reg(23),
      O => \xout2[11]_i_3_n_40\
    );
\xout2[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(24),
      I1 => xa2_2_fu_334_reg(22),
      O => \xout2[11]_i_4_n_40\
    );
\xout2[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(23),
      I1 => xa2_2_fu_334_reg(21),
      O => \xout2[11]_i_5_n_40\
    );
\xout2[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(22),
      I1 => xa2_2_fu_334_reg(20),
      O => \xout2[11]_i_6_n_40\
    );
\xout2[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(21),
      I1 => xa2_2_fu_334_reg(19),
      O => \xout2[11]_i_7_n_40\
    );
\xout2[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(20),
      I1 => xa2_2_fu_334_reg(18),
      O => \xout2[11]_i_8_n_40\
    );
\xout2[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(19),
      I1 => xa2_2_fu_334_reg(17),
      O => \xout2[11]_i_9_n_40\
    );
\xout2[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(26),
      I1 => xa2_2_fu_334_reg(24),
      O => \xout2[19]_i_10_n_40\
    );
\xout2[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(28),
      I1 => \^q0\(30),
      O => \xout2[19]_i_11_n_40\
    );
\xout2[19]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(27),
      I1 => \^q0\(29),
      O => \xout2[19]_i_12_n_40\
    );
\xout2[19]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(26),
      I1 => \^q0\(28),
      O => \xout2[19]_i_13_n_40\
    );
\xout2[19]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(25),
      I1 => \^q0\(27),
      O => \xout2[19]_i_14_n_40\
    );
\xout2[19]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(24),
      I1 => \^q0\(26),
      O => \xout2[19]_i_15_n_40\
    );
\xout2[19]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(23),
      I1 => \^q0\(25),
      O => \xout2[19]_i_16_n_40\
    );
\xout2[19]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(22),
      I1 => \^q0\(24),
      O => \xout2[19]_i_17_n_40\
    );
\xout2[19]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(21),
      I1 => \^q0\(23),
      O => \xout2[19]_i_18_n_40\
    );
\xout2[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(33),
      I1 => xa2_2_fu_334_reg(31),
      O => \xout2[19]_i_3_n_40\
    );
\xout2[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(32),
      I1 => xa2_2_fu_334_reg(30),
      O => \xout2[19]_i_4_n_40\
    );
\xout2[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(31),
      I1 => xa2_2_fu_334_reg(29),
      O => \xout2[19]_i_5_n_40\
    );
\xout2[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(30),
      I1 => xa2_2_fu_334_reg(28),
      O => \xout2[19]_i_6_n_40\
    );
\xout2[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(29),
      I1 => xa2_2_fu_334_reg(27),
      O => \xout2[19]_i_7_n_40\
    );
\xout2[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(28),
      I1 => xa2_2_fu_334_reg(26),
      O => \xout2[19]_i_8_n_40\
    );
\xout2[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(27),
      I1 => xa2_2_fu_334_reg(25),
      O => \xout2[19]_i_9_n_40\
    );
\xout2[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(0),
      I1 => xa2_2_fu_334_reg(32),
      O => S(0)
    );
\xout2[27]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(30),
      I1 => \^q0\(31),
      O => \xout2[27]_i_11_n_40\
    );
\xout2[27]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(30),
      O => \xout2[27]_i_12_n_40\
    );
\xout2[27]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(31),
      I1 => \^q0\(29),
      O => \xout2[27]_i_13_n_40\
    );
\xout2[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(1),
      I1 => xa2_2_fu_334_reg(33),
      O => S(1)
    );
\xout2[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(11),
      I1 => xa2_2_fu_334_reg(9),
      O => \xout2[3]_i_10_n_40\
    );
\xout2[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(10),
      I1 => xa2_2_fu_334_reg(8),
      O => \xout2[3]_i_11_n_40\
    );
\xout2[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(9),
      I1 => xa2_2_fu_334_reg(7),
      O => \xout2[3]_i_13_n_40\
    );
\xout2[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(8),
      I1 => xa2_2_fu_334_reg(6),
      O => \xout2[3]_i_14_n_40\
    );
\xout2[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(7),
      I1 => xa2_2_fu_334_reg(5),
      O => \xout2[3]_i_15_n_40\
    );
\xout2[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(6),
      I1 => xa2_2_fu_334_reg(4),
      O => \xout2[3]_i_16_n_40\
    );
\xout2[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(5),
      I1 => xa2_2_fu_334_reg(3),
      O => \xout2[3]_i_17_n_40\
    );
\xout2[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(4),
      I1 => xa2_2_fu_334_reg(2),
      O => \xout2[3]_i_18_n_40\
    );
\xout2[3]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(3),
      I1 => xa2_2_fu_334_reg(1),
      O => \xout2[3]_i_19_n_40\
    );
\xout2[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(2),
      I1 => xa2_2_fu_334_reg(0),
      O => \xout2[3]_i_20_n_40\
    );
\xout2[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(12),
      I1 => \^q0\(14),
      O => \xout2[3]_i_21_n_40\
    );
\xout2[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(11),
      I1 => \^q0\(13),
      O => \xout2[3]_i_22_n_40\
    );
\xout2[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(10),
      I1 => \^q0\(12),
      O => \xout2[3]_i_23_n_40\
    );
\xout2[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(9),
      I1 => \^q0\(11),
      O => \xout2[3]_i_24_n_40\
    );
\xout2[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(8),
      I1 => \^q0\(10),
      O => \xout2[3]_i_25_n_40\
    );
\xout2[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(7),
      I1 => \^q0\(9),
      O => \xout2[3]_i_26_n_40\
    );
\xout2[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(6),
      I1 => \^q0\(8),
      O => \xout2[3]_i_27_n_40\
    );
\xout2[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(5),
      I1 => \^q0\(7),
      O => \xout2[3]_i_28_n_40\
    );
\xout2[3]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(0),
      O => \xout2[3]_i_29_n_40\
    );
\xout2[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(4),
      I1 => \^q0\(6),
      O => \xout2[3]_i_30_n_40\
    );
\xout2[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(3),
      I1 => \^q0\(5),
      O => \xout2[3]_i_31_n_40\
    );
\xout2[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(2),
      I1 => \^q0\(4),
      O => \xout2[3]_i_32_n_40\
    );
\xout2[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(1),
      I1 => \^q0\(3),
      O => \xout2[3]_i_33_n_40\
    );
\xout2[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q0\(0),
      I1 => \^q0\(2),
      O => \xout2[3]_i_34_n_40\
    );
\xout2[3]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q0\(1),
      O => \xout2[3]_i_35_n_40\
    );
\xout2[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(17),
      I1 => xa2_2_fu_334_reg(15),
      O => \xout2[3]_i_4_n_40\
    );
\xout2[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(16),
      I1 => xa2_2_fu_334_reg(14),
      O => \xout2[3]_i_5_n_40\
    );
\xout2[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(15),
      I1 => xa2_2_fu_334_reg(13),
      O => \xout2[3]_i_6_n_40\
    );
\xout2[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(14),
      I1 => xa2_2_fu_334_reg(12),
      O => \xout2[3]_i_7_n_40\
    );
\xout2[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(13),
      I1 => xa2_2_fu_334_reg(11),
      O => \xout2[3]_i_8_n_40\
    );
\xout2[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(12),
      I1 => xa2_2_fu_334_reg(10),
      O => \xout2[3]_i_9_n_40\
    );
\xout2_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[11]_i_1_n_40\,
      CO(6) => \xout2_reg[11]_i_1_n_41\,
      CO(5) => \xout2_reg[11]_i_1_n_42\,
      CO(4) => \xout2_reg[11]_i_1_n_43\,
      CO(3) => \xout2_reg[11]_i_1_n_44\,
      CO(2) => \xout2_reg[11]_i_1_n_45\,
      CO(1) => \xout2_reg[11]_i_1_n_46\,
      CO(0) => \xout2_reg[11]_i_1_n_47\,
      DI(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(25 downto 18),
      O(7 downto 0) => D(11 downto 4),
      S(7) => \xout2[11]_i_3_n_40\,
      S(6) => \xout2[11]_i_4_n_40\,
      S(5) => \xout2[11]_i_5_n_40\,
      S(4) => \xout2[11]_i_6_n_40\,
      S(3) => \xout2[11]_i_7_n_40\,
      S(2) => \xout2[11]_i_8_n_40\,
      S(1) => \xout2[11]_i_9_n_40\,
      S(0) => \xout2[11]_i_10_n_40\
    );
\xout2_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[11]_i_2_n_40\,
      CO(6) => \xout2_reg[11]_i_2_n_41\,
      CO(5) => \xout2_reg[11]_i_2_n_42\,
      CO(4) => \xout2_reg[11]_i_2_n_43\,
      CO(3) => \xout2_reg[11]_i_2_n_44\,
      CO(2) => \xout2_reg[11]_i_2_n_45\,
      CO(1) => \xout2_reg[11]_i_2_n_46\,
      CO(0) => \xout2_reg[11]_i_2_n_47\,
      DI(7 downto 0) => \^q0\(20 downto 13),
      O(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(24 downto 17),
      S(7) => \xout2[11]_i_11_n_40\,
      S(6) => \xout2[11]_i_12_n_40\,
      S(5) => \xout2[11]_i_13_n_40\,
      S(4) => \xout2[11]_i_14_n_40\,
      S(3) => \xout2[11]_i_15_n_40\,
      S(2) => \xout2[11]_i_16_n_40\,
      S(1) => \xout2[11]_i_17_n_40\,
      S(0) => \xout2[11]_i_18_n_40\
    );
\xout2_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[11]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \xout2_reg[19]_i_1_n_41\,
      CO(5) => \xout2_reg[19]_i_1_n_42\,
      CO(4) => \xout2_reg[19]_i_1_n_43\,
      CO(3) => \xout2_reg[19]_i_1_n_44\,
      CO(2) => \xout2_reg[19]_i_1_n_45\,
      CO(1) => \xout2_reg[19]_i_1_n_46\,
      CO(0) => \xout2_reg[19]_i_1_n_47\,
      DI(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(33 downto 26),
      O(7 downto 0) => D(19 downto 12),
      S(7) => \xout2[19]_i_3_n_40\,
      S(6) => \xout2[19]_i_4_n_40\,
      S(5) => \xout2[19]_i_5_n_40\,
      S(4) => \xout2[19]_i_6_n_40\,
      S(3) => \xout2[19]_i_7_n_40\,
      S(2) => \xout2[19]_i_8_n_40\,
      S(1) => \xout2[19]_i_9_n_40\,
      S(0) => \xout2[19]_i_10_n_40\
    );
\xout2_reg[19]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[11]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[19]_i_2_n_40\,
      CO(6) => \xout2_reg[19]_i_2_n_41\,
      CO(5) => \xout2_reg[19]_i_2_n_42\,
      CO(4) => \xout2_reg[19]_i_2_n_43\,
      CO(3) => \xout2_reg[19]_i_2_n_44\,
      CO(2) => \xout2_reg[19]_i_2_n_45\,
      CO(1) => \xout2_reg[19]_i_2_n_46\,
      CO(0) => \xout2_reg[19]_i_2_n_47\,
      DI(7 downto 0) => \^q0\(28 downto 21),
      O(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(32 downto 25),
      S(7) => \xout2[19]_i_11_n_40\,
      S(6) => \xout2[19]_i_12_n_40\,
      S(5) => \xout2[19]_i_13_n_40\,
      S(4) => \xout2[19]_i_14_n_40\,
      S(3) => \xout2[19]_i_15_n_40\,
      S(2) => \xout2[19]_i_16_n_40\,
      S(1) => \xout2[19]_i_17_n_40\,
      S(0) => \xout2[19]_i_18_n_40\
    );
\xout2_reg[27]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[19]_i_2_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \^di\(2),
      CO(2) => \NLW_xout2_reg[27]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \xout2_reg[27]_i_2_n_46\,
      CO(0) => \xout2_reg[27]_i_2_n_47\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^q0\(30),
      DI(1) => \^q0\(31),
      DI(0) => \^q0\(29),
      O(7 downto 3) => \NLW_xout2_reg[27]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^di\(1 downto 0),
      O(0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(33),
      S(7 downto 3) => B"00001",
      S(2) => \xout2[27]_i_11_n_40\,
      S(1) => \xout2[27]_i_12_n_40\,
      S(0) => \xout2[27]_i_13_n_40\
    );
\xout2_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_1_n_40\,
      CO(6) => \xout2_reg[3]_i_1_n_41\,
      CO(5) => \xout2_reg[3]_i_1_n_42\,
      CO(4) => \xout2_reg[3]_i_1_n_43\,
      CO(3) => \xout2_reg[3]_i_1_n_44\,
      CO(2) => \xout2_reg[3]_i_1_n_45\,
      CO(1) => \xout2_reg[3]_i_1_n_46\,
      CO(0) => \xout2_reg[3]_i_1_n_47\,
      DI(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(17 downto 10),
      O(7 downto 4) => D(3 downto 0),
      O(3 downto 0) => \NLW_xout2_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \xout2[3]_i_4_n_40\,
      S(6) => \xout2[3]_i_5_n_40\,
      S(5) => \xout2[3]_i_6_n_40\,
      S(4) => \xout2[3]_i_7_n_40\,
      S(3) => \xout2[3]_i_8_n_40\,
      S(2) => \xout2[3]_i_9_n_40\,
      S(1) => \xout2[3]_i_10_n_40\,
      S(0) => \xout2[3]_i_11_n_40\
    );
\xout2_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_12_n_40\,
      CO(6) => \xout2_reg[3]_i_12_n_41\,
      CO(5) => \xout2_reg[3]_i_12_n_42\,
      CO(4) => \xout2_reg[3]_i_12_n_43\,
      CO(3) => \xout2_reg[3]_i_12_n_44\,
      CO(2) => \xout2_reg[3]_i_12_n_45\,
      CO(1) => \xout2_reg[3]_i_12_n_46\,
      CO(0) => \xout2_reg[3]_i_12_n_47\,
      DI(7 downto 3) => \^q0\(4 downto 0),
      DI(2) => '0',
      DI(1) => \xout2[3]_i_29_n_40\,
      DI(0) => '0',
      O(7 downto 1) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(8 downto 2),
      O(0) => \NLW_xout2_reg[3]_i_12_O_UNCONNECTED\(0),
      S(7) => \xout2[3]_i_30_n_40\,
      S(6) => \xout2[3]_i_31_n_40\,
      S(5) => \xout2[3]_i_32_n_40\,
      S(4) => \xout2[3]_i_33_n_40\,
      S(3) => \xout2[3]_i_34_n_40\,
      S(2) => \xout2[3]_i_35_n_40\,
      S(1) => \^q0\(0),
      S(0) => '0'
    );
\xout2_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_2_n_40\,
      CO(6) => \xout2_reg[3]_i_2_n_41\,
      CO(5) => \xout2_reg[3]_i_2_n_42\,
      CO(4) => \xout2_reg[3]_i_2_n_43\,
      CO(3) => \xout2_reg[3]_i_2_n_44\,
      CO(2) => \xout2_reg[3]_i_2_n_45\,
      CO(1) => \xout2_reg[3]_i_2_n_46\,
      CO(0) => \xout2_reg[3]_i_2_n_47\,
      DI(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(9 downto 2),
      O(7 downto 0) => \NLW_xout2_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xout2[3]_i_13_n_40\,
      S(6) => \xout2[3]_i_14_n_40\,
      S(5) => \xout2[3]_i_15_n_40\,
      S(4) => \xout2[3]_i_16_n_40\,
      S(3) => \xout2[3]_i_17_n_40\,
      S(2) => \xout2[3]_i_18_n_40\,
      S(1) => \xout2[3]_i_19_n_40\,
      S(0) => \xout2[3]_i_20_n_40\
    );
\xout2_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[3]_i_12_n_40\,
      CI_TOP => '0',
      CO(7) => \xout2_reg[3]_i_3_n_40\,
      CO(6) => \xout2_reg[3]_i_3_n_41\,
      CO(5) => \xout2_reg[3]_i_3_n_42\,
      CO(4) => \xout2_reg[3]_i_3_n_43\,
      CO(3) => \xout2_reg[3]_i_3_n_44\,
      CO(2) => \xout2_reg[3]_i_3_n_45\,
      CO(1) => \xout2_reg[3]_i_3_n_46\,
      CO(0) => \xout2_reg[3]_i_3_n_47\,
      DI(7 downto 0) => \^q0\(12 downto 5),
      O(7 downto 0) => \grp_decode_fu_519/sub_ln396_fu_2636_p2\(16 downto 9),
      S(7) => \xout2[3]_i_21_n_40\,
      S(6) => \xout2[3]_i_22_n_40\,
      S(5) => \xout2[3]_i_23_n_40\,
      S(4) => \xout2[3]_i_24_n_40\,
      S(3) => \xout2[3]_i_25_n_40\,
      S(2) => \xout2[3]_i_26_n_40\,
      S(1) => \xout2[3]_i_27_n_40\,
      S(0) => \xout2[3]_i_28_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \i_22_fu_208_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_22_fu_208_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_6_6_i_2__2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_del_bph_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_decode_fu_519/wd3_9_fu_2270_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_decode_fu_519_dec_del_bph_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_10__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_12__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__2_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__2_n_40\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__2\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__2\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__2\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__2\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__2\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__2\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__2\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "dec_del_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\i_22_fu_208[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \i_22_fu_208_reg[0]\(0),
      O => \i_22_fu_208_reg[1]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(0),
      Q => dec_del_bph_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(10),
      Q => dec_del_bph_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(11),
      Q => dec_del_bph_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(12),
      Q => dec_del_bph_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(13),
      Q => dec_del_bph_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(14),
      Q => dec_del_bph_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(15),
      Q => dec_del_bph_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(16),
      Q => dec_del_bph_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(17),
      Q => dec_del_bph_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(18),
      Q => dec_del_bph_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(19),
      Q => dec_del_bph_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(1),
      Q => dec_del_bph_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(20),
      Q => dec_del_bph_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(21),
      Q => dec_del_bph_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(22),
      Q => dec_del_bph_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(23),
      Q => dec_del_bph_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(24),
      Q => dec_del_bph_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(25),
      Q => dec_del_bph_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(26),
      Q => dec_del_bph_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(27),
      Q => dec_del_bph_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(28),
      Q => dec_del_bph_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(29),
      Q => dec_del_bph_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(2),
      Q => dec_del_bph_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(30),
      Q => dec_del_bph_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(31),
      Q => dec_del_bph_q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(3),
      Q => dec_del_bph_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(4),
      Q => dec_del_bph_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(5),
      Q => dec_del_bph_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(6),
      Q => dec_del_bph_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(7),
      Q => dec_del_bph_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(8),
      Q => dec_del_bph_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(9),
      Q => dec_del_bph_q0(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__2_n_40\,
      O => \^d\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_10__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(0),
      O => \ram_reg_0_7_0_0_i_10__2_n_40\
    );
\ram_reg_0_7_0_0_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(0),
      I1 => dec_del_bph_q0(8),
      O => \ram_reg_0_7_0_0_i_11__2_n_40\
    );
\ram_reg_0_7_0_0_i_12__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(7),
      O => \ram_reg_0_7_0_0_i_12__0_n_40\
    );
\ram_reg_0_7_0_0_i_13__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(6),
      O => \ram_reg_0_7_0_0_i_13__2_n_40\
    );
\ram_reg_0_7_0_0_i_14__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(5),
      O => \ram_reg_0_7_0_0_i_14__2_n_40\
    );
\ram_reg_0_7_0_0_i_15__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(4),
      O => \ram_reg_0_7_0_0_i_15__2_n_40\
    );
\ram_reg_0_7_0_0_i_16__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(3),
      O => \ram_reg_0_7_0_0_i_16__2_n_40\
    );
\ram_reg_0_7_0_0_i_17__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(2),
      O => \ram_reg_0_7_0_0_i_17__2_n_40\
    );
\ram_reg_0_7_0_0_i_18__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bph_q0(1),
      O => \ram_reg_0_7_0_0_i_18__2_n_40\
    );
\ram_reg_0_7_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(0),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_0_0_i_1__2_n_40\
    );
\ram_reg_0_7_0_0_i_6__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_10__2_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__2_n_40\,
      CO(6) => \ram_reg_0_7_0_0_i_6__2_n_41\,
      CO(5) => \ram_reg_0_7_0_0_i_6__2_n_42\,
      CO(4) => \ram_reg_0_7_0_0_i_6__2_n_43\,
      CO(3) => \ram_reg_0_7_0_0_i_6__2_n_44\,
      CO(2) => \ram_reg_0_7_0_0_i_6__2_n_45\,
      CO(1) => \ram_reg_0_7_0_0_i_6__2_n_46\,
      CO(0) => \ram_reg_0_7_0_0_i_6__2_n_47\,
      DI(7) => dec_del_bph_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_decode_fu_519_dec_del_bph_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__2_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_11__2_n_40\,
      S(6) => \ram_reg_0_7_0_0_i_12__0_n_40\,
      S(5) => \ram_reg_0_7_0_0_i_13__2_n_40\,
      S(4) => \ram_reg_0_7_0_0_i_14__2_n_40\,
      S(3) => \ram_reg_0_7_0_0_i_15__2_n_40\,
      S(2) => \ram_reg_0_7_0_0_i_16__2_n_40\,
      S(1) => \ram_reg_0_7_0_0_i_17__2_n_40\,
      S(0) => \ram_reg_0_7_0_0_i_18__2_n_40\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__2_n_40\,
      O => \^d\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(10),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_10_10_i_1__2_n_40\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__2_n_40\,
      O => \^d\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(11),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_11_11_i_1__2_n_40\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__2_n_40\,
      O => \^d\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(12),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_12_12_i_1__2_n_40\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__2_n_40\,
      O => \^d\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(13),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_13_13_i_1__2_n_40\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__2_n_40\,
      O => \^d\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(31),
      I1 => dec_del_bph_q0(24),
      O => \ram_reg_0_7_14_14_i_12__2_n_40\
    );
\ram_reg_0_7_14_14_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(31),
      I1 => dec_del_bph_q0(23),
      O => \ram_reg_0_7_14_14_i_13__2_n_40\
    );
\ram_reg_0_7_14_14_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(22),
      I1 => dec_del_bph_q0(30),
      O => \ram_reg_0_7_14_14_i_14__2_n_40\
    );
\ram_reg_0_7_14_14_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(21),
      I1 => dec_del_bph_q0(29),
      O => \ram_reg_0_7_14_14_i_15__2_n_40\
    );
\ram_reg_0_7_14_14_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(20),
      I1 => dec_del_bph_q0(28),
      O => \ram_reg_0_7_14_14_i_16__2_n_40\
    );
\ram_reg_0_7_14_14_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(19),
      I1 => dec_del_bph_q0(27),
      O => \ram_reg_0_7_14_14_i_17__2_n_40\
    );
\ram_reg_0_7_14_14_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(18),
      I1 => dec_del_bph_q0(26),
      O => \ram_reg_0_7_14_14_i_18__2_n_40\
    );
\ram_reg_0_7_14_14_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(17),
      I1 => dec_del_bph_q0(25),
      O => \ram_reg_0_7_14_14_i_19__2_n_40\
    );
\ram_reg_0_7_14_14_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(14),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_14_14_i_1__2_n_40\
    );
\ram_reg_0_7_14_14_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__2_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__2_n_40\,
      CO(6) => \ram_reg_0_7_14_14_i_2__2_n_41\,
      CO(5) => \ram_reg_0_7_14_14_i_2__2_n_42\,
      CO(4) => \ram_reg_0_7_14_14_i_2__2_n_43\,
      CO(3) => \ram_reg_0_7_14_14_i_2__2_n_44\,
      CO(2) => \ram_reg_0_7_14_14_i_2__2_n_45\,
      CO(1) => \ram_reg_0_7_14_14_i_2__2_n_46\,
      CO(0) => \ram_reg_0_7_14_14_i_2__2_n_47\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_decode_fu_519_dec_del_bph_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__2_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__2_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__2_n_40\,
      CO(6) => \ram_reg_0_7_14_14_i_3__2_n_41\,
      CO(5) => \ram_reg_0_7_14_14_i_3__2_n_42\,
      CO(4) => \ram_reg_0_7_14_14_i_3__2_n_43\,
      CO(3) => \ram_reg_0_7_14_14_i_3__2_n_44\,
      CO(2) => \ram_reg_0_7_14_14_i_3__2_n_45\,
      CO(1) => \ram_reg_0_7_14_14_i_3__2_n_46\,
      CO(0) => \ram_reg_0_7_14_14_i_3__2_n_47\,
      DI(7) => dec_del_bph_q0(31),
      DI(6 downto 0) => dec_del_bph_q0(23 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_12__2_n_40\,
      S(6) => \ram_reg_0_7_14_14_i_13__2_n_40\,
      S(5) => \ram_reg_0_7_14_14_i_14__2_n_40\,
      S(4) => \ram_reg_0_7_14_14_i_15__2_n_40\,
      S(3) => \ram_reg_0_7_14_14_i_16__2_n_40\,
      S(2) => \ram_reg_0_7_14_14_i_17__2_n_40\,
      S(1) => \ram_reg_0_7_14_14_i_18__2_n_40\,
      S(0) => \ram_reg_0_7_14_14_i_19__2_n_40\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__2_n_40\,
      O => \^d\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(15),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_15_15_i_1__2_n_40\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__2_n_40\,
      O => \^d\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(16),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_16_16_i_1__2_n_40\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__2_n_40\,
      O => \^d\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(17),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_17_17_i_1__2_n_40\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__2_n_40\,
      O => \^d\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(18),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_18_18_i_1__2_n_40\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__2_n_40\,
      O => \^d\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(19),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_19_19_i_1__2_n_40\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__2_n_40\,
      O => \^d\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(1),
      I1 => dec_del_bph_q0(9),
      O => \ram_reg_0_7_1_1_i_10__2_n_40\
    );
\ram_reg_0_7_1_1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(1),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_1_1_i_1__2_n_40\
    );
\ram_reg_0_7_1_1_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__2_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__2_n_40\,
      CO(6) => \ram_reg_0_7_1_1_i_2__2_n_41\,
      CO(5) => \ram_reg_0_7_1_1_i_2__2_n_42\,
      CO(4) => \ram_reg_0_7_1_1_i_2__2_n_43\,
      CO(3) => \ram_reg_0_7_1_1_i_2__2_n_44\,
      CO(2) => \ram_reg_0_7_1_1_i_2__2_n_45\,
      CO(1) => \ram_reg_0_7_1_1_i_2__2_n_46\,
      CO(0) => \ram_reg_0_7_1_1_i_2__2_n_47\,
      DI(7 downto 0) => dec_del_bph_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_decode_fu_519/wd3_9_fu_2270_p4\(7 downto 6),
      O(4 downto 0) => grp_decode_fu_519_dec_del_bph_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__2_n_40\,
      S(6) => \ram_reg_0_7_1_1_i_4__2_n_40\,
      S(5) => \ram_reg_0_7_1_1_i_5__2_n_40\,
      S(4) => \ram_reg_0_7_1_1_i_6__2_n_40\,
      S(3) => \ram_reg_0_7_1_1_i_7__2_n_40\,
      S(2) => \ram_reg_0_7_1_1_i_8__2_n_40\,
      S(1) => \ram_reg_0_7_1_1_i_9__2_n_40\,
      S(0) => \ram_reg_0_7_1_1_i_10__2_n_40\
    );
\ram_reg_0_7_1_1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(8),
      I1 => dec_del_bph_q0(16),
      O => \ram_reg_0_7_1_1_i_3__2_n_40\
    );
\ram_reg_0_7_1_1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(7),
      I1 => dec_del_bph_q0(15),
      O => \ram_reg_0_7_1_1_i_4__2_n_40\
    );
\ram_reg_0_7_1_1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(6),
      I1 => dec_del_bph_q0(14),
      O => \ram_reg_0_7_1_1_i_5__2_n_40\
    );
\ram_reg_0_7_1_1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(5),
      I1 => dec_del_bph_q0(13),
      O => \ram_reg_0_7_1_1_i_6__2_n_40\
    );
\ram_reg_0_7_1_1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(4),
      I1 => dec_del_bph_q0(12),
      O => \ram_reg_0_7_1_1_i_7__2_n_40\
    );
\ram_reg_0_7_1_1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(3),
      I1 => dec_del_bph_q0(11),
      O => \ram_reg_0_7_1_1_i_8__2_n_40\
    );
\ram_reg_0_7_1_1_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(2),
      I1 => dec_del_bph_q0(10),
      O => \ram_reg_0_7_1_1_i_9__2_n_40\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__2_n_40\,
      O => \^d\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(20),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_20_20_i_1__2_n_40\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__2_n_40\,
      O => \^d\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(21),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_21_21_i_1__2_n_40\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__2_n_40\,
      O => \^d\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(30),
      I1 => dec_del_bph_q0(31),
      O => \ram_reg_0_7_22_22_i_12__2_n_40\
    );
\ram_reg_0_7_22_22_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(29),
      I1 => dec_del_bph_q0(30),
      O => \ram_reg_0_7_22_22_i_13__2_n_40\
    );
\ram_reg_0_7_22_22_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(28),
      I1 => dec_del_bph_q0(29),
      O => \ram_reg_0_7_22_22_i_14__2_n_40\
    );
\ram_reg_0_7_22_22_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(27),
      I1 => dec_del_bph_q0(28),
      O => \ram_reg_0_7_22_22_i_15__2_n_40\
    );
\ram_reg_0_7_22_22_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(26),
      I1 => dec_del_bph_q0(27),
      O => \ram_reg_0_7_22_22_i_16__2_n_40\
    );
\ram_reg_0_7_22_22_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(25),
      I1 => dec_del_bph_q0(26),
      O => \ram_reg_0_7_22_22_i_17__2_n_40\
    );
\ram_reg_0_7_22_22_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(24),
      I1 => dec_del_bph_q0(25),
      O => \ram_reg_0_7_22_22_i_18__2_n_40\
    );
\ram_reg_0_7_22_22_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(22),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_22_22_i_1__2_n_40\
    );
\ram_reg_0_7_22_22_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__2_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__2_n_40\,
      CO(6) => \ram_reg_0_7_22_22_i_2__2_n_41\,
      CO(5) => \ram_reg_0_7_22_22_i_2__2_n_42\,
      CO(4) => \ram_reg_0_7_22_22_i_2__2_n_43\,
      CO(3) => \ram_reg_0_7_22_22_i_2__2_n_44\,
      CO(2) => \ram_reg_0_7_22_22_i_2__2_n_45\,
      CO(1) => \ram_reg_0_7_22_22_i_2__2_n_46\,
      CO(0) => \ram_reg_0_7_22_22_i_2__2_n_47\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_decode_fu_519_dec_del_bph_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__2_0\(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__2_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__2_n_42\,
      CO(4) => \ram_reg_0_7_22_22_i_3__2_n_43\,
      CO(3) => \ram_reg_0_7_22_22_i_3__2_n_44\,
      CO(2) => \ram_reg_0_7_22_22_i_3__2_n_45\,
      CO(1) => \ram_reg_0_7_22_22_i_3__2_n_46\,
      CO(0) => \ram_reg_0_7_22_22_i_3__2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => dec_del_bph_q0(29 downto 24),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__2_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__2_n_40\,
      S(5) => \ram_reg_0_7_22_22_i_13__2_n_40\,
      S(4) => \ram_reg_0_7_22_22_i_14__2_n_40\,
      S(3) => \ram_reg_0_7_22_22_i_15__2_n_40\,
      S(2) => \ram_reg_0_7_22_22_i_16__2_n_40\,
      S(1) => \ram_reg_0_7_22_22_i_17__2_n_40\,
      S(0) => \ram_reg_0_7_22_22_i_18__2_n_40\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__2_n_40\,
      O => \^d\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(23),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_23_23_i_1__2_n_40\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__2_n_40\,
      O => \^d\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(24),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_24_24_i_1__2_n_40\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__2_n_40\,
      O => \^d\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(25),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_25_25_i_1__2_n_40\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__2_n_40\,
      O => \^d\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(26),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_26_26_i_1__2_n_40\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__2_n_40\,
      O => \^d\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(27),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_27_27_i_1__2_n_40\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__2_n_40\,
      O => \^d\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(28),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_28_28_i_1__2_n_40\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__2_n_40\,
      O => \^d\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(29),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_29_29_i_1__2_n_40\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__2_n_40\,
      O => \^d\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(2),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_2_2_i_1__2_n_40\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__2_n_40\,
      O => \^d\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(30),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_30_30_i_1__2_n_40\
    );
\ram_reg_0_7_30_30_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__2_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__2_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_decode_fu_519_dec_del_bph_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__2_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__2_n_40\,
      O => \^d\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(31),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_31_31_i_1__2_n_40\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__2_n_40\,
      O => \^d\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(3),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_3_3_i_1__2_n_40\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__2_n_40\,
      O => \^d\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(4),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_4_4_i_1__2_n_40\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__2_n_40\,
      O => \^d\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(5),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_5_5_i_1__2_n_40\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__2_n_40\,
      O => \^d\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_6_6_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_decode_fu_519/wd3_9_fu_2270_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__2_0\(0),
      O => \ram_reg_0_7_6_6_i_10__2_n_40\
    );
\ram_reg_0_7_6_6_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(16),
      I1 => dec_del_bph_q0(24),
      O => \ram_reg_0_7_6_6_i_11__2_n_40\
    );
\ram_reg_0_7_6_6_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(15),
      I1 => dec_del_bph_q0(23),
      O => \ram_reg_0_7_6_6_i_12__2_n_40\
    );
\ram_reg_0_7_6_6_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(14),
      I1 => dec_del_bph_q0(22),
      O => \ram_reg_0_7_6_6_i_13__2_n_40\
    );
\ram_reg_0_7_6_6_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(13),
      I1 => dec_del_bph_q0(21),
      O => \ram_reg_0_7_6_6_i_14__2_n_40\
    );
\ram_reg_0_7_6_6_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(12),
      I1 => dec_del_bph_q0(20),
      O => \ram_reg_0_7_6_6_i_15__2_n_40\
    );
\ram_reg_0_7_6_6_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(11),
      I1 => dec_del_bph_q0(19),
      O => \ram_reg_0_7_6_6_i_16__2_n_40\
    );
\ram_reg_0_7_6_6_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(10),
      I1 => dec_del_bph_q0(18),
      O => \ram_reg_0_7_6_6_i_17__2_n_40\
    );
\ram_reg_0_7_6_6_i_18__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bph_q0(9),
      I1 => dec_del_bph_q0(17),
      O => \ram_reg_0_7_6_6_i_18__2_n_40\
    );
\ram_reg_0_7_6_6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(6),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_6_6_i_1__2_n_40\
    );
\ram_reg_0_7_6_6_i_2__2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__2_n_40\,
      CO(6) => \ram_reg_0_7_6_6_i_2__2_n_41\,
      CO(5) => \ram_reg_0_7_6_6_i_2__2_n_42\,
      CO(4) => \ram_reg_0_7_6_6_i_2__2_n_43\,
      CO(3) => \ram_reg_0_7_6_6_i_2__2_n_44\,
      CO(2) => \ram_reg_0_7_6_6_i_2__2_n_45\,
      CO(1) => \ram_reg_0_7_6_6_i_2__2_n_46\,
      CO(0) => \ram_reg_0_7_6_6_i_2__2_n_47\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_decode_fu_519/wd3_9_fu_2270_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_decode_fu_519_dec_del_bph_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__2_n_40\,
      S(0) => \grp_decode_fu_519/wd3_9_fu_2270_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__2_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__2_n_40\,
      CO(6) => \ram_reg_0_7_6_6_i_3__2_n_41\,
      CO(5) => \ram_reg_0_7_6_6_i_3__2_n_42\,
      CO(4) => \ram_reg_0_7_6_6_i_3__2_n_43\,
      CO(3) => \ram_reg_0_7_6_6_i_3__2_n_44\,
      CO(2) => \ram_reg_0_7_6_6_i_3__2_n_45\,
      CO(1) => \ram_reg_0_7_6_6_i_3__2_n_46\,
      CO(0) => \ram_reg_0_7_6_6_i_3__2_n_47\,
      DI(7 downto 0) => dec_del_bph_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__2_n_40\,
      S(6) => \ram_reg_0_7_6_6_i_12__2_n_40\,
      S(5) => \ram_reg_0_7_6_6_i_13__2_n_40\,
      S(4) => \ram_reg_0_7_6_6_i_14__2_n_40\,
      S(3) => \ram_reg_0_7_6_6_i_15__2_n_40\,
      S(2) => \ram_reg_0_7_6_6_i_16__2_n_40\,
      S(1) => \ram_reg_0_7_6_6_i_17__2_n_40\,
      S(0) => \ram_reg_0_7_6_6_i_18__2_n_40\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__2_n_40\,
      O => \^d\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(7),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_7_7_i_1__2_n_40\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__2_n_40\,
      O => \^d\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(8),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_8_8_i_1__2_n_40\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__2_n_40\,
      O => \^d\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bph_d0(9),
      I1 => \i_22_fu_208_reg[0]\(0),
      O => \ram_reg_0_7_9_9_i_1__2_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__1_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_6_6_i_2__1_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEB2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_del_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_decode_fu_519/wd3_6_fu_1472_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_decode_fu_519_dec_del_bpl_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_10__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_11__1_n_40\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_12_n_40 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_12__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__1_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__1_n_40\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__1\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "dec_del_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(0),
      Q => dec_del_bpl_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(10),
      Q => dec_del_bpl_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(11),
      Q => dec_del_bpl_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(12),
      Q => dec_del_bpl_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(13),
      Q => dec_del_bpl_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(14),
      Q => dec_del_bpl_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(15),
      Q => dec_del_bpl_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(16),
      Q => dec_del_bpl_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(17),
      Q => dec_del_bpl_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(18),
      Q => dec_del_bpl_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(19),
      Q => dec_del_bpl_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(1),
      Q => dec_del_bpl_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(20),
      Q => dec_del_bpl_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(21),
      Q => dec_del_bpl_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(22),
      Q => dec_del_bpl_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(23),
      Q => dec_del_bpl_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(24),
      Q => dec_del_bpl_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(25),
      Q => dec_del_bpl_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(26),
      Q => dec_del_bpl_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(27),
      Q => dec_del_bpl_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(28),
      Q => dec_del_bpl_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(29),
      Q => dec_del_bpl_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(2),
      Q => dec_del_bpl_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(30),
      Q => dec_del_bpl_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(31),
      Q => dec_del_bpl_q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(3),
      Q => dec_del_bpl_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(4),
      Q => dec_del_bpl_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(5),
      Q => dec_del_bpl_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(6),
      Q => dec_del_bpl_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(7),
      Q => dec_del_bpl_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(8),
      Q => dec_del_bpl_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(9),
      Q => dec_del_bpl_q0(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__1_n_40\,
      O => \^d\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(0),
      O => \ram_reg_0_7_0_0_i_10__1_n_40\
    );
\ram_reg_0_7_0_0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(0),
      I1 => dec_del_bpl_q0(8),
      O => \ram_reg_0_7_0_0_i_11__1_n_40\
    );
ram_reg_0_7_0_0_i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(7),
      O => ram_reg_0_7_0_0_i_12_n_40
    );
\ram_reg_0_7_0_0_i_13__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(6),
      O => \ram_reg_0_7_0_0_i_13__1_n_40\
    );
\ram_reg_0_7_0_0_i_14__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(5),
      O => \ram_reg_0_7_0_0_i_14__1_n_40\
    );
\ram_reg_0_7_0_0_i_15__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(4),
      O => \ram_reg_0_7_0_0_i_15__1_n_40\
    );
\ram_reg_0_7_0_0_i_16__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(3),
      O => \ram_reg_0_7_0_0_i_16__1_n_40\
    );
\ram_reg_0_7_0_0_i_17__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(2),
      O => \ram_reg_0_7_0_0_i_17__1_n_40\
    );
\ram_reg_0_7_0_0_i_18__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec_del_bpl_q0(1),
      O => \ram_reg_0_7_0_0_i_18__1_n_40\
    );
\ram_reg_0_7_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__1_n_40\
    );
\ram_reg_0_7_0_0_i_6__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_10__1_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__1_n_40\,
      CO(6) => \ram_reg_0_7_0_0_i_6__1_n_41\,
      CO(5) => \ram_reg_0_7_0_0_i_6__1_n_42\,
      CO(4) => \ram_reg_0_7_0_0_i_6__1_n_43\,
      CO(3) => \ram_reg_0_7_0_0_i_6__1_n_44\,
      CO(2) => \ram_reg_0_7_0_0_i_6__1_n_45\,
      CO(1) => \ram_reg_0_7_0_0_i_6__1_n_46\,
      CO(0) => \ram_reg_0_7_0_0_i_6__1_n_47\,
      DI(7) => dec_del_bpl_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_decode_fu_519_dec_del_bpl_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__1_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_11__1_n_40\,
      S(6) => ram_reg_0_7_0_0_i_12_n_40,
      S(5) => \ram_reg_0_7_0_0_i_13__1_n_40\,
      S(4) => \ram_reg_0_7_0_0_i_14__1_n_40\,
      S(3) => \ram_reg_0_7_0_0_i_15__1_n_40\,
      S(2) => \ram_reg_0_7_0_0_i_16__1_n_40\,
      S(1) => \ram_reg_0_7_0_0_i_17__1_n_40\,
      S(0) => \ram_reg_0_7_0_0_i_18__1_n_40\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__1_n_40\,
      O => \^d\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(10),
      I1 => Q(0),
      O => \ram_reg_0_7_10_10_i_1__1_n_40\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__1_n_40\,
      O => \^d\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(11),
      I1 => Q(0),
      O => \ram_reg_0_7_11_11_i_1__1_n_40\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__1_n_40\,
      O => \^d\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(12),
      I1 => Q(0),
      O => \ram_reg_0_7_12_12_i_1__1_n_40\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__1_n_40\,
      O => \^d\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(13),
      I1 => Q(0),
      O => \ram_reg_0_7_13_13_i_1__1_n_40\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__1_n_40\,
      O => \^d\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(31),
      I1 => dec_del_bpl_q0(24),
      O => \ram_reg_0_7_14_14_i_12__1_n_40\
    );
\ram_reg_0_7_14_14_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(31),
      I1 => dec_del_bpl_q0(23),
      O => \ram_reg_0_7_14_14_i_13__1_n_40\
    );
\ram_reg_0_7_14_14_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(22),
      I1 => dec_del_bpl_q0(30),
      O => \ram_reg_0_7_14_14_i_14__1_n_40\
    );
\ram_reg_0_7_14_14_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(21),
      I1 => dec_del_bpl_q0(29),
      O => \ram_reg_0_7_14_14_i_15__1_n_40\
    );
\ram_reg_0_7_14_14_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(20),
      I1 => dec_del_bpl_q0(28),
      O => \ram_reg_0_7_14_14_i_16__1_n_40\
    );
\ram_reg_0_7_14_14_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(19),
      I1 => dec_del_bpl_q0(27),
      O => \ram_reg_0_7_14_14_i_17__1_n_40\
    );
\ram_reg_0_7_14_14_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(18),
      I1 => dec_del_bpl_q0(26),
      O => \ram_reg_0_7_14_14_i_18__1_n_40\
    );
\ram_reg_0_7_14_14_i_19__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(17),
      I1 => dec_del_bpl_q0(25),
      O => \ram_reg_0_7_14_14_i_19__1_n_40\
    );
\ram_reg_0_7_14_14_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(14),
      I1 => Q(0),
      O => \ram_reg_0_7_14_14_i_1__1_n_40\
    );
\ram_reg_0_7_14_14_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__1_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__1_n_40\,
      CO(6) => \ram_reg_0_7_14_14_i_2__1_n_41\,
      CO(5) => \ram_reg_0_7_14_14_i_2__1_n_42\,
      CO(4) => \ram_reg_0_7_14_14_i_2__1_n_43\,
      CO(3) => \ram_reg_0_7_14_14_i_2__1_n_44\,
      CO(2) => \ram_reg_0_7_14_14_i_2__1_n_45\,
      CO(1) => \ram_reg_0_7_14_14_i_2__1_n_46\,
      CO(0) => \ram_reg_0_7_14_14_i_2__1_n_47\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_decode_fu_519_dec_del_bpl_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__1_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__1_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__1_n_40\,
      CO(6) => \ram_reg_0_7_14_14_i_3__1_n_41\,
      CO(5) => \ram_reg_0_7_14_14_i_3__1_n_42\,
      CO(4) => \ram_reg_0_7_14_14_i_3__1_n_43\,
      CO(3) => \ram_reg_0_7_14_14_i_3__1_n_44\,
      CO(2) => \ram_reg_0_7_14_14_i_3__1_n_45\,
      CO(1) => \ram_reg_0_7_14_14_i_3__1_n_46\,
      CO(0) => \ram_reg_0_7_14_14_i_3__1_n_47\,
      DI(7) => dec_del_bpl_q0(31),
      DI(6 downto 0) => dec_del_bpl_q0(23 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_12__1_n_40\,
      S(6) => \ram_reg_0_7_14_14_i_13__1_n_40\,
      S(5) => \ram_reg_0_7_14_14_i_14__1_n_40\,
      S(4) => \ram_reg_0_7_14_14_i_15__1_n_40\,
      S(3) => \ram_reg_0_7_14_14_i_16__1_n_40\,
      S(2) => \ram_reg_0_7_14_14_i_17__1_n_40\,
      S(1) => \ram_reg_0_7_14_14_i_18__1_n_40\,
      S(0) => \ram_reg_0_7_14_14_i_19__1_n_40\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__1_n_40\,
      O => \^d\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(15),
      I1 => Q(0),
      O => \ram_reg_0_7_15_15_i_1__1_n_40\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__1_n_40\,
      O => \^d\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(16),
      I1 => Q(0),
      O => \ram_reg_0_7_16_16_i_1__1_n_40\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__1_n_40\,
      O => \^d\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(17),
      I1 => Q(0),
      O => \ram_reg_0_7_17_17_i_1__1_n_40\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__1_n_40\,
      O => \^d\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(18),
      I1 => Q(0),
      O => \ram_reg_0_7_18_18_i_1__1_n_40\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__1_n_40\,
      O => \^d\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(19),
      I1 => Q(0),
      O => \ram_reg_0_7_19_19_i_1__1_n_40\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__1_n_40\,
      O => \^d\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(1),
      I1 => dec_del_bpl_q0(9),
      O => \ram_reg_0_7_1_1_i_10__1_n_40\
    );
\ram_reg_0_7_1_1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(1),
      I1 => Q(0),
      O => \ram_reg_0_7_1_1_i_1__1_n_40\
    );
\ram_reg_0_7_1_1_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__1_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__1_n_40\,
      CO(6) => \ram_reg_0_7_1_1_i_2__1_n_41\,
      CO(5) => \ram_reg_0_7_1_1_i_2__1_n_42\,
      CO(4) => \ram_reg_0_7_1_1_i_2__1_n_43\,
      CO(3) => \ram_reg_0_7_1_1_i_2__1_n_44\,
      CO(2) => \ram_reg_0_7_1_1_i_2__1_n_45\,
      CO(1) => \ram_reg_0_7_1_1_i_2__1_n_46\,
      CO(0) => \ram_reg_0_7_1_1_i_2__1_n_47\,
      DI(7 downto 0) => dec_del_bpl_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_decode_fu_519/wd3_6_fu_1472_p4\(7 downto 6),
      O(4 downto 0) => grp_decode_fu_519_dec_del_bpl_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__1_n_40\,
      S(6) => \ram_reg_0_7_1_1_i_4__1_n_40\,
      S(5) => \ram_reg_0_7_1_1_i_5__1_n_40\,
      S(4) => \ram_reg_0_7_1_1_i_6__1_n_40\,
      S(3) => \ram_reg_0_7_1_1_i_7__1_n_40\,
      S(2) => \ram_reg_0_7_1_1_i_8__1_n_40\,
      S(1) => \ram_reg_0_7_1_1_i_9__1_n_40\,
      S(0) => \ram_reg_0_7_1_1_i_10__1_n_40\
    );
\ram_reg_0_7_1_1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(8),
      I1 => dec_del_bpl_q0(16),
      O => \ram_reg_0_7_1_1_i_3__1_n_40\
    );
\ram_reg_0_7_1_1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(7),
      I1 => dec_del_bpl_q0(15),
      O => \ram_reg_0_7_1_1_i_4__1_n_40\
    );
\ram_reg_0_7_1_1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(6),
      I1 => dec_del_bpl_q0(14),
      O => \ram_reg_0_7_1_1_i_5__1_n_40\
    );
\ram_reg_0_7_1_1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(5),
      I1 => dec_del_bpl_q0(13),
      O => \ram_reg_0_7_1_1_i_6__1_n_40\
    );
\ram_reg_0_7_1_1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(4),
      I1 => dec_del_bpl_q0(12),
      O => \ram_reg_0_7_1_1_i_7__1_n_40\
    );
\ram_reg_0_7_1_1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(3),
      I1 => dec_del_bpl_q0(11),
      O => \ram_reg_0_7_1_1_i_8__1_n_40\
    );
\ram_reg_0_7_1_1_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(2),
      I1 => dec_del_bpl_q0(10),
      O => \ram_reg_0_7_1_1_i_9__1_n_40\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__1_n_40\,
      O => \^d\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(20),
      I1 => Q(0),
      O => \ram_reg_0_7_20_20_i_1__1_n_40\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__1_n_40\,
      O => \^d\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(21),
      I1 => Q(0),
      O => \ram_reg_0_7_21_21_i_1__1_n_40\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__1_n_40\,
      O => \^d\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(30),
      I1 => dec_del_bpl_q0(31),
      O => \ram_reg_0_7_22_22_i_12__1_n_40\
    );
\ram_reg_0_7_22_22_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(29),
      I1 => dec_del_bpl_q0(30),
      O => \ram_reg_0_7_22_22_i_13__1_n_40\
    );
\ram_reg_0_7_22_22_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(28),
      I1 => dec_del_bpl_q0(29),
      O => \ram_reg_0_7_22_22_i_14__1_n_40\
    );
\ram_reg_0_7_22_22_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(27),
      I1 => dec_del_bpl_q0(28),
      O => \ram_reg_0_7_22_22_i_15__1_n_40\
    );
\ram_reg_0_7_22_22_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(26),
      I1 => dec_del_bpl_q0(27),
      O => \ram_reg_0_7_22_22_i_16__1_n_40\
    );
\ram_reg_0_7_22_22_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(25),
      I1 => dec_del_bpl_q0(26),
      O => \ram_reg_0_7_22_22_i_17__1_n_40\
    );
\ram_reg_0_7_22_22_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(24),
      I1 => dec_del_bpl_q0(25),
      O => \ram_reg_0_7_22_22_i_18__1_n_40\
    );
\ram_reg_0_7_22_22_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(22),
      I1 => Q(0),
      O => \ram_reg_0_7_22_22_i_1__1_n_40\
    );
\ram_reg_0_7_22_22_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__1_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__1_n_40\,
      CO(6) => \ram_reg_0_7_22_22_i_2__1_n_41\,
      CO(5) => \ram_reg_0_7_22_22_i_2__1_n_42\,
      CO(4) => \ram_reg_0_7_22_22_i_2__1_n_43\,
      CO(3) => \ram_reg_0_7_22_22_i_2__1_n_44\,
      CO(2) => \ram_reg_0_7_22_22_i_2__1_n_45\,
      CO(1) => \ram_reg_0_7_22_22_i_2__1_n_46\,
      CO(0) => \ram_reg_0_7_22_22_i_2__1_n_47\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_decode_fu_519_dec_del_bpl_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__1_0\(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__1_n_42\,
      CO(4) => \ram_reg_0_7_22_22_i_3__1_n_43\,
      CO(3) => \ram_reg_0_7_22_22_i_3__1_n_44\,
      CO(2) => \ram_reg_0_7_22_22_i_3__1_n_45\,
      CO(1) => \ram_reg_0_7_22_22_i_3__1_n_46\,
      CO(0) => \ram_reg_0_7_22_22_i_3__1_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => dec_del_bpl_q0(29 downto 24),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__1_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__1_n_40\,
      S(5) => \ram_reg_0_7_22_22_i_13__1_n_40\,
      S(4) => \ram_reg_0_7_22_22_i_14__1_n_40\,
      S(3) => \ram_reg_0_7_22_22_i_15__1_n_40\,
      S(2) => \ram_reg_0_7_22_22_i_16__1_n_40\,
      S(1) => \ram_reg_0_7_22_22_i_17__1_n_40\,
      S(0) => \ram_reg_0_7_22_22_i_18__1_n_40\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__1_n_40\,
      O => \^d\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(23),
      I1 => Q(0),
      O => \ram_reg_0_7_23_23_i_1__1_n_40\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__1_n_40\,
      O => \^d\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(24),
      I1 => Q(0),
      O => \ram_reg_0_7_24_24_i_1__1_n_40\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__1_n_40\,
      O => \^d\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(25),
      I1 => Q(0),
      O => \ram_reg_0_7_25_25_i_1__1_n_40\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__1_n_40\,
      O => \^d\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(26),
      I1 => Q(0),
      O => \ram_reg_0_7_26_26_i_1__1_n_40\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__1_n_40\,
      O => \^d\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(27),
      I1 => Q(0),
      O => \ram_reg_0_7_27_27_i_1__1_n_40\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__1_n_40\,
      O => \^d\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(28),
      I1 => Q(0),
      O => \ram_reg_0_7_28_28_i_1__1_n_40\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__1_n_40\,
      O => \^d\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(29),
      I1 => Q(0),
      O => \ram_reg_0_7_29_29_i_1__1_n_40\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__1_n_40\,
      O => \^d\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(2),
      I1 => Q(0),
      O => \ram_reg_0_7_2_2_i_1__1_n_40\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__1_n_40\,
      O => \^d\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(30),
      I1 => Q(0),
      O => \ram_reg_0_7_30_30_i_1__1_n_40\
    );
\ram_reg_0_7_30_30_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__1_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__1_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_decode_fu_519_dec_del_bpl_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__1_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__1_n_40\,
      O => \^d\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(31),
      I1 => Q(0),
      O => \ram_reg_0_7_31_31_i_1__1_n_40\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__1_n_40\,
      O => \^d\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(3),
      I1 => Q(0),
      O => \ram_reg_0_7_3_3_i_1__1_n_40\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__1_n_40\,
      O => \^d\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(4),
      I1 => Q(0),
      O => \ram_reg_0_7_4_4_i_1__1_n_40\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__1_n_40\,
      O => \^d\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(5),
      I1 => Q(0),
      O => \ram_reg_0_7_5_5_i_1__1_n_40\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__1_n_40\,
      O => \^d\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_6_6_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_decode_fu_519/wd3_6_fu_1472_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__1_0\(0),
      O => \ram_reg_0_7_6_6_i_10__1_n_40\
    );
\ram_reg_0_7_6_6_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(16),
      I1 => dec_del_bpl_q0(24),
      O => \ram_reg_0_7_6_6_i_11__1_n_40\
    );
\ram_reg_0_7_6_6_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(15),
      I1 => dec_del_bpl_q0(23),
      O => \ram_reg_0_7_6_6_i_12__1_n_40\
    );
\ram_reg_0_7_6_6_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(14),
      I1 => dec_del_bpl_q0(22),
      O => \ram_reg_0_7_6_6_i_13__1_n_40\
    );
\ram_reg_0_7_6_6_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(13),
      I1 => dec_del_bpl_q0(21),
      O => \ram_reg_0_7_6_6_i_14__1_n_40\
    );
\ram_reg_0_7_6_6_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(12),
      I1 => dec_del_bpl_q0(20),
      O => \ram_reg_0_7_6_6_i_15__1_n_40\
    );
\ram_reg_0_7_6_6_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(11),
      I1 => dec_del_bpl_q0(19),
      O => \ram_reg_0_7_6_6_i_16__1_n_40\
    );
\ram_reg_0_7_6_6_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(10),
      I1 => dec_del_bpl_q0(18),
      O => \ram_reg_0_7_6_6_i_17__1_n_40\
    );
\ram_reg_0_7_6_6_i_18__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => dec_del_bpl_q0(9),
      I1 => dec_del_bpl_q0(17),
      O => \ram_reg_0_7_6_6_i_18__1_n_40\
    );
\ram_reg_0_7_6_6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(6),
      I1 => Q(0),
      O => \ram_reg_0_7_6_6_i_1__1_n_40\
    );
\ram_reg_0_7_6_6_i_2__1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__1_n_40\,
      CO(6) => \ram_reg_0_7_6_6_i_2__1_n_41\,
      CO(5) => \ram_reg_0_7_6_6_i_2__1_n_42\,
      CO(4) => \ram_reg_0_7_6_6_i_2__1_n_43\,
      CO(3) => \ram_reg_0_7_6_6_i_2__1_n_44\,
      CO(2) => \ram_reg_0_7_6_6_i_2__1_n_45\,
      CO(1) => \ram_reg_0_7_6_6_i_2__1_n_46\,
      CO(0) => \ram_reg_0_7_6_6_i_2__1_n_47\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_decode_fu_519/wd3_6_fu_1472_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_decode_fu_519_dec_del_bpl_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__1_n_40\,
      S(0) => \grp_decode_fu_519/wd3_6_fu_1472_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__1_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__1_n_40\,
      CO(6) => \ram_reg_0_7_6_6_i_3__1_n_41\,
      CO(5) => \ram_reg_0_7_6_6_i_3__1_n_42\,
      CO(4) => \ram_reg_0_7_6_6_i_3__1_n_43\,
      CO(3) => \ram_reg_0_7_6_6_i_3__1_n_44\,
      CO(2) => \ram_reg_0_7_6_6_i_3__1_n_45\,
      CO(1) => \ram_reg_0_7_6_6_i_3__1_n_46\,
      CO(0) => \ram_reg_0_7_6_6_i_3__1_n_47\,
      DI(7 downto 0) => dec_del_bpl_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__1_n_40\,
      S(6) => \ram_reg_0_7_6_6_i_12__1_n_40\,
      S(5) => \ram_reg_0_7_6_6_i_13__1_n_40\,
      S(4) => \ram_reg_0_7_6_6_i_14__1_n_40\,
      S(3) => \ram_reg_0_7_6_6_i_15__1_n_40\,
      S(2) => \ram_reg_0_7_6_6_i_16__1_n_40\,
      S(1) => \ram_reg_0_7_6_6_i_17__1_n_40\,
      S(0) => \ram_reg_0_7_6_6_i_18__1_n_40\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__1_n_40\,
      O => \^d\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(7),
      I1 => Q(0),
      O => \ram_reg_0_7_7_7_i_1__1_n_40\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__1_n_40\,
      O => \^d\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(8),
      I1 => Q(0),
      O => \ram_reg_0_7_8_8_i_1__1_n_40\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__1_n_40\,
      O => \^d\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_decode_fu_519_dec_del_bpl_d0(9),
      I1 => Q(0),
      O => \ram_reg_0_7_9_9_i_1__1_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ram_reg_0_7_14_14_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_22_22_i_1__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_7_30_30_i_1__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_7_6_6_i_2__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEA2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_bph_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_453/wd3_4_fu_2782_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_encode_fu_453_delay_bph_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_0_7_0_0_i_11__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_13__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_14__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_15__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_16__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_17__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_18__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_6__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_10_10_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_11_11_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_12_12_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_13_13_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_12__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_13__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_14__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_15__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_16__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_17__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_18__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_19__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_2__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_14_14_i_3__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_15_15_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_16_16_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_17_17_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_18_18_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_19_19_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_10__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_2__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_3__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_4__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_5__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_6__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_7__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_8__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_1_1_i_9__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_20_20_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_21_21_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_12__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_13__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_14__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_15__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_16__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_17__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_18__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_2__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_22_22_i_3__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_23_23_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_24_24_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_25_25_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_26_26_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_27_27_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_28_28_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_29_29_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_2_2_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_30_30_i_2__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_31_31_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_3_3_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_4_4_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_5_5_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_10__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_11__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_12__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_13__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_14__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_15__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_16__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_17__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_18__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_2__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_41\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_42\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_43\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_44\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_45\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_46\ : STD_LOGIC;
  signal \ram_reg_0_7_6_6_i_3__0_n_47\ : STD_LOGIC;
  signal \ram_reg_0_7_7_7_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_8_8_i_1__0_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_9_9_i_1__0_n_40\ : STD_LOGIC;
  signal \NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_0_0_i_6__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_14_14_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_1_1_i_2__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_22_22_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_30_30_i_2__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_0_7_6_6_i_3__0\ : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "delay_bph_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(0),
      Q => delay_bph_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(10),
      Q => delay_bph_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(11),
      Q => delay_bph_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(12),
      Q => delay_bph_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(13),
      Q => delay_bph_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(14),
      Q => delay_bph_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(15),
      Q => delay_bph_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(16),
      Q => delay_bph_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(17),
      Q => delay_bph_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(18),
      Q => delay_bph_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(19),
      Q => delay_bph_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(1),
      Q => delay_bph_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(20),
      Q => delay_bph_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(21),
      Q => delay_bph_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(22),
      Q => delay_bph_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(23),
      Q => delay_bph_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(24),
      Q => delay_bph_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(25),
      Q => delay_bph_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(26),
      Q => delay_bph_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(27),
      Q => delay_bph_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(28),
      Q => delay_bph_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(29),
      Q => delay_bph_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(2),
      Q => delay_bph_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(30),
      Q => delay_bph_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(31),
      Q => delay_bph_q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(3),
      Q => delay_bph_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(4),
      Q => delay_bph_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(5),
      Q => delay_bph_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(6),
      Q => delay_bph_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(7),
      Q => delay_bph_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(8),
      Q => delay_bph_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \^d\(9),
      Q => delay_bph_q0(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_0_0_i_1__0_n_40\,
      O => \^d\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_0_0_i_11__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(0),
      O => \ram_reg_0_7_0_0_i_11__0_n_40\
    );
\ram_reg_0_7_0_0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(0),
      I1 => delay_bph_q0(8),
      O => \ram_reg_0_7_0_0_i_12__2_n_40\
    );
\ram_reg_0_7_0_0_i_13__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(7),
      O => \ram_reg_0_7_0_0_i_13__0_n_40\
    );
\ram_reg_0_7_0_0_i_14__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(6),
      O => \ram_reg_0_7_0_0_i_14__0_n_40\
    );
\ram_reg_0_7_0_0_i_15__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(5),
      O => \ram_reg_0_7_0_0_i_15__0_n_40\
    );
\ram_reg_0_7_0_0_i_16__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(4),
      O => \ram_reg_0_7_0_0_i_16__0_n_40\
    );
\ram_reg_0_7_0_0_i_17__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(3),
      O => \ram_reg_0_7_0_0_i_17__0_n_40\
    );
\ram_reg_0_7_0_0_i_18__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(2),
      O => \ram_reg_0_7_0_0_i_18__0_n_40\
    );
\ram_reg_0_7_0_0_i_19__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bph_q0(1),
      O => \ram_reg_0_7_0_0_i_19__0_n_40\
    );
\ram_reg_0_7_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(0),
      I1 => Q(0),
      O => \ram_reg_0_7_0_0_i_1__0_n_40\
    );
\ram_reg_0_7_0_0_i_6__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_11__0_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_0_0_i_6__0_n_40\,
      CO(6) => \ram_reg_0_7_0_0_i_6__0_n_41\,
      CO(5) => \ram_reg_0_7_0_0_i_6__0_n_42\,
      CO(4) => \ram_reg_0_7_0_0_i_6__0_n_43\,
      CO(3) => \ram_reg_0_7_0_0_i_6__0_n_44\,
      CO(2) => \ram_reg_0_7_0_0_i_6__0_n_45\,
      CO(1) => \ram_reg_0_7_0_0_i_6__0_n_46\,
      CO(0) => \ram_reg_0_7_0_0_i_6__0_n_47\,
      DI(7) => delay_bph_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_encode_fu_453_delay_bph_d0(0),
      O(6 downto 0) => \NLW_ram_reg_0_7_0_0_i_6__0_O_UNCONNECTED\(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_12__2_n_40\,
      S(6) => \ram_reg_0_7_0_0_i_13__0_n_40\,
      S(5) => \ram_reg_0_7_0_0_i_14__0_n_40\,
      S(4) => \ram_reg_0_7_0_0_i_15__0_n_40\,
      S(3) => \ram_reg_0_7_0_0_i_16__0_n_40\,
      S(2) => \ram_reg_0_7_0_0_i_17__0_n_40\,
      S(1) => \ram_reg_0_7_0_0_i_18__0_n_40\,
      S(0) => \ram_reg_0_7_0_0_i_19__0_n_40\
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_10_10_i_1__0_n_40\,
      O => \^d\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_10_10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(10),
      I1 => Q(0),
      O => \ram_reg_0_7_10_10_i_1__0_n_40\
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_11_11_i_1__0_n_40\,
      O => \^d\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_11_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(11),
      I1 => Q(0),
      O => \ram_reg_0_7_11_11_i_1__0_n_40\
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_12_12_i_1__0_n_40\,
      O => \^d\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_12_12_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(12),
      I1 => Q(0),
      O => \ram_reg_0_7_12_12_i_1__0_n_40\
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_13_13_i_1__0_n_40\,
      O => \^d\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_13_13_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(13),
      I1 => Q(0),
      O => \ram_reg_0_7_13_13_i_1__0_n_40\
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_14_14_i_1__0_n_40\,
      O => \^d\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_14_14_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => delay_bph_q0(24),
      O => \ram_reg_0_7_14_14_i_12__0_n_40\
    );
\ram_reg_0_7_14_14_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(31),
      I1 => delay_bph_q0(23),
      O => \ram_reg_0_7_14_14_i_13__0_n_40\
    );
\ram_reg_0_7_14_14_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(22),
      I1 => delay_bph_q0(30),
      O => \ram_reg_0_7_14_14_i_14__0_n_40\
    );
\ram_reg_0_7_14_14_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(21),
      I1 => delay_bph_q0(29),
      O => \ram_reg_0_7_14_14_i_15__0_n_40\
    );
\ram_reg_0_7_14_14_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(20),
      I1 => delay_bph_q0(28),
      O => \ram_reg_0_7_14_14_i_16__0_n_40\
    );
\ram_reg_0_7_14_14_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(19),
      I1 => delay_bph_q0(27),
      O => \ram_reg_0_7_14_14_i_17__0_n_40\
    );
\ram_reg_0_7_14_14_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(18),
      I1 => delay_bph_q0(26),
      O => \ram_reg_0_7_14_14_i_18__0_n_40\
    );
\ram_reg_0_7_14_14_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(17),
      I1 => delay_bph_q0(25),
      O => \ram_reg_0_7_14_14_i_19__0_n_40\
    );
\ram_reg_0_7_14_14_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(14),
      I1 => Q(0),
      O => \ram_reg_0_7_14_14_i_1__0_n_40\
    );
\ram_reg_0_7_14_14_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_2__0_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_2__0_n_40\,
      CO(6) => \ram_reg_0_7_14_14_i_2__0_n_41\,
      CO(5) => \ram_reg_0_7_14_14_i_2__0_n_42\,
      CO(4) => \ram_reg_0_7_14_14_i_2__0_n_43\,
      CO(3) => \ram_reg_0_7_14_14_i_2__0_n_44\,
      CO(2) => \ram_reg_0_7_14_14_i_2__0_n_45\,
      CO(1) => \ram_reg_0_7_14_14_i_2__0_n_46\,
      CO(0) => \ram_reg_0_7_14_14_i_2__0_n_47\,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_encode_fu_453_delay_bph_d0(21 downto 14),
      S(7 downto 0) => \ram_reg_0_7_14_14_i_1__0_0\(7 downto 0)
    );
\ram_reg_0_7_14_14_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_6_6_i_3__0_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_14_14_i_3__0_n_40\,
      CO(6) => \ram_reg_0_7_14_14_i_3__0_n_41\,
      CO(5) => \ram_reg_0_7_14_14_i_3__0_n_42\,
      CO(4) => \ram_reg_0_7_14_14_i_3__0_n_43\,
      CO(3) => \ram_reg_0_7_14_14_i_3__0_n_44\,
      CO(2) => \ram_reg_0_7_14_14_i_3__0_n_45\,
      CO(1) => \ram_reg_0_7_14_14_i_3__0_n_46\,
      CO(0) => \ram_reg_0_7_14_14_i_3__0_n_47\,
      DI(7) => delay_bph_q0(31),
      DI(6 downto 0) => delay_bph_q0(23 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => \ram_reg_0_7_14_14_i_12__0_n_40\,
      S(6) => \ram_reg_0_7_14_14_i_13__0_n_40\,
      S(5) => \ram_reg_0_7_14_14_i_14__0_n_40\,
      S(4) => \ram_reg_0_7_14_14_i_15__0_n_40\,
      S(3) => \ram_reg_0_7_14_14_i_16__0_n_40\,
      S(2) => \ram_reg_0_7_14_14_i_17__0_n_40\,
      S(1) => \ram_reg_0_7_14_14_i_18__0_n_40\,
      S(0) => \ram_reg_0_7_14_14_i_19__0_n_40\
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_15_15_i_1__0_n_40\,
      O => \^d\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_15_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(15),
      I1 => Q(0),
      O => \ram_reg_0_7_15_15_i_1__0_n_40\
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_16_16_i_1__0_n_40\,
      O => \^d\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_16_16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(16),
      I1 => Q(0),
      O => \ram_reg_0_7_16_16_i_1__0_n_40\
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_17_17_i_1__0_n_40\,
      O => \^d\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_17_17_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(17),
      I1 => Q(0),
      O => \ram_reg_0_7_17_17_i_1__0_n_40\
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_18_18_i_1__0_n_40\,
      O => \^d\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_18_18_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(18),
      I1 => Q(0),
      O => \ram_reg_0_7_18_18_i_1__0_n_40\
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_19_19_i_1__0_n_40\,
      O => \^d\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_19_19_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(19),
      I1 => Q(0),
      O => \ram_reg_0_7_19_19_i_1__0_n_40\
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_1_1_i_1__0_n_40\,
      O => \^d\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_1_1_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(1),
      I1 => delay_bph_q0(9),
      O => \ram_reg_0_7_1_1_i_10__0_n_40\
    );
\ram_reg_0_7_1_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(1),
      I1 => Q(0),
      O => \ram_reg_0_7_1_1_i_1__0_n_40\
    );
\ram_reg_0_7_1_1_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_0_0_i_6__0_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_1_1_i_2__0_n_40\,
      CO(6) => \ram_reg_0_7_1_1_i_2__0_n_41\,
      CO(5) => \ram_reg_0_7_1_1_i_2__0_n_42\,
      CO(4) => \ram_reg_0_7_1_1_i_2__0_n_43\,
      CO(3) => \ram_reg_0_7_1_1_i_2__0_n_44\,
      CO(2) => \ram_reg_0_7_1_1_i_2__0_n_45\,
      CO(1) => \ram_reg_0_7_1_1_i_2__0_n_46\,
      CO(0) => \ram_reg_0_7_1_1_i_2__0_n_47\,
      DI(7 downto 0) => delay_bph_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_encode_fu_453/wd3_4_fu_2782_p4\(7 downto 6),
      O(4 downto 0) => grp_encode_fu_453_delay_bph_d0(5 downto 1),
      S(7) => \ram_reg_0_7_1_1_i_3__0_n_40\,
      S(6) => \ram_reg_0_7_1_1_i_4__0_n_40\,
      S(5) => \ram_reg_0_7_1_1_i_5__0_n_40\,
      S(4) => \ram_reg_0_7_1_1_i_6__0_n_40\,
      S(3) => \ram_reg_0_7_1_1_i_7__0_n_40\,
      S(2) => \ram_reg_0_7_1_1_i_8__0_n_40\,
      S(1) => \ram_reg_0_7_1_1_i_9__0_n_40\,
      S(0) => \ram_reg_0_7_1_1_i_10__0_n_40\
    );
\ram_reg_0_7_1_1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(8),
      I1 => delay_bph_q0(16),
      O => \ram_reg_0_7_1_1_i_3__0_n_40\
    );
\ram_reg_0_7_1_1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(7),
      I1 => delay_bph_q0(15),
      O => \ram_reg_0_7_1_1_i_4__0_n_40\
    );
\ram_reg_0_7_1_1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(6),
      I1 => delay_bph_q0(14),
      O => \ram_reg_0_7_1_1_i_5__0_n_40\
    );
\ram_reg_0_7_1_1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(5),
      I1 => delay_bph_q0(13),
      O => \ram_reg_0_7_1_1_i_6__0_n_40\
    );
\ram_reg_0_7_1_1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(4),
      I1 => delay_bph_q0(12),
      O => \ram_reg_0_7_1_1_i_7__0_n_40\
    );
\ram_reg_0_7_1_1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(3),
      I1 => delay_bph_q0(11),
      O => \ram_reg_0_7_1_1_i_8__0_n_40\
    );
\ram_reg_0_7_1_1_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(2),
      I1 => delay_bph_q0(10),
      O => \ram_reg_0_7_1_1_i_9__0_n_40\
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_20_20_i_1__0_n_40\,
      O => \^d\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_20_20_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(20),
      I1 => Q(0),
      O => \ram_reg_0_7_20_20_i_1__0_n_40\
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_21_21_i_1__0_n_40\,
      O => \^d\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_21_21_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(21),
      I1 => Q(0),
      O => \ram_reg_0_7_21_21_i_1__0_n_40\
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_22_22_i_1__0_n_40\,
      O => \^d\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_22_22_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(30),
      I1 => delay_bph_q0(31),
      O => \ram_reg_0_7_22_22_i_12__0_n_40\
    );
\ram_reg_0_7_22_22_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(29),
      I1 => delay_bph_q0(30),
      O => \ram_reg_0_7_22_22_i_13__0_n_40\
    );
\ram_reg_0_7_22_22_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(28),
      I1 => delay_bph_q0(29),
      O => \ram_reg_0_7_22_22_i_14__0_n_40\
    );
\ram_reg_0_7_22_22_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(27),
      I1 => delay_bph_q0(28),
      O => \ram_reg_0_7_22_22_i_15__0_n_40\
    );
\ram_reg_0_7_22_22_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(26),
      I1 => delay_bph_q0(27),
      O => \ram_reg_0_7_22_22_i_16__0_n_40\
    );
\ram_reg_0_7_22_22_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(25),
      I1 => delay_bph_q0(26),
      O => \ram_reg_0_7_22_22_i_17__0_n_40\
    );
\ram_reg_0_7_22_22_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(24),
      I1 => delay_bph_q0(25),
      O => \ram_reg_0_7_22_22_i_18__0_n_40\
    );
\ram_reg_0_7_22_22_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(22),
      I1 => Q(0),
      O => \ram_reg_0_7_22_22_i_1__0_n_40\
    );
\ram_reg_0_7_22_22_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_2__0_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_22_22_i_2__0_n_40\,
      CO(6) => \ram_reg_0_7_22_22_i_2__0_n_41\,
      CO(5) => \ram_reg_0_7_22_22_i_2__0_n_42\,
      CO(4) => \ram_reg_0_7_22_22_i_2__0_n_43\,
      CO(3) => \ram_reg_0_7_22_22_i_2__0_n_44\,
      CO(2) => \ram_reg_0_7_22_22_i_2__0_n_45\,
      CO(1) => \ram_reg_0_7_22_22_i_2__0_n_46\,
      CO(0) => \ram_reg_0_7_22_22_i_2__0_n_47\,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_encode_fu_453_delay_bph_d0(29 downto 22),
      S(7 downto 0) => \ram_reg_0_7_22_22_i_1__0_0\(7 downto 0)
    );
\ram_reg_0_7_22_22_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_14_14_i_3__0_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ram_reg_0_7_22_22_i_3__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ram_reg_0_7_22_22_i_3__0_n_42\,
      CO(4) => \ram_reg_0_7_22_22_i_3__0_n_43\,
      CO(3) => \ram_reg_0_7_22_22_i_3__0_n_44\,
      CO(2) => \ram_reg_0_7_22_22_i_3__0_n_45\,
      CO(1) => \ram_reg_0_7_22_22_i_3__0_n_46\,
      CO(0) => \ram_reg_0_7_22_22_i_3__0_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => delay_bph_q0(29 downto 24),
      O(7) => \NLW_ram_reg_0_7_22_22_i_3__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => \ram_reg_0_7_22_22_i_12__0_n_40\,
      S(5) => \ram_reg_0_7_22_22_i_13__0_n_40\,
      S(4) => \ram_reg_0_7_22_22_i_14__0_n_40\,
      S(3) => \ram_reg_0_7_22_22_i_15__0_n_40\,
      S(2) => \ram_reg_0_7_22_22_i_16__0_n_40\,
      S(1) => \ram_reg_0_7_22_22_i_17__0_n_40\,
      S(0) => \ram_reg_0_7_22_22_i_18__0_n_40\
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_23_23_i_1__0_n_40\,
      O => \^d\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_23_23_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(23),
      I1 => Q(0),
      O => \ram_reg_0_7_23_23_i_1__0_n_40\
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_24_24_i_1__0_n_40\,
      O => \^d\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_24_24_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(24),
      I1 => Q(0),
      O => \ram_reg_0_7_24_24_i_1__0_n_40\
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_25_25_i_1__0_n_40\,
      O => \^d\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_25_25_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(25),
      I1 => Q(0),
      O => \ram_reg_0_7_25_25_i_1__0_n_40\
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_26_26_i_1__0_n_40\,
      O => \^d\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_26_26_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(26),
      I1 => Q(0),
      O => \ram_reg_0_7_26_26_i_1__0_n_40\
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_27_27_i_1__0_n_40\,
      O => \^d\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_27_27_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(27),
      I1 => Q(0),
      O => \ram_reg_0_7_27_27_i_1__0_n_40\
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_28_28_i_1__0_n_40\,
      O => \^d\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_28_28_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(28),
      I1 => Q(0),
      O => \ram_reg_0_7_28_28_i_1__0_n_40\
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_29_29_i_1__0_n_40\,
      O => \^d\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_29_29_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(29),
      I1 => Q(0),
      O => \ram_reg_0_7_29_29_i_1__0_n_40\
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_2_2_i_1__0_n_40\,
      O => \^d\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_2_2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(2),
      I1 => Q(0),
      O => \ram_reg_0_7_2_2_i_1__0_n_40\
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_30_30_i_1__0_n_40\,
      O => \^d\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_30_30_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(30),
      I1 => Q(0),
      O => \ram_reg_0_7_30_30_i_1__0_n_40\
    );
\ram_reg_0_7_30_30_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_22_22_i_2__0_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ram_reg_0_7_30_30_i_2__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ram_reg_0_7_30_30_i_2__0_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => \NLW_ram_reg_0_7_30_30_i_2__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => grp_encode_fu_453_delay_bph_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \ram_reg_0_7_30_30_i_1__0_0\(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_31_31_i_1__0_n_40\,
      O => \^d\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_31_31_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(31),
      I1 => Q(0),
      O => \ram_reg_0_7_31_31_i_1__0_n_40\
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_3_3_i_1__0_n_40\,
      O => \^d\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_3_3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(3),
      I1 => Q(0),
      O => \ram_reg_0_7_3_3_i_1__0_n_40\
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_4_4_i_1__0_n_40\,
      O => \^d\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_4_4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(4),
      I1 => Q(0),
      O => \ram_reg_0_7_4_4_i_1__0_n_40\
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_5_5_i_1__0_n_40\,
      O => \^d\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_5_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(5),
      I1 => Q(0),
      O => \ram_reg_0_7_5_5_i_1__0_n_40\
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_6_6_i_1__0_n_40\,
      O => \^d\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_6_6_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_encode_fu_453/wd3_4_fu_2782_p4\(7),
      I1 => \ram_reg_0_7_6_6_i_2__0_0\(0),
      O => \ram_reg_0_7_6_6_i_10__0_n_40\
    );
\ram_reg_0_7_6_6_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(16),
      I1 => delay_bph_q0(24),
      O => \ram_reg_0_7_6_6_i_11__0_n_40\
    );
\ram_reg_0_7_6_6_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(15),
      I1 => delay_bph_q0(23),
      O => \ram_reg_0_7_6_6_i_12__0_n_40\
    );
\ram_reg_0_7_6_6_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(14),
      I1 => delay_bph_q0(22),
      O => \ram_reg_0_7_6_6_i_13__0_n_40\
    );
\ram_reg_0_7_6_6_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(13),
      I1 => delay_bph_q0(21),
      O => \ram_reg_0_7_6_6_i_14__0_n_40\
    );
\ram_reg_0_7_6_6_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(12),
      I1 => delay_bph_q0(20),
      O => \ram_reg_0_7_6_6_i_15__0_n_40\
    );
\ram_reg_0_7_6_6_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(11),
      I1 => delay_bph_q0(19),
      O => \ram_reg_0_7_6_6_i_16__0_n_40\
    );
\ram_reg_0_7_6_6_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(10),
      I1 => delay_bph_q0(18),
      O => \ram_reg_0_7_6_6_i_17__0_n_40\
    );
\ram_reg_0_7_6_6_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bph_q0(9),
      I1 => delay_bph_q0(17),
      O => \ram_reg_0_7_6_6_i_18__0_n_40\
    );
\ram_reg_0_7_6_6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(6),
      I1 => Q(0),
      O => \ram_reg_0_7_6_6_i_1__0_n_40\
    );
\ram_reg_0_7_6_6_i_2__0\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_2__0_n_40\,
      CO(6) => \ram_reg_0_7_6_6_i_2__0_n_41\,
      CO(5) => \ram_reg_0_7_6_6_i_2__0_n_42\,
      CO(4) => \ram_reg_0_7_6_6_i_2__0_n_43\,
      CO(3) => \ram_reg_0_7_6_6_i_2__0_n_44\,
      CO(2) => \ram_reg_0_7_6_6_i_2__0_n_45\,
      CO(1) => \ram_reg_0_7_6_6_i_2__0_n_46\,
      CO(0) => \ram_reg_0_7_6_6_i_2__0_n_47\,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_encode_fu_453/wd3_4_fu_2782_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_encode_fu_453_delay_bph_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => \ram_reg_0_7_6_6_i_10__0_n_40\,
      S(0) => \grp_encode_fu_453/wd3_4_fu_2782_p4\(6)
    );
\ram_reg_0_7_6_6_i_3__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_0_7_1_1_i_2__0_n_40\,
      CI_TOP => '0',
      CO(7) => \ram_reg_0_7_6_6_i_3__0_n_40\,
      CO(6) => \ram_reg_0_7_6_6_i_3__0_n_41\,
      CO(5) => \ram_reg_0_7_6_6_i_3__0_n_42\,
      CO(4) => \ram_reg_0_7_6_6_i_3__0_n_43\,
      CO(3) => \ram_reg_0_7_6_6_i_3__0_n_44\,
      CO(2) => \ram_reg_0_7_6_6_i_3__0_n_45\,
      CO(1) => \ram_reg_0_7_6_6_i_3__0_n_46\,
      CO(0) => \ram_reg_0_7_6_6_i_3__0_n_47\,
      DI(7 downto 0) => delay_bph_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => \ram_reg_0_7_6_6_i_11__0_n_40\,
      S(6) => \ram_reg_0_7_6_6_i_12__0_n_40\,
      S(5) => \ram_reg_0_7_6_6_i_13__0_n_40\,
      S(4) => \ram_reg_0_7_6_6_i_14__0_n_40\,
      S(3) => \ram_reg_0_7_6_6_i_15__0_n_40\,
      S(2) => \ram_reg_0_7_6_6_i_16__0_n_40\,
      S(1) => \ram_reg_0_7_6_6_i_17__0_n_40\,
      S(0) => \ram_reg_0_7_6_6_i_18__0_n_40\
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_7_7_i_1__0_n_40\,
      O => \^d\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_7_7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(7),
      I1 => Q(0),
      O => \ram_reg_0_7_7_7_i_1__0_n_40\
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_8_8_i_1__0_n_40\,
      O => \^d\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_8_8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(8),
      I1 => Q(0),
      O => \ram_reg_0_7_8_8_i_1__0_n_40\
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => \ram_reg_0_7_9_9_i_1__0_n_40\,
      O => \^d\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_7_9_9_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bph_d0(9),
      I1 => Q(0),
      O => \ram_reg_0_7_9_9_i_1__0_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[29]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \q0_reg[31]_0\ : in STD_LOGIC;
    \q0_reg[31]_1\ : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0_7_14_14_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7_22_22_i_1_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0_7_30_30_i_1_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_7_6_6_i_2_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CEB2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 : entity is "adpcm_main_delay_bpl_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay_bpl_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \grp_encode_fu_453/wd3_1_fu_1914_p4\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal grp_encode_fu_453_delay_bpl_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q0_reg[29]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ram_reg_0_7_0_0_i_11_n_40 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_12__1_n_40\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_13_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_14_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_15_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_16_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_17_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_18_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_19_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_40 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_41 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_42 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_43 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_44 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_45 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_46 : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_6_n_47 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_12_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_13_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_14_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_15_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_16_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_17_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_18_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_19_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_41 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_42 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_43 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_44 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_45 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_46 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_2_n_47 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_40 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_41 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_42 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_43 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_44 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_45 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_46 : STD_LOGIC;
  signal ram_reg_0_7_14_14_i_3_n_47 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_10_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_41 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_42 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_43 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_44 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_45 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_46 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_2_n_47 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_3_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_4_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_5_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_6_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_7_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_8_n_40 : STD_LOGIC;
  signal ram_reg_0_7_1_1_i_9_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_12_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_13_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_14_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_15_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_16_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_17_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_18_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_40 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_41 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_42 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_43 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_44 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_45 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_46 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_2_n_47 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_42 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_43 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_44 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_45 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_46 : STD_LOGIC;
  signal ram_reg_0_7_22_22_i_3_n_47 : STD_LOGIC;
  signal ram_reg_0_7_30_30_i_2_n_47 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_10_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_11_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_12_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_13_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_14_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_15_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_16_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_17_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_18_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_41 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_42 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_43 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_44 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_45 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_46 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_2_n_47 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_40 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_41 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_42 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_43 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_44 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_45 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_46 : STD_LOGIC;
  signal ram_reg_0_7_6_6_i_3_n_47 : STD_LOGIC;
  signal NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_7_0_0 : label is 192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_7_0_0 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_7_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_7_0_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_7_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_7_0_0 : label is 0;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram_reg_0_7_0_0_i_6 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_10_10 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_10_10 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_10_10 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_10_10 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_10_10 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_10_10 : label is 5;
  attribute ram_offset of ram_reg_0_7_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_7_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_7_11_11 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_11_11 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_11_11 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_11_11 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_11_11 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_11_11 : label is 5;
  attribute ram_offset of ram_reg_0_7_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_7_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_7_12_12 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_12_12 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_12_12 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_12_12 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_12_12 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_12_12 : label is 5;
  attribute ram_offset of ram_reg_0_7_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_7_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_7_13_13 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_13_13 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_13_13 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_13_13 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_13_13 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_13_13 : label is 5;
  attribute ram_offset of ram_reg_0_7_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_7_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_7_14_14 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_14_14 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_14_14 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_14_14 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_14_14 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_14_14 : label is 5;
  attribute ram_offset of ram_reg_0_7_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_7_14_14 : label is 14;
  attribute ADDER_THRESHOLD of ram_reg_0_7_14_14_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_14_14_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_15_15 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_15_15 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_15_15 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_15_15 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_15_15 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_15_15 : label is 5;
  attribute ram_offset of ram_reg_0_7_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_7_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_7_16_16 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_16_16 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_16_16 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_16_16 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_16_16 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_16_16 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_16_16 : label is 5;
  attribute ram_offset of ram_reg_0_7_16_16 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_16_16 : label is 16;
  attribute ram_slice_end of ram_reg_0_7_16_16 : label is 16;
  attribute RTL_RAM_BITS of ram_reg_0_7_17_17 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_17_17 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_17_17 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_17_17 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_17_17 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_17_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_17_17 : label is 5;
  attribute ram_offset of ram_reg_0_7_17_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_17_17 : label is 17;
  attribute ram_slice_end of ram_reg_0_7_17_17 : label is 17;
  attribute RTL_RAM_BITS of ram_reg_0_7_18_18 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_18_18 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_18_18 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_18_18 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_18_18 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_18_18 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_18_18 : label is 5;
  attribute ram_offset of ram_reg_0_7_18_18 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_18_18 : label is 18;
  attribute ram_slice_end of ram_reg_0_7_18_18 : label is 18;
  attribute RTL_RAM_BITS of ram_reg_0_7_19_19 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_19_19 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_19_19 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_19_19 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_19_19 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_19_19 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_19_19 : label is 5;
  attribute ram_offset of ram_reg_0_7_19_19 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_19_19 : label is 19;
  attribute ram_slice_end of ram_reg_0_7_19_19 : label is 19;
  attribute RTL_RAM_BITS of ram_reg_0_7_1_1 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_1_1 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_1_1 : label is 5;
  attribute ram_offset of ram_reg_0_7_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_7_1_1 : label is 1;
  attribute ADDER_THRESHOLD of ram_reg_0_7_1_1_i_2 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_20_20 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_20_20 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_20_20 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_20_20 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_20_20 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_20_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_20_20 : label is 5;
  attribute ram_offset of ram_reg_0_7_20_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_20_20 : label is 20;
  attribute ram_slice_end of ram_reg_0_7_20_20 : label is 20;
  attribute RTL_RAM_BITS of ram_reg_0_7_21_21 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_21_21 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_21_21 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_21_21 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_21_21 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_21_21 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_21_21 : label is 5;
  attribute ram_offset of ram_reg_0_7_21_21 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_21_21 : label is 21;
  attribute ram_slice_end of ram_reg_0_7_21_21 : label is 21;
  attribute RTL_RAM_BITS of ram_reg_0_7_22_22 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_22_22 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_22_22 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_22_22 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_22_22 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_22_22 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_22_22 : label is 5;
  attribute ram_offset of ram_reg_0_7_22_22 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_22_22 : label is 22;
  attribute ram_slice_end of ram_reg_0_7_22_22 : label is 22;
  attribute ADDER_THRESHOLD of ram_reg_0_7_22_22_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_22_22_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_23_23 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_23_23 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_23_23 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_23_23 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_23_23 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_23_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_23_23 : label is 5;
  attribute ram_offset of ram_reg_0_7_23_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_23_23 : label is 23;
  attribute ram_slice_end of ram_reg_0_7_23_23 : label is 23;
  attribute RTL_RAM_BITS of ram_reg_0_7_24_24 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_24_24 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_24_24 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_24_24 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_24_24 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_24_24 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_24_24 : label is 5;
  attribute ram_offset of ram_reg_0_7_24_24 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_24_24 : label is 24;
  attribute ram_slice_end of ram_reg_0_7_24_24 : label is 24;
  attribute RTL_RAM_BITS of ram_reg_0_7_25_25 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_25_25 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_25_25 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_25_25 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_25_25 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_25_25 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_25_25 : label is 5;
  attribute ram_offset of ram_reg_0_7_25_25 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_25_25 : label is 25;
  attribute ram_slice_end of ram_reg_0_7_25_25 : label is 25;
  attribute RTL_RAM_BITS of ram_reg_0_7_26_26 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_26_26 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_26_26 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_26_26 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_26_26 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_26_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_26_26 : label is 5;
  attribute ram_offset of ram_reg_0_7_26_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_26_26 : label is 26;
  attribute ram_slice_end of ram_reg_0_7_26_26 : label is 26;
  attribute RTL_RAM_BITS of ram_reg_0_7_27_27 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_27_27 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_27_27 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_27_27 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_27_27 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_27_27 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_27_27 : label is 5;
  attribute ram_offset of ram_reg_0_7_27_27 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_27_27 : label is 27;
  attribute ram_slice_end of ram_reg_0_7_27_27 : label is 27;
  attribute RTL_RAM_BITS of ram_reg_0_7_28_28 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_28_28 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_28_28 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_28_28 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_28_28 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_28_28 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_28_28 : label is 5;
  attribute ram_offset of ram_reg_0_7_28_28 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_28_28 : label is 28;
  attribute ram_slice_end of ram_reg_0_7_28_28 : label is 28;
  attribute RTL_RAM_BITS of ram_reg_0_7_29_29 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_29_29 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_29_29 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_29_29 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_29_29 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_29_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_29_29 : label is 5;
  attribute ram_offset of ram_reg_0_7_29_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_29_29 : label is 29;
  attribute ram_slice_end of ram_reg_0_7_29_29 : label is 29;
  attribute RTL_RAM_BITS of ram_reg_0_7_2_2 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_2_2 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_2_2 : label is 5;
  attribute ram_offset of ram_reg_0_7_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_7_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_7_30_30 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_30_30 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_30_30 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_30_30 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_30_30 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_30_30 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_30_30 : label is 5;
  attribute ram_offset of ram_reg_0_7_30_30 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_30_30 : label is 30;
  attribute ram_slice_end of ram_reg_0_7_30_30 : label is 30;
  attribute ADDER_THRESHOLD of ram_reg_0_7_30_30_i_2 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_31_31 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_31_31 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_31_31 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_31_31 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_31_31 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_31_31 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_31_31 : label is 5;
  attribute ram_offset of ram_reg_0_7_31_31 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_31_31 : label is 31;
  attribute ram_slice_end of ram_reg_0_7_31_31 : label is 31;
  attribute RTL_RAM_BITS of ram_reg_0_7_3_3 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_3_3 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_3_3 : label is 5;
  attribute ram_offset of ram_reg_0_7_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_7_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_7_4_4 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_4_4 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_4_4 : label is 5;
  attribute ram_offset of ram_reg_0_7_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_7_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_7_5_5 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_5_5 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_5_5 : label is 5;
  attribute ram_offset of ram_reg_0_7_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_7_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_7_6_6 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_6_6 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_6_6 : label is 5;
  attribute ram_offset of ram_reg_0_7_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_7_6_6 : label is 6;
  attribute ADDER_THRESHOLD of ram_reg_0_7_6_6_i_2 : label is 35;
  attribute ADDER_THRESHOLD of ram_reg_0_7_6_6_i_3 : label is 35;
  attribute RTL_RAM_BITS of ram_reg_0_7_7_7 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_7_7 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_7_7 : label is 5;
  attribute ram_offset of ram_reg_0_7_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_7_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_7_8_8 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_8_8 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_8_8 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_8_8 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_8_8 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_8_8 : label is 5;
  attribute ram_offset of ram_reg_0_7_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_7_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_7_9_9 : label is 192;
  attribute RTL_RAM_NAME of ram_reg_0_7_9_9 : label is "delay_bpl_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_7_9_9 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_7_9_9 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_7_9_9 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_7_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_7_9_9 : label is 5;
  attribute ram_offset of ram_reg_0_7_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_7_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_7_9_9 : label is 9;
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  \q0_reg[29]_0\(23 downto 0) <= \^q0_reg[29]_0\(23 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(0),
      Q => delay_bpl_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(10),
      Q => delay_bpl_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(11),
      Q => delay_bpl_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(12),
      Q => delay_bpl_q0(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(13),
      Q => delay_bpl_q0(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(14),
      Q => delay_bpl_q0(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(15),
      Q => delay_bpl_q0(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(16),
      Q => delay_bpl_q0(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(17),
      Q => delay_bpl_q0(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(18),
      Q => delay_bpl_q0(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(19),
      Q => delay_bpl_q0(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(1),
      Q => delay_bpl_q0(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(20),
      Q => delay_bpl_q0(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(21),
      Q => delay_bpl_q0(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(22),
      Q => delay_bpl_q0(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(23),
      Q => delay_bpl_q0(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(24),
      Q => delay_bpl_q0(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(25),
      Q => delay_bpl_q0(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(26),
      Q => delay_bpl_q0(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(27),
      Q => delay_bpl_q0(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(28),
      Q => delay_bpl_q0(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(29),
      Q => delay_bpl_q0(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(2),
      Q => delay_bpl_q0(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(30),
      Q => delay_bpl_q0(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(31),
      Q => delay_bpl_q0(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(3),
      Q => delay_bpl_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(4),
      Q => delay_bpl_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(5),
      Q => delay_bpl_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(6),
      Q => delay_bpl_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(7),
      Q => delay_bpl_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(8),
      Q => delay_bpl_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEB2,
      D => \^d\(9),
      Q => delay_bpl_q0(9),
      R => '0'
    );
ram_reg_0_7_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(0),
      O => \^d\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(0),
      I1 => Q(0),
      O => d0(0)
    );
ram_reg_0_7_0_0_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(0),
      O => ram_reg_0_7_0_0_i_11_n_40
    );
\ram_reg_0_7_0_0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(0),
      I1 => delay_bpl_q0(8),
      O => \ram_reg_0_7_0_0_i_12__1_n_40\
    );
ram_reg_0_7_0_0_i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(7),
      O => ram_reg_0_7_0_0_i_13_n_40
    );
ram_reg_0_7_0_0_i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(6),
      O => ram_reg_0_7_0_0_i_14_n_40
    );
ram_reg_0_7_0_0_i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(5),
      O => ram_reg_0_7_0_0_i_15_n_40
    );
ram_reg_0_7_0_0_i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(4),
      O => ram_reg_0_7_0_0_i_16_n_40
    );
ram_reg_0_7_0_0_i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(3),
      O => ram_reg_0_7_0_0_i_17_n_40
    );
ram_reg_0_7_0_0_i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(2),
      O => ram_reg_0_7_0_0_i_18_n_40
    );
ram_reg_0_7_0_0_i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay_bpl_q0(1),
      O => ram_reg_0_7_0_0_i_19_n_40
    );
ram_reg_0_7_0_0_i_6: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_11_n_40,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_0_0_i_6_n_40,
      CO(6) => ram_reg_0_7_0_0_i_6_n_41,
      CO(5) => ram_reg_0_7_0_0_i_6_n_42,
      CO(4) => ram_reg_0_7_0_0_i_6_n_43,
      CO(3) => ram_reg_0_7_0_0_i_6_n_44,
      CO(2) => ram_reg_0_7_0_0_i_6_n_45,
      CO(1) => ram_reg_0_7_0_0_i_6_n_46,
      CO(0) => ram_reg_0_7_0_0_i_6_n_47,
      DI(7) => delay_bpl_q0(0),
      DI(6 downto 0) => B"0000000",
      O(7) => grp_encode_fu_453_delay_bpl_d0(0),
      O(6 downto 0) => NLW_ram_reg_0_7_0_0_i_6_O_UNCONNECTED(6 downto 0),
      S(7) => \ram_reg_0_7_0_0_i_12__1_n_40\,
      S(6) => ram_reg_0_7_0_0_i_13_n_40,
      S(5) => ram_reg_0_7_0_0_i_14_n_40,
      S(4) => ram_reg_0_7_0_0_i_15_n_40,
      S(3) => ram_reg_0_7_0_0_i_16_n_40,
      S(2) => ram_reg_0_7_0_0_i_17_n_40,
      S(1) => ram_reg_0_7_0_0_i_18_n_40,
      S(0) => ram_reg_0_7_0_0_i_19_n_40
    );
ram_reg_0_7_10_10: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(10),
      O => \^d\(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_10_10_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(10),
      I1 => Q(0),
      O => d0(10)
    );
ram_reg_0_7_11_11: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(11),
      O => \^d\(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_11_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(11),
      I1 => Q(0),
      O => d0(11)
    );
ram_reg_0_7_12_12: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(12),
      O => \^d\(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_12_12_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(12),
      I1 => Q(0),
      O => d0(12)
    );
ram_reg_0_7_13_13: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(13),
      O => \^d\(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_13_13_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(13),
      I1 => Q(0),
      O => d0(13)
    );
ram_reg_0_7_14_14: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(14),
      O => \^d\(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_14_14_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(14),
      I1 => Q(0),
      O => d0(14)
    );
ram_reg_0_7_14_14_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(31),
      I1 => delay_bpl_q0(24),
      O => ram_reg_0_7_14_14_i_12_n_40
    );
ram_reg_0_7_14_14_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(31),
      I1 => delay_bpl_q0(23),
      O => ram_reg_0_7_14_14_i_13_n_40
    );
ram_reg_0_7_14_14_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(22),
      I1 => delay_bpl_q0(30),
      O => ram_reg_0_7_14_14_i_14_n_40
    );
ram_reg_0_7_14_14_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(21),
      I1 => delay_bpl_q0(29),
      O => ram_reg_0_7_14_14_i_15_n_40
    );
ram_reg_0_7_14_14_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(20),
      I1 => delay_bpl_q0(28),
      O => ram_reg_0_7_14_14_i_16_n_40
    );
ram_reg_0_7_14_14_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(19),
      I1 => delay_bpl_q0(27),
      O => ram_reg_0_7_14_14_i_17_n_40
    );
ram_reg_0_7_14_14_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(18),
      I1 => delay_bpl_q0(26),
      O => ram_reg_0_7_14_14_i_18_n_40
    );
ram_reg_0_7_14_14_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(17),
      I1 => delay_bpl_q0(25),
      O => ram_reg_0_7_14_14_i_19_n_40
    );
ram_reg_0_7_14_14_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_6_6_i_2_n_40,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_14_14_i_2_n_40,
      CO(6) => ram_reg_0_7_14_14_i_2_n_41,
      CO(5) => ram_reg_0_7_14_14_i_2_n_42,
      CO(4) => ram_reg_0_7_14_14_i_2_n_43,
      CO(3) => ram_reg_0_7_14_14_i_2_n_44,
      CO(2) => ram_reg_0_7_14_14_i_2_n_45,
      CO(1) => ram_reg_0_7_14_14_i_2_n_46,
      CO(0) => ram_reg_0_7_14_14_i_2_n_47,
      DI(7 downto 0) => \^q0_reg[29]_0\(13 downto 6),
      O(7 downto 0) => grp_encode_fu_453_delay_bpl_d0(21 downto 14),
      S(7 downto 0) => ram_reg_0_7_14_14_i_1_0(7 downto 0)
    );
ram_reg_0_7_14_14_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_6_6_i_3_n_40,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_14_14_i_3_n_40,
      CO(6) => ram_reg_0_7_14_14_i_3_n_41,
      CO(5) => ram_reg_0_7_14_14_i_3_n_42,
      CO(4) => ram_reg_0_7_14_14_i_3_n_43,
      CO(3) => ram_reg_0_7_14_14_i_3_n_44,
      CO(2) => ram_reg_0_7_14_14_i_3_n_45,
      CO(1) => ram_reg_0_7_14_14_i_3_n_46,
      CO(0) => ram_reg_0_7_14_14_i_3_n_47,
      DI(7) => delay_bpl_q0(31),
      DI(6 downto 0) => delay_bpl_q0(23 downto 17),
      O(7 downto 0) => \^q0_reg[29]_0\(16 downto 9),
      S(7) => ram_reg_0_7_14_14_i_12_n_40,
      S(6) => ram_reg_0_7_14_14_i_13_n_40,
      S(5) => ram_reg_0_7_14_14_i_14_n_40,
      S(4) => ram_reg_0_7_14_14_i_15_n_40,
      S(3) => ram_reg_0_7_14_14_i_16_n_40,
      S(2) => ram_reg_0_7_14_14_i_17_n_40,
      S(1) => ram_reg_0_7_14_14_i_18_n_40,
      S(0) => ram_reg_0_7_14_14_i_19_n_40
    );
ram_reg_0_7_15_15: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(15),
      O => \^d\(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_15_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(15),
      I1 => Q(0),
      O => d0(15)
    );
ram_reg_0_7_16_16: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(16),
      O => \^d\(16),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_16_16_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(16),
      I1 => Q(0),
      O => d0(16)
    );
ram_reg_0_7_17_17: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(17),
      O => \^d\(17),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_17_17_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(17),
      I1 => Q(0),
      O => d0(17)
    );
ram_reg_0_7_18_18: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(18),
      O => \^d\(18),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_18_18_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(18),
      I1 => Q(0),
      O => d0(18)
    );
ram_reg_0_7_19_19: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(19),
      O => \^d\(19),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_19_19_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(19),
      I1 => Q(0),
      O => d0(19)
    );
ram_reg_0_7_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(1),
      O => \^d\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(1),
      I1 => Q(0),
      O => d0(1)
    );
ram_reg_0_7_1_1_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(1),
      I1 => delay_bpl_q0(9),
      O => ram_reg_0_7_1_1_i_10_n_40
    );
ram_reg_0_7_1_1_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_0_0_i_6_n_40,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_1_1_i_2_n_40,
      CO(6) => ram_reg_0_7_1_1_i_2_n_41,
      CO(5) => ram_reg_0_7_1_1_i_2_n_42,
      CO(4) => ram_reg_0_7_1_1_i_2_n_43,
      CO(3) => ram_reg_0_7_1_1_i_2_n_44,
      CO(2) => ram_reg_0_7_1_1_i_2_n_45,
      CO(1) => ram_reg_0_7_1_1_i_2_n_46,
      CO(0) => ram_reg_0_7_1_1_i_2_n_47,
      DI(7 downto 0) => delay_bpl_q0(8 downto 1),
      O(7) => \^q0_reg[29]_0\(0),
      O(6 downto 5) => \grp_encode_fu_453/wd3_1_fu_1914_p4\(7 downto 6),
      O(4 downto 0) => grp_encode_fu_453_delay_bpl_d0(5 downto 1),
      S(7) => ram_reg_0_7_1_1_i_3_n_40,
      S(6) => ram_reg_0_7_1_1_i_4_n_40,
      S(5) => ram_reg_0_7_1_1_i_5_n_40,
      S(4) => ram_reg_0_7_1_1_i_6_n_40,
      S(3) => ram_reg_0_7_1_1_i_7_n_40,
      S(2) => ram_reg_0_7_1_1_i_8_n_40,
      S(1) => ram_reg_0_7_1_1_i_9_n_40,
      S(0) => ram_reg_0_7_1_1_i_10_n_40
    );
ram_reg_0_7_1_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(8),
      I1 => delay_bpl_q0(16),
      O => ram_reg_0_7_1_1_i_3_n_40
    );
ram_reg_0_7_1_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(7),
      I1 => delay_bpl_q0(15),
      O => ram_reg_0_7_1_1_i_4_n_40
    );
ram_reg_0_7_1_1_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(6),
      I1 => delay_bpl_q0(14),
      O => ram_reg_0_7_1_1_i_5_n_40
    );
ram_reg_0_7_1_1_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(5),
      I1 => delay_bpl_q0(13),
      O => ram_reg_0_7_1_1_i_6_n_40
    );
ram_reg_0_7_1_1_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(4),
      I1 => delay_bpl_q0(12),
      O => ram_reg_0_7_1_1_i_7_n_40
    );
ram_reg_0_7_1_1_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(3),
      I1 => delay_bpl_q0(11),
      O => ram_reg_0_7_1_1_i_8_n_40
    );
ram_reg_0_7_1_1_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(2),
      I1 => delay_bpl_q0(10),
      O => ram_reg_0_7_1_1_i_9_n_40
    );
ram_reg_0_7_20_20: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(20),
      O => \^d\(20),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_20_20_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(20),
      I1 => Q(0),
      O => d0(20)
    );
ram_reg_0_7_21_21: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(21),
      O => \^d\(21),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_21_21_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(21),
      I1 => Q(0),
      O => d0(21)
    );
ram_reg_0_7_22_22: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(22),
      O => \^d\(22),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_22_22_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(22),
      I1 => Q(0),
      O => d0(22)
    );
ram_reg_0_7_22_22_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(30),
      I1 => delay_bpl_q0(31),
      O => ram_reg_0_7_22_22_i_12_n_40
    );
ram_reg_0_7_22_22_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(29),
      I1 => delay_bpl_q0(30),
      O => ram_reg_0_7_22_22_i_13_n_40
    );
ram_reg_0_7_22_22_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(28),
      I1 => delay_bpl_q0(29),
      O => ram_reg_0_7_22_22_i_14_n_40
    );
ram_reg_0_7_22_22_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(27),
      I1 => delay_bpl_q0(28),
      O => ram_reg_0_7_22_22_i_15_n_40
    );
ram_reg_0_7_22_22_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(26),
      I1 => delay_bpl_q0(27),
      O => ram_reg_0_7_22_22_i_16_n_40
    );
ram_reg_0_7_22_22_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(25),
      I1 => delay_bpl_q0(26),
      O => ram_reg_0_7_22_22_i_17_n_40
    );
ram_reg_0_7_22_22_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(24),
      I1 => delay_bpl_q0(25),
      O => ram_reg_0_7_22_22_i_18_n_40
    );
ram_reg_0_7_22_22_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_14_14_i_2_n_40,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_22_22_i_2_n_40,
      CO(6) => ram_reg_0_7_22_22_i_2_n_41,
      CO(5) => ram_reg_0_7_22_22_i_2_n_42,
      CO(4) => ram_reg_0_7_22_22_i_2_n_43,
      CO(3) => ram_reg_0_7_22_22_i_2_n_44,
      CO(2) => ram_reg_0_7_22_22_i_2_n_45,
      CO(1) => ram_reg_0_7_22_22_i_2_n_46,
      CO(0) => ram_reg_0_7_22_22_i_2_n_47,
      DI(7 downto 0) => \^q0_reg[29]_0\(21 downto 14),
      O(7 downto 0) => grp_encode_fu_453_delay_bpl_d0(29 downto 22),
      S(7 downto 0) => ram_reg_0_7_22_22_i_1_0(7 downto 0)
    );
ram_reg_0_7_22_22_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_14_14_i_3_n_40,
      CI_TOP => '0',
      CO(7 downto 6) => NLW_ram_reg_0_7_22_22_i_3_CO_UNCONNECTED(7 downto 6),
      CO(5) => ram_reg_0_7_22_22_i_3_n_42,
      CO(4) => ram_reg_0_7_22_22_i_3_n_43,
      CO(3) => ram_reg_0_7_22_22_i_3_n_44,
      CO(2) => ram_reg_0_7_22_22_i_3_n_45,
      CO(1) => ram_reg_0_7_22_22_i_3_n_46,
      CO(0) => ram_reg_0_7_22_22_i_3_n_47,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => delay_bpl_q0(29 downto 24),
      O(7) => NLW_ram_reg_0_7_22_22_i_3_O_UNCONNECTED(7),
      O(6 downto 0) => \^q0_reg[29]_0\(23 downto 17),
      S(7) => '0',
      S(6) => ram_reg_0_7_22_22_i_12_n_40,
      S(5) => ram_reg_0_7_22_22_i_13_n_40,
      S(4) => ram_reg_0_7_22_22_i_14_n_40,
      S(3) => ram_reg_0_7_22_22_i_15_n_40,
      S(2) => ram_reg_0_7_22_22_i_16_n_40,
      S(1) => ram_reg_0_7_22_22_i_17_n_40,
      S(0) => ram_reg_0_7_22_22_i_18_n_40
    );
ram_reg_0_7_23_23: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(23),
      O => \^d\(23),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_23_23_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(23),
      I1 => Q(0),
      O => d0(23)
    );
ram_reg_0_7_24_24: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(24),
      O => \^d\(24),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_24_24_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(24),
      I1 => Q(0),
      O => d0(24)
    );
ram_reg_0_7_25_25: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(25),
      O => \^d\(25),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_25_25_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(25),
      I1 => Q(0),
      O => d0(25)
    );
ram_reg_0_7_26_26: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(26),
      O => \^d\(26),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_26_26_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(26),
      I1 => Q(0),
      O => d0(26)
    );
ram_reg_0_7_27_27: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(27),
      O => \^d\(27),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_27_27_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(27),
      I1 => Q(0),
      O => d0(27)
    );
ram_reg_0_7_28_28: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(28),
      O => \^d\(28),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_28_28_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(28),
      I1 => Q(0),
      O => d0(28)
    );
ram_reg_0_7_29_29: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(29),
      O => \^d\(29),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_29_29_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(29),
      I1 => Q(0),
      O => d0(29)
    );
ram_reg_0_7_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(2),
      O => \^d\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_2_2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(2),
      I1 => Q(0),
      O => d0(2)
    );
ram_reg_0_7_30_30: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(30),
      O => \^d\(30),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_30_30_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(30),
      I1 => Q(0),
      O => d0(30)
    );
ram_reg_0_7_30_30_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_22_22_i_2_n_40,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_ram_reg_0_7_30_30_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => ram_reg_0_7_30_30_i_2_n_47,
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q0_reg[29]_0\(22),
      O(7 downto 2) => NLW_ram_reg_0_7_30_30_i_2_O_UNCONNECTED(7 downto 2),
      O(1 downto 0) => grp_encode_fu_453_delay_bpl_d0(31 downto 30),
      S(7 downto 2) => B"000000",
      S(1 downto 0) => ram_reg_0_7_30_30_i_1_0(1 downto 0)
    );
ram_reg_0_7_31_31: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(31),
      O => \^d\(31),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_31_31_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(31),
      I1 => Q(0),
      O => d0(31)
    );
ram_reg_0_7_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(3),
      O => \^d\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_3_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(3),
      I1 => Q(0),
      O => d0(3)
    );
ram_reg_0_7_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(4),
      O => \^d\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_4_4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(4),
      I1 => Q(0),
      O => d0(4)
    );
ram_reg_0_7_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(5),
      O => \^d\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_5_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(5),
      I1 => Q(0),
      O => d0(5)
    );
ram_reg_0_7_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(6),
      O => \^d\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_6_6_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(6),
      I1 => Q(0),
      O => d0(6)
    );
ram_reg_0_7_6_6_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \grp_encode_fu_453/wd3_1_fu_1914_p4\(7),
      I1 => ram_reg_0_7_6_6_i_2_0(0),
      O => ram_reg_0_7_6_6_i_10_n_40
    );
ram_reg_0_7_6_6_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(16),
      I1 => delay_bpl_q0(24),
      O => ram_reg_0_7_6_6_i_11_n_40
    );
ram_reg_0_7_6_6_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(15),
      I1 => delay_bpl_q0(23),
      O => ram_reg_0_7_6_6_i_12_n_40
    );
ram_reg_0_7_6_6_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(14),
      I1 => delay_bpl_q0(22),
      O => ram_reg_0_7_6_6_i_13_n_40
    );
ram_reg_0_7_6_6_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(13),
      I1 => delay_bpl_q0(21),
      O => ram_reg_0_7_6_6_i_14_n_40
    );
ram_reg_0_7_6_6_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(12),
      I1 => delay_bpl_q0(20),
      O => ram_reg_0_7_6_6_i_15_n_40
    );
ram_reg_0_7_6_6_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(11),
      I1 => delay_bpl_q0(19),
      O => ram_reg_0_7_6_6_i_16_n_40
    );
ram_reg_0_7_6_6_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(10),
      I1 => delay_bpl_q0(18),
      O => ram_reg_0_7_6_6_i_17_n_40
    );
ram_reg_0_7_6_6_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => delay_bpl_q0(9),
      I1 => delay_bpl_q0(17),
      O => ram_reg_0_7_6_6_i_18_n_40
    );
ram_reg_0_7_6_6_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_6_6_i_2_n_40,
      CO(6) => ram_reg_0_7_6_6_i_2_n_41,
      CO(5) => ram_reg_0_7_6_6_i_2_n_42,
      CO(4) => ram_reg_0_7_6_6_i_2_n_43,
      CO(3) => ram_reg_0_7_6_6_i_2_n_44,
      CO(2) => ram_reg_0_7_6_6_i_2_n_45,
      CO(1) => ram_reg_0_7_6_6_i_2_n_46,
      CO(0) => ram_reg_0_7_6_6_i_2_n_47,
      DI(7 downto 2) => \^q0_reg[29]_0\(5 downto 0),
      DI(1) => \grp_encode_fu_453/wd3_1_fu_1914_p4\(7),
      DI(0) => '0',
      O(7 downto 0) => grp_encode_fu_453_delay_bpl_d0(13 downto 6),
      S(7 downto 2) => S(5 downto 0),
      S(1) => ram_reg_0_7_6_6_i_10_n_40,
      S(0) => \grp_encode_fu_453/wd3_1_fu_1914_p4\(6)
    );
ram_reg_0_7_6_6_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => ram_reg_0_7_1_1_i_2_n_40,
      CI_TOP => '0',
      CO(7) => ram_reg_0_7_6_6_i_3_n_40,
      CO(6) => ram_reg_0_7_6_6_i_3_n_41,
      CO(5) => ram_reg_0_7_6_6_i_3_n_42,
      CO(4) => ram_reg_0_7_6_6_i_3_n_43,
      CO(3) => ram_reg_0_7_6_6_i_3_n_44,
      CO(2) => ram_reg_0_7_6_6_i_3_n_45,
      CO(1) => ram_reg_0_7_6_6_i_3_n_46,
      CO(0) => ram_reg_0_7_6_6_i_3_n_47,
      DI(7 downto 0) => delay_bpl_q0(16 downto 9),
      O(7 downto 0) => \^q0_reg[29]_0\(8 downto 1),
      S(7) => ram_reg_0_7_6_6_i_11_n_40,
      S(6) => ram_reg_0_7_6_6_i_12_n_40,
      S(5) => ram_reg_0_7_6_6_i_13_n_40,
      S(4) => ram_reg_0_7_6_6_i_14_n_40,
      S(3) => ram_reg_0_7_6_6_i_15_n_40,
      S(2) => ram_reg_0_7_6_6_i_16_n_40,
      S(1) => ram_reg_0_7_6_6_i_17_n_40,
      S(0) => ram_reg_0_7_6_6_i_18_n_40
    );
ram_reg_0_7_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(7),
      O => \^d\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_7_7_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(7),
      I1 => Q(0),
      O => d0(7)
    );
ram_reg_0_7_8_8: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(8),
      O => \^d\(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_8_8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(8),
      I1 => Q(0),
      O => d0(8)
    );
ram_reg_0_7_9_9: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \q0_reg[31]_0\,
      A1 => \q0_reg[31]_1\,
      A2 => \q0_reg[31]_2\,
      A3 => '0',
      A4 => '0',
      D => d0(9),
      O => \^d\(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_7_9_9_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_encode_fu_453_delay_bpl_d0(9),
      I1 => Q(0),
      O => d0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    dec_del_dhx_ce1 : in STD_LOGIC;
    dec_del_dhx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W : entity is "adpcm_main_delay_dhx_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W is
  signal \^a\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d14";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 84;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/dec_del_dhx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 13;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_765[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_765[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \reg_765[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \reg_765[12]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_765[13]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \reg_765[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \reg_765[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_765[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_765[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \reg_765[5]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_765[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_765[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_765[8]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \reg_765[9]_i_1\ : label is "soft_lutpair3";
begin
  A(13 downto 0) <= \^a\(13 downto 0);
  D(13 downto 0) <= \^d\(13 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 14) => B"00",
      DINADIN(13 downto 0) => DINADIN(13 downto 0),
      DINBDIN(15 downto 14) => B"00",
      DINBDIN(13 downto 0) => DINBDIN(13 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 14) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 14),
      DOUTADOUT(13 downto 0) => \^d\(13 downto 0),
      DOUTBDOUT(15 downto 14) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 14),
      DOUTBDOUT(13 downto 0) => \^a\(13 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => dec_del_dhx_ce1,
      ENBWREN => dec_del_dhx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_765[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^a\(0),
      O => ram_reg_bram_0_0(0)
    );
\reg_765[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => Q(0),
      I2 => \^a\(10),
      O => ram_reg_bram_0_0(10)
    );
\reg_765[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => Q(0),
      I2 => \^a\(11),
      O => ram_reg_bram_0_0(11)
    );
\reg_765[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => Q(0),
      I2 => \^a\(12),
      O => ram_reg_bram_0_0(12)
    );
\reg_765[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => Q(0),
      I2 => \^a\(13),
      O => ram_reg_bram_0_0(13)
    );
\reg_765[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(0),
      I2 => \^a\(1),
      O => ram_reg_bram_0_0(1)
    );
\reg_765[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(0),
      I2 => \^a\(2),
      O => ram_reg_bram_0_0(2)
    );
\reg_765[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(0),
      I2 => \^a\(3),
      O => ram_reg_bram_0_0(3)
    );
\reg_765[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => Q(0),
      I2 => \^a\(4),
      O => ram_reg_bram_0_0(4)
    );
\reg_765[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => Q(0),
      I2 => \^a\(5),
      O => ram_reg_bram_0_0(5)
    );
\reg_765[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => Q(0),
      I2 => \^a\(6),
      O => ram_reg_bram_0_0(6)
    );
\reg_765[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => Q(0),
      I2 => \^a\(7),
      O => ram_reg_bram_0_0(7)
    );
\reg_765[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => Q(0),
      I2 => \^a\(8),
      O => ram_reg_bram_0_0(8)
    );
\reg_765[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => Q(0),
      I2 => \^a\(9),
      O => ram_reg_bram_0_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    A : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_dhx_ce1 : in STD_LOGIC;
    delay_dhx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4 : entity is "adpcm_main_delay_dhx_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4 is
  signal \^a\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 14 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d14";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 84;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/delay_dhx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 13;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_828[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \reg_828[10]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \reg_828[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \reg_828[12]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \reg_828[13]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \reg_828[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \reg_828[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \reg_828[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \reg_828[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \reg_828[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \reg_828[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \reg_828[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \reg_828[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \reg_828[9]_i_1\ : label is "soft_lutpair18";
begin
  A(13 downto 0) <= \^a\(13 downto 0);
  D(13 downto 0) <= \^d\(13 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 14) => B"00",
      DINADIN(13 downto 0) => DINADIN(13 downto 0),
      DINBDIN(15 downto 14) => B"00",
      DINBDIN(13 downto 0) => DINBDIN(13 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 14) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(15 downto 14),
      DOUTADOUT(13 downto 0) => \^d\(13 downto 0),
      DOUTBDOUT(15 downto 14) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(15 downto 14),
      DOUTBDOUT(13 downto 0) => \^a\(13 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => delay_dhx_ce1,
      ENBWREN => delay_dhx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_828[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^a\(0),
      O => ram_reg_bram_0_0(0)
    );
\reg_828[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => Q(0),
      I2 => \^a\(10),
      O => ram_reg_bram_0_0(10)
    );
\reg_828[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => Q(0),
      I2 => \^a\(11),
      O => ram_reg_bram_0_0(11)
    );
\reg_828[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => Q(0),
      I2 => \^a\(12),
      O => ram_reg_bram_0_0(12)
    );
\reg_828[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => Q(0),
      I2 => \^a\(13),
      O => ram_reg_bram_0_0(13)
    );
\reg_828[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(0),
      I2 => \^a\(1),
      O => ram_reg_bram_0_0(1)
    );
\reg_828[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(0),
      I2 => \^a\(2),
      O => ram_reg_bram_0_0(2)
    );
\reg_828[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(0),
      I2 => \^a\(3),
      O => ram_reg_bram_0_0(3)
    );
\reg_828[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => Q(0),
      I2 => \^a\(4),
      O => ram_reg_bram_0_0(4)
    );
\reg_828[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => Q(0),
      I2 => \^a\(5),
      O => ram_reg_bram_0_0(5)
    );
\reg_828[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => Q(0),
      I2 => \^a\(6),
      O => ram_reg_bram_0_0(6)
    );
\reg_828[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => Q(0),
      I2 => \^a\(7),
      O => ram_reg_bram_0_0(7)
    );
\reg_828[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => Q(0),
      I2 => \^a\(8),
      O => ram_reg_bram_0_0(8)
    );
\reg_828[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => Q(0),
      I2 => \^a\(9),
      O => ram_reg_bram_0_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \i_fu_204_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dec_del_dltx_ce1 : in STD_LOGIC;
    dec_del_dltx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_204_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i_fu_204_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/dec_del_dltx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_754[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \reg_754[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \reg_754[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \reg_754[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reg_754[13]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \reg_754[14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \reg_754[15]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \reg_754[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \reg_754[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \reg_754[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \reg_754[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \reg_754[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \reg_754[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \reg_754[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \reg_754[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \reg_754[9]_i_1\ : label is "soft_lutpair10";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  D(15 downto 0) <= \^d\(15 downto 0);
\i_fu_204[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \i_fu_204_reg[0]\(1),
      I1 => \i_fu_204_reg[0]\(0),
      I2 => \i_fu_204_reg[0]\(2),
      I3 => \i_fu_204_reg[0]_0\(0),
      O => \i_fu_204_reg[1]\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^d\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => dec_del_dltx_ce1,
      ENBWREN => dec_del_dltx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_754[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^a\(0),
      O => ram_reg_bram_0_0(0)
    );
\reg_754[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => Q(0),
      I2 => \^a\(10),
      O => ram_reg_bram_0_0(10)
    );
\reg_754[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => Q(0),
      I2 => \^a\(11),
      O => ram_reg_bram_0_0(11)
    );
\reg_754[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => Q(0),
      I2 => \^a\(12),
      O => ram_reg_bram_0_0(12)
    );
\reg_754[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => Q(0),
      I2 => \^a\(13),
      O => ram_reg_bram_0_0(13)
    );
\reg_754[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => Q(0),
      I2 => \^a\(14),
      O => ram_reg_bram_0_0(14)
    );
\reg_754[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => Q(0),
      I2 => \^a\(15),
      O => ram_reg_bram_0_0(15)
    );
\reg_754[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(0),
      I2 => \^a\(1),
      O => ram_reg_bram_0_0(1)
    );
\reg_754[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(0),
      I2 => \^a\(2),
      O => ram_reg_bram_0_0(2)
    );
\reg_754[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(0),
      I2 => \^a\(3),
      O => ram_reg_bram_0_0(3)
    );
\reg_754[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => Q(0),
      I2 => \^a\(4),
      O => ram_reg_bram_0_0(4)
    );
\reg_754[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => Q(0),
      I2 => \^a\(5),
      O => ram_reg_bram_0_0(5)
    );
\reg_754[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => Q(0),
      I2 => \^a\(6),
      O => ram_reg_bram_0_0(6)
    );
\reg_754[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => Q(0),
      I2 => \^a\(7),
      O => ram_reg_bram_0_0(7)
    );
\reg_754[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => Q(0),
      I2 => \^a\(8),
      O => ram_reg_bram_0_0(8)
    );
\reg_754[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => Q(0),
      I2 => \^a\(9),
      O => ram_reg_bram_0_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    delay_dltx_ce1 : in STD_LOGIC;
    delay_dltx_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DINBDIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 : entity is "adpcm_main_delay_dltx_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5 is
  signal \^a\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 96;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/delay_dltx_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 5;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_817[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \reg_817[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \reg_817[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \reg_817[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \reg_817[13]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \reg_817[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \reg_817[15]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \reg_817[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \reg_817[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \reg_817[3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \reg_817[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \reg_817[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \reg_817[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \reg_817[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \reg_817[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \reg_817[9]_i_1\ : label is "soft_lutpair25";
begin
  A(15 downto 0) <= \^a\(15 downto 0);
  D(15 downto 0) <= \^d\(15 downto 0);
ram_reg_bram_0: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 7) => B"0000000",
      ADDRARDADDR(6 downto 4) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 7) => B"0000000",
      ADDRBWRADDR(6 downto 4) => ADDRBWRADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(15 downto 0) => DINBDIN(15 downto 0),
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"00",
      DOUTADOUT(15 downto 0) => \^d\(15 downto 0),
      DOUTBDOUT(15 downto 0) => \^a\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => delay_dltx_ce1,
      ENBWREN => delay_dltx_ce0,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_817[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \^a\(0),
      O => ram_reg_bram_0_0(0)
    );
\reg_817[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => Q(0),
      I2 => \^a\(10),
      O => ram_reg_bram_0_0(10)
    );
\reg_817[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => Q(0),
      I2 => \^a\(11),
      O => ram_reg_bram_0_0(11)
    );
\reg_817[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => Q(0),
      I2 => \^a\(12),
      O => ram_reg_bram_0_0(12)
    );
\reg_817[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => Q(0),
      I2 => \^a\(13),
      O => ram_reg_bram_0_0(13)
    );
\reg_817[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => Q(0),
      I2 => \^a\(14),
      O => ram_reg_bram_0_0(14)
    );
\reg_817[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => Q(0),
      I2 => \^a\(15),
      O => ram_reg_bram_0_0(15)
    );
\reg_817[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(0),
      I2 => \^a\(1),
      O => ram_reg_bram_0_0(1)
    );
\reg_817[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => Q(0),
      I2 => \^a\(2),
      O => ram_reg_bram_0_0(2)
    );
\reg_817[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => Q(0),
      I2 => \^a\(3),
      O => ram_reg_bram_0_0(3)
    );
\reg_817[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => Q(0),
      I2 => \^a\(4),
      O => ram_reg_bram_0_0(4)
    );
\reg_817[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => Q(0),
      I2 => \^a\(5),
      O => ram_reg_bram_0_0(5)
    );
\reg_817[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => Q(0),
      I2 => \^a\(6),
      O => ram_reg_bram_0_0(6)
    );
\reg_817[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => Q(0),
      I2 => \^a\(7),
      O => ram_reg_bram_0_0(7)
    );
\reg_817[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => Q(0),
      I2 => \^a\(8),
      O => ram_reg_bram_0_0(8)
    );
\reg_817[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => Q(0),
      I2 => \^a\(9),
      O => ram_reg_bram_0_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln225_reg_1124_reg[3]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \trunc_ln225_reg_1124_reg[5]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \q0_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_2_reg_3119 : in STD_LOGIC;
    \q0_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R : entity is "adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R";
end bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wl_code_table_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[10]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \q0[11]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \q0[12]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \q0[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \q0[3]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \q0[7]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \q0[8]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \q0[9]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of tmp_product_i_10 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of tmp_product_i_11 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of tmp_product_i_12 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of tmp_product_i_13 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of tmp_product_i_14 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \tmp_product_i_2__12\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of tmp_product_i_4 : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of tmp_product_i_5 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of tmp_product_i_6 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of tmp_product_i_7 : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of tmp_product_i_8 : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of tmp_product_i_9 : label is "soft_lutpair322";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\q0[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9885"
    )
        port map (
      I0 => wl_code_table_address0(2),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(0),
      I3 => wl_code_table_address0(3),
      O => \trunc_ln225_reg_1124_reg[5]\(8)
    );
\q0[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E007"
    )
        port map (
      I0 => wl_code_table_address0(0),
      I1 => wl_code_table_address0(3),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[5]\(9)
    );
\q0[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E001"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(1),
      I3 => wl_code_table_address0(2),
      O => \trunc_ln225_reg_1124_reg[5]\(10)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7BBE"
    )
        port map (
      I0 => wl_code_table_address0(1),
      I1 => wl_code_table_address0(2),
      I2 => wl_code_table_address0(3),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[5]\(0)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A35"
    )
        port map (
      I0 => wl_code_table_address0(0),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(3),
      O => \trunc_ln225_reg_1124_reg[5]\(1)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"766E"
    )
        port map (
      I0 => wl_code_table_address0(2),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(3),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[5]\(2)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2448"
    )
        port map (
      I0 => wl_code_table_address0(0),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(3),
      I3 => wl_code_table_address0(2),
      O => \trunc_ln225_reg_1124_reg[5]\(3)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3BBC"
    )
        port map (
      I0 => wl_code_table_address0(2),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(3),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[5]\(4)
    );
\q0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E61F"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(1),
      I3 => wl_code_table_address0(2),
      O => \trunc_ln225_reg_1124_reg[5]\(5)
    );
\q0[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A995"
    )
        port map (
      I0 => wl_code_table_address0(1),
      I1 => wl_code_table_address0(2),
      I2 => wl_code_table_address0(3),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[5]\(6)
    );
\q0[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E607"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[5]\(7)
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[5]_0\(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[5]_0\(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[5]_0\(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[5]_0\(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[5]_0\(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
tmp_product_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3D22"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[3]\(4)
    );
tmp_product_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5646"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(2),
      I2 => wl_code_table_address0(1),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[3]\(3)
    );
tmp_product_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"355A"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[3]\(2)
    );
tmp_product_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DB0"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[3]\(1)
    );
tmp_product_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"254A"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[3]\(0)
    );
\tmp_product_i_15__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[11]\(1),
      I1 => \q0_reg[11]_0\(0),
      I2 => \^q\(2),
      I3 => tmp_2_reg_3119,
      I4 => \q0_reg[11]_1\(1),
      O => wl_code_table_address0(1)
    );
\tmp_product_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[11]\(0),
      I1 => \q0_reg[11]_0\(0),
      I2 => \^q\(1),
      I3 => tmp_2_reg_3119,
      I4 => \q0_reg[11]_1\(0),
      O => wl_code_table_address0(0)
    );
\tmp_product_i_17__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[11]\(2),
      I1 => \q0_reg[11]_0\(0),
      I2 => \^q\(3),
      I3 => tmp_2_reg_3119,
      I4 => \q0_reg[11]_1\(2),
      O => wl_code_table_address0(2)
    );
\tmp_product_i_18__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q0_reg[11]\(3),
      I1 => \q0_reg[11]_0\(0),
      I2 => \^q\(4),
      I3 => tmp_2_reg_3119,
      I4 => \q0_reg[11]_1\(3),
      O => wl_code_table_address0(3)
    );
\tmp_product_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => wl_code_table_address0(1),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(3),
      O => \trunc_ln225_reg_1124_reg[3]\(12)
    );
tmp_product_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3334"
    )
        port map (
      I0 => wl_code_table_address0(0),
      I1 => wl_code_table_address0(3),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[3]\(11)
    );
tmp_product_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4764"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(2),
      I2 => wl_code_table_address0(1),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[3]\(10)
    );
tmp_product_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F60"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(1),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[3]\(9)
    );
tmp_product_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DC2"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[3]\(8)
    );
tmp_product_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3552"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(0),
      I2 => wl_code_table_address0(2),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[3]\(7)
    );
tmp_product_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E26"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(2),
      I2 => wl_code_table_address0(1),
      I3 => wl_code_table_address0(0),
      O => \trunc_ln225_reg_1124_reg[3]\(6)
    );
tmp_product_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4746"
    )
        port map (
      I0 => wl_code_table_address0(3),
      I1 => wl_code_table_address0(2),
      I2 => wl_code_table_address0(0),
      I3 => wl_code_table_address0(1),
      O => \trunc_ln225_reg_1124_reg[3]\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R is
  port (
    quant26bt_pos_q0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R : entity is "adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R";
end bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R is
begin
\ap_CS_fsm[13]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(3),
      I1 => \ap_CS_fsm_reg[13]_i_2\(2),
      O => DI(1)
    );
\ap_CS_fsm[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(1),
      I1 => \ap_CS_fsm_reg[13]_i_2\(0),
      O => DI(0)
    );
\ap_CS_fsm[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(14),
      I1 => \ap_CS_fsm_reg[13]_i_2\(15),
      O => S(7)
    );
\ap_CS_fsm[13]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(12),
      I1 => \ap_CS_fsm_reg[13]_i_2\(13),
      O => S(6)
    );
\ap_CS_fsm[13]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(10),
      I1 => \ap_CS_fsm_reg[13]_i_2\(11),
      O => S(5)
    );
\ap_CS_fsm[13]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(8),
      I1 => \ap_CS_fsm_reg[13]_i_2\(9),
      O => S(4)
    );
\ap_CS_fsm[13]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(6),
      I1 => \ap_CS_fsm_reg[13]_i_2\(7),
      O => S(3)
    );
\ap_CS_fsm[13]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(4),
      I1 => \ap_CS_fsm_reg[13]_i_2\(5),
      O => S(2)
    );
\ap_CS_fsm[13]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(2),
      I1 => \ap_CS_fsm_reg[13]_i_2\(3),
      O => S(1)
    );
\ap_CS_fsm[13]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(0),
      I1 => \ap_CS_fsm_reg[13]_i_2\(1),
      O => S(0)
    );
\ap_CS_fsm[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(14),
      I1 => \ap_CS_fsm_reg[13]_i_2\(15),
      O => DI(7)
    );
\ap_CS_fsm[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(13),
      I1 => \ap_CS_fsm_reg[13]_i_2\(12),
      O => DI(6)
    );
\ap_CS_fsm[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(11),
      I1 => \ap_CS_fsm_reg[13]_i_2\(10),
      O => DI(5)
    );
\ap_CS_fsm[13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(9),
      I1 => \ap_CS_fsm_reg[13]_i_2\(8),
      O => DI(4)
    );
\ap_CS_fsm[13]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(7),
      I1 => \ap_CS_fsm_reg[13]_i_2\(6),
      O => DI(3)
    );
\ap_CS_fsm[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_2\(5),
      I1 => \ap_CS_fsm_reg[13]_i_2\(4),
      O => DI(2)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => \q0_reg[0]_0\,
      Q => quant26bt_pos_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(0),
      Q => quant26bt_pos_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(1),
      Q => quant26bt_pos_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(2),
      Q => quant26bt_pos_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(3),
      Q => quant26bt_pos_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Q(0),
      D => D(4),
      Q => quant26bt_pos_q0(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R : entity is "adpcm_main_h_ROM_AUTO_1R";
end bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R is
begin
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sext_ln618_fu_2367_p1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[8]_0\ : out STD_LOGIC;
    \q0_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[10]_1\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    \q0_reg[8]_1\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[6]_1\ : out STD_LOGIC;
    \q0_reg[0]_0\ : out STD_LOGIC;
    \trunc_ln522_1_reg_3355_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln522_1_reg_3355_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sext_ln512_fu_1516_p1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \nbh_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_nbl_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_nbh_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sext_ln618_fu_1709_p1 : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[8]_2\ : out STD_LOGIC;
    \q0_reg[4]_1\ : out STD_LOGIC;
    \q0_reg[10]_2\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[6]_2\ : out STD_LOGIC;
    \q0_reg[6]_3\ : out STD_LOGIC;
    \q0_reg[6]_4\ : out STD_LOGIC;
    \q0_reg[0]_1\ : out STD_LOGIC;
    \trunc_ln522_2_reg_2961_reg[1]\ : out STD_LOGIC;
    \trunc_ln15_reg_2828_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln522_2_reg_2961_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sext_ln512_fu_992_p1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \dec_nbl_reg[14]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_nbh_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \nbh_reg[9]_i_3_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \detl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \deth_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln15_reg_2828_reg[3]_i_12_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbh_reg[9]_i_3_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_detl_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_deth_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[10]_3\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R : entity is "adpcm_main_ilb_table_ROM_AUTO_1R";
end bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R is
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dec_deth[4]_i_3_n_40\ : STD_LOGIC;
  signal \dec_deth[5]_i_2_n_40\ : STD_LOGIC;
  signal \dec_deth[6]_i_2_n_40\ : STD_LOGIC;
  signal \dec_deth[6]_i_3_n_40\ : STD_LOGIC;
  signal \dec_deth[7]_i_2_n_40\ : STD_LOGIC;
  signal \dec_deth[7]_i_3_n_40\ : STD_LOGIC;
  signal \dec_deth[8]_i_2_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_10_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_11_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_3_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_4_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_5_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_6_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_7_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_8_n_40\ : STD_LOGIC;
  signal \dec_nbh[1]_i_9_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_10_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_11_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_12_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_13_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_14_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_15_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_16_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_17_n_40\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_40\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_41\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_42\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_43\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_44\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_45\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_46\ : STD_LOGIC;
  signal \dec_nbh_reg[1]_i_2_n_47\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_40\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_41\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_42\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_43\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_44\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_45\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_46\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_3_n_47\ : STD_LOGIC;
  signal \dec_nbl[0]_i_10_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_11_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_3_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_4_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_5_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_6_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_7_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_8_n_40\ : STD_LOGIC;
  signal \dec_nbl[0]_i_9_n_40\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_40\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_41\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_42\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_43\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_44\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_45\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_46\ : STD_LOGIC;
  signal \dec_nbl_reg[0]_i_2_n_47\ : STD_LOGIC;
  signal \^dec_nbl_reg[14]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \deth[4]_i_3_n_40\ : STD_LOGIC;
  signal \deth[5]_i_2_n_40\ : STD_LOGIC;
  signal \deth[6]_i_2_n_40\ : STD_LOGIC;
  signal \deth[6]_i_3_n_40\ : STD_LOGIC;
  signal \deth[7]_i_2_n_40\ : STD_LOGIC;
  signal \deth[7]_i_3_n_40\ : STD_LOGIC;
  signal \deth[8]_i_2_n_40\ : STD_LOGIC;
  signal ilb_table_q0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \nbh[1]_i_10_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_11_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_3_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_4_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_5_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_6_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_7_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_8_n_40\ : STD_LOGIC;
  signal \nbh[1]_i_9_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_10_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_11_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_12_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_13_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_14_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_15_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_16_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_17_n_40\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_40\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_41\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_42\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_43\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_44\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_45\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_46\ : STD_LOGIC;
  signal \nbh_reg[1]_i_2_n_47\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_40\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_41\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_42\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_43\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_44\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_45\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_46\ : STD_LOGIC;
  signal \nbh_reg[9]_i_3_n_47\ : STD_LOGIC;
  signal \nbl[0]_i_10_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_11_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_3_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_4_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_5_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_6_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_7_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_8_n_40\ : STD_LOGIC;
  signal \nbl[0]_i_9_n_40\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_40\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_41\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_42\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_43\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_44\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_45\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_46\ : STD_LOGIC;
  signal \nbl_reg[0]_i_2_n_47\ : STD_LOGIC;
  signal \^q0_reg[10]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q0_reg[10]_1\ : STD_LOGIC;
  signal \^q0_reg[10]_2\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_1\ : STD_LOGIC;
  signal \^q0_reg[6]_2\ : STD_LOGIC;
  signal \^q0_reg[6]_3\ : STD_LOGIC;
  signal \^q0_reg[6]_4\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC;
  signal \^q0_reg[8]_1\ : STD_LOGIC;
  signal \^sext_ln618_fu_1709_p1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^sext_ln618_fu_2367_p1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \trunc_ln15_reg_2828[3]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_41\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_42\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_43\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_44\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_45\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_46\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_12_n_47\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_3_n_42\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_3_n_44\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_3_n_45\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_3_n_46\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_3_n_47\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_15_n_40\ : STD_LOGIC;
  signal \^trunc_ln522_1_reg_3355_reg[1]\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_3_n_42\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_3_n_44\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_3_n_45\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_3_n_46\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_3_n_47\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_15_n_40\ : STD_LOGIC;
  signal \^trunc_ln522_2_reg_2961_reg[1]\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_3_n_42\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_3_n_44\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_3_n_45\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_3_n_46\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_3_n_47\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_41\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_42\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_43\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_44\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_45\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_46\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_12_n_47\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_3_n_42\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_3_n_44\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_3_n_45\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_3_n_46\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_3_n_47\ : STD_LOGIC;
  signal \NLW_dec_nbh_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_dec_nbl_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_nbh_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_nbl_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_trunc_ln15_reg_2828_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln15_reg_2828_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln_reg_3201_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln_reg_3201_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_deth[3]_i_3\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \dec_deth[4]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \dec_deth[4]_i_3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \dec_deth[5]_i_1\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \dec_deth[6]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \dec_deth[6]_i_3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \dec_deth[7]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \dec_deth[7]_i_3\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \deth[3]_i_3\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \deth[4]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \deth[4]_i_3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \deth[5]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \deth[6]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \deth[6]_i_3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \deth[7]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \deth[7]_i_3\ : label is "soft_lutpair479";
begin
  DI(3 downto 0) <= \^di\(3 downto 0);
  \dec_nbl_reg[14]\(3 downto 0) <= \^dec_nbl_reg[14]\(3 downto 0);
  \q0_reg[10]_0\(8 downto 0) <= \^q0_reg[10]_0\(8 downto 0);
  \q0_reg[10]_1\ <= \^q0_reg[10]_1\;
  \q0_reg[10]_2\ <= \^q0_reg[10]_2\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
  \q0_reg[6]_1\ <= \^q0_reg[6]_1\;
  \q0_reg[6]_2\ <= \^q0_reg[6]_2\;
  \q0_reg[6]_3\ <= \^q0_reg[6]_3\;
  \q0_reg[6]_4\ <= \^q0_reg[6]_4\;
  \q0_reg[7]_0\ <= \^q0_reg[7]_0\;
  \q0_reg[8]_1\ <= \^q0_reg[8]_1\;
  sext_ln618_fu_1709_p1(14 downto 0) <= \^sext_ln618_fu_1709_p1\(14 downto 0);
  sext_ln618_fu_2367_p1(14 downto 0) <= \^sext_ln618_fu_2367_p1\(14 downto 0);
  \trunc_ln522_1_reg_3355_reg[1]\ <= \^trunc_ln522_1_reg_3355_reg[1]\;
  \trunc_ln522_2_reg_2961_reg[1]\ <= \^trunc_ln522_2_reg_2961_reg[1]\;
\dec_deth[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => ilb_table_q0(0),
      I1 => \^q0_reg[10]_0\(6),
      I2 => \dec_deth_reg[8]\(3),
      I3 => \dec_deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(2),
      O => \q0_reg[0]_1\
    );
\dec_deth[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \dec_deth[5]_i_2_n_40\,
      I1 => \dec_deth_reg[8]\(0),
      I2 => \^trunc_ln522_2_reg_2961_reg[1]\,
      O => \trunc_ln522_2_reg_2961_reg[0]\(0)
    );
\dec_deth[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BBBB8B888B88"
    )
        port map (
      I0 => \dec_deth[4]_i_3_n_40\,
      I1 => \dec_deth_reg[8]\(1),
      I2 => \^q0_reg[10]_0\(1),
      I3 => \dec_deth_reg[8]\(3),
      I4 => \^q0_reg[10]_0\(5),
      I5 => \dec_deth_reg[8]\(2),
      O => \^trunc_ln522_2_reg_2961_reg[1]\
    );
\dec_deth[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \^q0_reg[10]_0\(0),
      I1 => \^q0_reg[10]_0\(7),
      I2 => \dec_deth_reg[8]\(3),
      I3 => \dec_deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(3),
      O => \dec_deth[4]_i_3_n_40\
    );
\dec_deth[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \dec_deth[5]_i_2_n_40\,
      I1 => \dec_deth_reg[8]\(0),
      I2 => \dec_deth[6]_i_2_n_40\,
      O => \trunc_ln522_2_reg_2961_reg[0]\(1)
    );
\dec_deth[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888BBBBBBB8BBB"
    )
        port map (
      I0 => \^q0_reg[6]_4\,
      I1 => \dec_deth_reg[8]\(1),
      I2 => \^q0_reg[10]_0\(2),
      I3 => \dec_deth_reg[8]\(3),
      I4 => \dec_deth_reg[8]\(2),
      I5 => \^q0_reg[10]_0\(6),
      O => \dec_deth[5]_i_2_n_40\
    );
\dec_deth[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \dec_deth_reg[8]\(2),
      I2 => ilb_table_q0(2),
      I3 => \dec_deth_reg[8]\(3),
      I4 => \^q0_reg[10]_0\(8),
      O => \^q0_reg[6]_4\
    );
\dec_deth[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \dec_deth[6]_i_2_n_40\,
      I1 => \dec_deth_reg[8]\(0),
      I2 => \dec_deth[7]_i_2_n_40\,
      O => \trunc_ln522_2_reg_2961_reg[0]\(2)
    );
\dec_deth[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44FFFFCF440000"
    )
        port map (
      I0 => \^q0_reg[10]_0\(1),
      I1 => \dec_deth_reg[8]\(3),
      I2 => \^q0_reg[10]_0\(5),
      I3 => \dec_deth_reg[8]\(2),
      I4 => \dec_deth_reg[8]\(1),
      I5 => \dec_deth[6]_i_3_n_40\,
      O => \dec_deth[6]_i_2_n_40\
    );
\dec_deth[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^q0_reg[10]_0\(3),
      I1 => \dec_deth_reg[8]\(3),
      I2 => \dec_deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(7),
      O => \dec_deth[6]_i_3_n_40\
    );
\dec_deth[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_deth[7]_i_2_n_40\,
      I1 => \dec_deth_reg[8]\(0),
      I2 => \dec_deth[8]_i_2_n_40\,
      O => \trunc_ln522_2_reg_2961_reg[0]\(3)
    );
\dec_deth[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF38083808"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \dec_deth_reg[8]\(3),
      I2 => \dec_deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(8),
      I4 => \dec_deth[7]_i_3_n_40\,
      I5 => \dec_deth_reg[8]\(1),
      O => \dec_deth[7]_i_2_n_40\
    );
\dec_deth[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^q0_reg[10]_0\(2),
      I1 => \dec_deth_reg[8]\(3),
      I2 => \dec_deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(6),
      O => \dec_deth[7]_i_3_n_40\
    );
\dec_deth[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_deth[8]_i_2_n_40\,
      I1 => \dec_deth_reg[8]\(0),
      I2 => \^q0_reg[6]_3\,
      O => \trunc_ln522_2_reg_2961_reg[0]\(4)
    );
\dec_deth[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C00FA00FA0"
    )
        port map (
      I0 => \^q0_reg[10]_0\(5),
      I1 => \^q0_reg[10]_0\(3),
      I2 => \dec_deth_reg[8]\(3),
      I3 => \dec_deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(7),
      I5 => \dec_deth_reg[8]\(1),
      O => \dec_deth[8]_i_2_n_40\
    );
\dec_deth[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CC00AAF00000"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \^q0_reg[10]_0\(8),
      I2 => \^q0_reg[10]_0\(6),
      I3 => \dec_deth_reg[8]\(1),
      I4 => \dec_deth_reg[8]\(3),
      I5 => \dec_deth_reg[8]\(2),
      O => \^q0_reg[6]_3\
    );
\dec_detl[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q0_reg[10]_0\(6),
      I1 => ilb_table_q0(0),
      I2 => \dec_detl_reg[3]\(1),
      I3 => \dec_detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(2),
      I5 => \dec_detl_reg[3]\(3),
      O => \q0_reg[8]_2\
    );
\dec_detl[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q0_reg[10]_0\(8),
      I1 => ilb_table_q0(2),
      I2 => \dec_detl_reg[3]\(1),
      I3 => \dec_detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(4),
      I5 => \dec_detl_reg[3]\(3),
      O => \^q0_reg[10]_2\
    );
\dec_detl[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \^q0_reg[10]_0\(2),
      I1 => \dec_detl_reg[3]\(2),
      I2 => \^q0_reg[10]_0\(6),
      I3 => \dec_detl_reg[3]\(3),
      I4 => \dec_detl_reg[3]\(1),
      I5 => \^q0_reg[10]_2\,
      O => \q0_reg[4]_1\
    );
\dec_detl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => \dec_detl_reg[3]\(0),
      I2 => \^q0_reg[6]_2\,
      O => \trunc_ln15_reg_2828_reg[0]\(0)
    );
\dec_detl[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FC000C0AF00AF0"
    )
        port map (
      I0 => \^q0_reg[10]_0\(3),
      I1 => \^q0_reg[10]_0\(7),
      I2 => \dec_detl_reg[3]\(1),
      I3 => \dec_detl_reg[3]\(3),
      I4 => \^q0_reg[10]_0\(5),
      I5 => \dec_detl_reg[3]\(2),
      O => \^q0_reg[5]_0\
    );
\dec_detl[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000AFC000C00"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \^q0_reg[10]_0\(8),
      I2 => \dec_detl_reg[3]\(1),
      I3 => \dec_detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(6),
      I5 => \dec_detl_reg[3]\(3),
      O => \^q0_reg[6]_2\
    );
\dec_nbh[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(2),
      O => \dec_nbh[1]_i_10_n_40\
    );
\dec_nbh[1]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(1),
      O => \dec_nbh[1]_i_11_n_40\
    );
\dec_nbh[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(0),
      O => \dec_nbh[1]_i_3_n_40\
    );
\dec_nbh[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(1),
      I1 => \dec_nbh_reg[9]_i_3_0\(8),
      O => \dec_nbh[1]_i_4_n_40\
    );
\dec_nbh[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(0),
      I1 => \dec_nbh_reg[9]_i_3_0\(7),
      O => \dec_nbh[1]_i_5_n_40\
    );
\dec_nbh[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(6),
      O => \dec_nbh[1]_i_6_n_40\
    );
\dec_nbh[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(5),
      O => \dec_nbh[1]_i_7_n_40\
    );
\dec_nbh[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(4),
      O => \dec_nbh[1]_i_8_n_40\
    );
\dec_nbh[1]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(3),
      O => \dec_nbh[1]_i_9_n_40\
    );
\dec_nbh[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(9),
      O => \dec_nbh[9]_i_10_n_40\
    );
\dec_nbh[9]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(8),
      O => \dec_nbh[9]_i_11_n_40\
    );
\dec_nbh[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(7),
      I1 => \dec_nbh_reg[9]_i_3_0\(14),
      O => \dec_nbh[9]_i_12_n_40\
    );
\dec_nbh[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(6),
      I1 => \dec_nbh_reg[9]_i_3_0\(13),
      O => \dec_nbh[9]_i_13_n_40\
    );
\dec_nbh[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(5),
      I1 => \dec_nbh_reg[9]_i_3_0\(12),
      O => \dec_nbh[9]_i_14_n_40\
    );
\dec_nbh[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(4),
      I1 => \dec_nbh_reg[9]_i_3_0\(11),
      O => \dec_nbh[9]_i_15_n_40\
    );
\dec_nbh[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(3),
      I1 => \dec_nbh_reg[9]_i_3_0\(10),
      O => \dec_nbh[9]_i_16_n_40\
    );
\dec_nbh[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(2),
      I1 => \dec_nbh_reg[9]_i_3_0\(9),
      O => \dec_nbh[9]_i_17_n_40\
    );
\dec_nbh[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(9),
      O => \dec_nbh_reg[9]\(2)
    );
\dec_nbh[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(8),
      O => \dec_nbh_reg[9]\(1)
    );
\dec_nbh[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(3),
      O => \dec_nbh_reg[9]\(0)
    );
\dec_nbh_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh[1]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \dec_nbh_reg[1]_i_2_n_40\,
      CO(6) => \dec_nbh_reg[1]_i_2_n_41\,
      CO(5) => \dec_nbh_reg[1]_i_2_n_42\,
      CO(4) => \dec_nbh_reg[1]_i_2_n_43\,
      CO(3) => \dec_nbh_reg[1]_i_2_n_44\,
      CO(2) => \dec_nbh_reg[1]_i_2_n_45\,
      CO(1) => \dec_nbh_reg[1]_i_2_n_46\,
      CO(0) => \dec_nbh_reg[1]_i_2_n_47\,
      DI(7 downto 6) => \dec_nbh_reg[9]_i_3_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \^sext_ln618_fu_1709_p1\(1 downto 0),
      O(5 downto 0) => \NLW_dec_nbh_reg[1]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \dec_nbh[1]_i_4_n_40\,
      S(6) => \dec_nbh[1]_i_5_n_40\,
      S(5) => \dec_nbh[1]_i_6_n_40\,
      S(4) => \dec_nbh[1]_i_7_n_40\,
      S(3) => \dec_nbh[1]_i_8_n_40\,
      S(2) => \dec_nbh[1]_i_9_n_40\,
      S(1) => \dec_nbh[1]_i_10_n_40\,
      S(0) => \dec_nbh[1]_i_11_n_40\
    );
\dec_nbh_reg[9]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh_reg[1]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \dec_nbh_reg[9]_i_3_n_40\,
      CO(6) => \dec_nbh_reg[9]_i_3_n_41\,
      CO(5) => \dec_nbh_reg[9]_i_3_n_42\,
      CO(4) => \dec_nbh_reg[9]_i_3_n_43\,
      CO(3) => \dec_nbh_reg[9]_i_3_n_44\,
      CO(2) => \dec_nbh_reg[9]_i_3_n_45\,
      CO(1) => \dec_nbh_reg[9]_i_3_n_46\,
      CO(0) => \dec_nbh_reg[9]_i_3_n_47\,
      DI(7 downto 0) => \dec_nbh_reg[9]_i_3_0\(9 downto 2),
      O(7 downto 0) => \^sext_ln618_fu_1709_p1\(9 downto 2),
      S(7) => \dec_nbh[9]_i_10_n_40\,
      S(6) => \dec_nbh[9]_i_11_n_40\,
      S(5) => \dec_nbh[9]_i_12_n_40\,
      S(4) => \dec_nbh[9]_i_13_n_40\,
      S(3) => \dec_nbh[9]_i_14_n_40\,
      S(2) => \dec_nbh[9]_i_15_n_40\,
      S(1) => \dec_nbh[9]_i_16_n_40\,
      S(0) => \dec_nbh[9]_i_17_n_40\
    );
\dec_nbl[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(2),
      O => \dec_nbl[0]_i_10_n_40\
    );
\dec_nbl[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(1),
      O => \dec_nbl[0]_i_11_n_40\
    );
\dec_nbl[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(0),
      O => \dec_nbl[0]_i_3_n_40\
    );
\dec_nbl[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(1),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(8),
      O => \dec_nbl[0]_i_4_n_40\
    );
\dec_nbl[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(0),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(7),
      O => \dec_nbl[0]_i_5_n_40\
    );
\dec_nbl[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(6),
      O => \dec_nbl[0]_i_6_n_40\
    );
\dec_nbl[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(5),
      O => \dec_nbl[0]_i_7_n_40\
    );
\dec_nbl[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(4),
      O => \dec_nbl[0]_i_8_n_40\
    );
\dec_nbl[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(3),
      O => \dec_nbl[0]_i_9_n_40\
    );
\dec_nbl_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbl[0]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \dec_nbl_reg[0]_i_2_n_40\,
      CO(6) => \dec_nbl_reg[0]_i_2_n_41\,
      CO(5) => \dec_nbl_reg[0]_i_2_n_42\,
      CO(4) => \dec_nbl_reg[0]_i_2_n_43\,
      CO(3) => \dec_nbl_reg[0]_i_2_n_44\,
      CO(2) => \dec_nbl_reg[0]_i_2_n_45\,
      CO(1) => \dec_nbl_reg[0]_i_2_n_46\,
      CO(0) => \dec_nbl_reg[0]_i_2_n_47\,
      DI(7 downto 6) => \trunc_ln15_reg_2828_reg[3]_i_12_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln512_fu_992_p1(1 downto 0),
      O(5 downto 0) => \NLW_dec_nbl_reg[0]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \dec_nbl[0]_i_4_n_40\,
      S(6) => \dec_nbl[0]_i_5_n_40\,
      S(5) => \dec_nbl[0]_i_6_n_40\,
      S(4) => \dec_nbl[0]_i_7_n_40\,
      S(3) => \dec_nbl[0]_i_8_n_40\,
      S(2) => \dec_nbl[0]_i_9_n_40\,
      S(1) => \dec_nbl[0]_i_10_n_40\,
      S(0) => \dec_nbl[0]_i_11_n_40\
    );
\deth[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => ilb_table_q0(0),
      I1 => \^q0_reg[10]_0\(6),
      I2 => \deth_reg[8]\(3),
      I3 => \deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(2),
      O => \q0_reg[0]_0\
    );
\deth[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \deth[5]_i_2_n_40\,
      I1 => \deth_reg[8]\(0),
      I2 => \^trunc_ln522_1_reg_3355_reg[1]\,
      O => \trunc_ln522_1_reg_3355_reg[0]\(0)
    );
\deth[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BBBB8B888B88"
    )
        port map (
      I0 => \deth[4]_i_3_n_40\,
      I1 => \deth_reg[8]\(1),
      I2 => \^q0_reg[10]_0\(1),
      I3 => \deth_reg[8]\(3),
      I4 => \^q0_reg[10]_0\(5),
      I5 => \deth_reg[8]\(2),
      O => \^trunc_ln522_1_reg_3355_reg[1]\
    );
\deth[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F053FF53"
    )
        port map (
      I0 => \^q0_reg[10]_0\(0),
      I1 => \^q0_reg[10]_0\(7),
      I2 => \deth_reg[8]\(3),
      I3 => \deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(3),
      O => \deth[4]_i_3_n_40\
    );
\deth[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \deth[5]_i_2_n_40\,
      I1 => \deth_reg[8]\(0),
      I2 => \deth[6]_i_2_n_40\,
      O => \trunc_ln522_1_reg_3355_reg[0]\(1)
    );
\deth[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888BBBBBBB8BBB"
    )
        port map (
      I0 => \^q0_reg[6]_1\,
      I1 => \deth_reg[8]\(1),
      I2 => \^q0_reg[10]_0\(2),
      I3 => \deth_reg[8]\(3),
      I4 => \deth_reg[8]\(2),
      I5 => \^q0_reg[10]_0\(6),
      O => \deth[5]_i_2_n_40\
    );
\deth[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \deth_reg[8]\(2),
      I2 => ilb_table_q0(2),
      I3 => \deth_reg[8]\(3),
      I4 => \^q0_reg[10]_0\(8),
      O => \^q0_reg[6]_1\
    );
\deth[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \deth[6]_i_2_n_40\,
      I1 => \deth_reg[8]\(0),
      I2 => \deth[7]_i_2_n_40\,
      O => \trunc_ln522_1_reg_3355_reg[0]\(2)
    );
\deth[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF44FFFFCF440000"
    )
        port map (
      I0 => \^q0_reg[10]_0\(1),
      I1 => \deth_reg[8]\(3),
      I2 => \^q0_reg[10]_0\(5),
      I3 => \deth_reg[8]\(2),
      I4 => \deth_reg[8]\(1),
      I5 => \deth[6]_i_3_n_40\,
      O => \deth[6]_i_2_n_40\
    );
\deth[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^q0_reg[10]_0\(3),
      I1 => \deth_reg[8]\(3),
      I2 => \deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(7),
      O => \deth[6]_i_3_n_40\
    );
\deth[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \deth[7]_i_2_n_40\,
      I1 => \deth_reg[8]\(0),
      I2 => \deth[8]_i_2_n_40\,
      O => \trunc_ln522_1_reg_3355_reg[0]\(3)
    );
\deth[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF38083808"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \deth_reg[8]\(3),
      I2 => \deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(8),
      I4 => \deth[7]_i_3_n_40\,
      I5 => \deth_reg[8]\(1),
      O => \deth[7]_i_2_n_40\
    );
\deth[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C7F7"
    )
        port map (
      I0 => \^q0_reg[10]_0\(2),
      I1 => \deth_reg[8]\(3),
      I2 => \deth_reg[8]\(2),
      I3 => \^q0_reg[10]_0\(6),
      O => \deth[7]_i_3_n_40\
    );
\deth[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \deth[8]_i_2_n_40\,
      I1 => \deth_reg[8]\(0),
      I2 => \^q0_reg[6]_0\,
      O => \trunc_ln522_1_reg_3355_reg[0]\(4)
    );
\deth[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C00FA00FA0"
    )
        port map (
      I0 => \^q0_reg[10]_0\(5),
      I1 => \^q0_reg[10]_0\(3),
      I2 => \deth_reg[8]\(3),
      I3 => \deth_reg[8]\(2),
      I4 => \^q0_reg[10]_0\(7),
      I5 => \deth_reg[8]\(1),
      O => \deth[8]_i_2_n_40\
    );
\deth[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0AF0000C0A000"
    )
        port map (
      I0 => \^q0_reg[10]_0\(4),
      I1 => \^q0_reg[10]_0\(8),
      I2 => \deth_reg[8]\(1),
      I3 => \deth_reg[8]\(3),
      I4 => \deth_reg[8]\(2),
      I5 => \^q0_reg[10]_0\(6),
      O => \^q0_reg[6]_0\
    );
\detl[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q0_reg[10]_0\(6),
      I1 => ilb_table_q0(0),
      I2 => \detl_reg[3]\(1),
      I3 => \detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(2),
      I5 => \detl_reg[3]\(3),
      O => \q0_reg[8]_0\
    );
\detl[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00CA00CCFFAC00A"
    )
        port map (
      I0 => \^q0_reg[10]_0\(8),
      I1 => ilb_table_q0(2),
      I2 => \detl_reg[3]\(1),
      I3 => \detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(4),
      I5 => \detl_reg[3]\(3),
      O => \^q0_reg[10]_1\
    );
\detl[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF470000FF47FFFF"
    )
        port map (
      I0 => \^q0_reg[10]_0\(2),
      I1 => \detl_reg[3]\(2),
      I2 => \^q0_reg[10]_0\(6),
      I3 => \detl_reg[3]\(3),
      I4 => \detl_reg[3]\(1),
      I5 => \^q0_reg[10]_1\,
      O => \q0_reg[4]_0\
    );
\detl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q0_reg[7]_0\,
      I1 => \detl_reg[3]\(0),
      I2 => \^q0_reg[8]_1\,
      O => D(0)
    );
\detl[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030BBCC88CC"
    )
        port map (
      I0 => \^q0_reg[10]_0\(5),
      I1 => \detl_reg[3]\(1),
      I2 => \^q0_reg[10]_0\(3),
      I3 => \detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(7),
      I5 => \detl_reg[3]\(3),
      O => \^q0_reg[7]_0\
    );
\detl[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300030BB008800"
    )
        port map (
      I0 => \^q0_reg[10]_0\(6),
      I1 => \detl_reg[3]\(1),
      I2 => \^q0_reg[10]_0\(4),
      I3 => \detl_reg[3]\(2),
      I4 => \^q0_reg[10]_0\(8),
      I5 => \detl_reg[3]\(3),
      O => \^q0_reg[8]_1\
    );
\nbh[1]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(2),
      O => \nbh[1]_i_10_n_40\
    );
\nbh[1]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(1),
      O => \nbh[1]_i_11_n_40\
    );
\nbh[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(0),
      O => \nbh[1]_i_3_n_40\
    );
\nbh[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(1),
      I1 => \nbh_reg[9]_i_3_0\(8),
      O => \nbh[1]_i_4_n_40\
    );
\nbh[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(0),
      I1 => \nbh_reg[9]_i_3_0\(7),
      O => \nbh[1]_i_5_n_40\
    );
\nbh[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(6),
      O => \nbh[1]_i_6_n_40\
    );
\nbh[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(5),
      O => \nbh[1]_i_7_n_40\
    );
\nbh[1]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(4),
      O => \nbh[1]_i_8_n_40\
    );
\nbh[1]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(3),
      O => \nbh[1]_i_9_n_40\
    );
\nbh[9]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(9),
      O => \nbh[9]_i_10_n_40\
    );
\nbh[9]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(8),
      O => \nbh[9]_i_11_n_40\
    );
\nbh[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(7),
      I1 => \nbh_reg[9]_i_3_0\(14),
      O => \nbh[9]_i_12_n_40\
    );
\nbh[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(6),
      I1 => \nbh_reg[9]_i_3_0\(13),
      O => \nbh[9]_i_13_n_40\
    );
\nbh[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(5),
      I1 => \nbh_reg[9]_i_3_0\(12),
      O => \nbh[9]_i_14_n_40\
    );
\nbh[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(4),
      I1 => \nbh_reg[9]_i_3_0\(11),
      O => \nbh[9]_i_15_n_40\
    );
\nbh[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(3),
      I1 => \nbh_reg[9]_i_3_0\(10),
      O => \nbh[9]_i_16_n_40\
    );
\nbh[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(2),
      I1 => \nbh_reg[9]_i_3_0\(9),
      O => \nbh[9]_i_17_n_40\
    );
\nbh[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(9),
      O => S(2)
    );
\nbh[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(8),
      O => S(1)
    );
\nbh[9]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(3),
      O => S(0)
    );
\nbh_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh[1]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \nbh_reg[1]_i_2_n_40\,
      CO(6) => \nbh_reg[1]_i_2_n_41\,
      CO(5) => \nbh_reg[1]_i_2_n_42\,
      CO(4) => \nbh_reg[1]_i_2_n_43\,
      CO(3) => \nbh_reg[1]_i_2_n_44\,
      CO(2) => \nbh_reg[1]_i_2_n_45\,
      CO(1) => \nbh_reg[1]_i_2_n_46\,
      CO(0) => \nbh_reg[1]_i_2_n_47\,
      DI(7 downto 6) => \nbh_reg[9]_i_3_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \^sext_ln618_fu_2367_p1\(1 downto 0),
      O(5 downto 0) => \NLW_nbh_reg[1]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \nbh[1]_i_4_n_40\,
      S(6) => \nbh[1]_i_5_n_40\,
      S(5) => \nbh[1]_i_6_n_40\,
      S(4) => \nbh[1]_i_7_n_40\,
      S(3) => \nbh[1]_i_8_n_40\,
      S(2) => \nbh[1]_i_9_n_40\,
      S(1) => \nbh[1]_i_10_n_40\,
      S(0) => \nbh[1]_i_11_n_40\
    );
\nbh_reg[9]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh_reg[1]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \nbh_reg[9]_i_3_n_40\,
      CO(6) => \nbh_reg[9]_i_3_n_41\,
      CO(5) => \nbh_reg[9]_i_3_n_42\,
      CO(4) => \nbh_reg[9]_i_3_n_43\,
      CO(3) => \nbh_reg[9]_i_3_n_44\,
      CO(2) => \nbh_reg[9]_i_3_n_45\,
      CO(1) => \nbh_reg[9]_i_3_n_46\,
      CO(0) => \nbh_reg[9]_i_3_n_47\,
      DI(7 downto 0) => \nbh_reg[9]_i_3_0\(9 downto 2),
      O(7 downto 0) => \^sext_ln618_fu_2367_p1\(9 downto 2),
      S(7) => \nbh[9]_i_10_n_40\,
      S(6) => \nbh[9]_i_11_n_40\,
      S(5) => \nbh[9]_i_12_n_40\,
      S(4) => \nbh[9]_i_13_n_40\,
      S(3) => \nbh[9]_i_14_n_40\,
      S(2) => \nbh[9]_i_15_n_40\,
      S(1) => \nbh[9]_i_16_n_40\,
      S(0) => \nbh[9]_i_17_n_40\
    );
\nbl[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      O => \nbl[0]_i_10_n_40\
    );
\nbl[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \nbl[0]_i_11_n_40\
    );
\nbl[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \nbl[0]_i_3_n_40\
    );
\nbl[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(8),
      O => \nbl[0]_i_4_n_40\
    );
\nbl[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      O => \nbl[0]_i_5_n_40\
    );
\nbl[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(6),
      O => \nbl[0]_i_6_n_40\
    );
\nbl[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(5),
      O => \nbl[0]_i_7_n_40\
    );
\nbl[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(4),
      O => \nbl[0]_i_8_n_40\
    );
\nbl[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(3),
      O => \nbl[0]_i_9_n_40\
    );
\nbl_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbl[0]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \nbl_reg[0]_i_2_n_40\,
      CO(6) => \nbl_reg[0]_i_2_n_41\,
      CO(5) => \nbl_reg[0]_i_2_n_42\,
      CO(4) => \nbl_reg[0]_i_2_n_43\,
      CO(3) => \nbl_reg[0]_i_2_n_44\,
      CO(2) => \nbl_reg[0]_i_2_n_45\,
      CO(1) => \nbl_reg[0]_i_2_n_46\,
      CO(0) => \nbl_reg[0]_i_2_n_47\,
      DI(7 downto 6) => Q(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln512_fu_1516_p1(1 downto 0),
      O(5 downto 0) => \NLW_nbl_reg[0]_i_2_O_UNCONNECTED\(5 downto 0),
      S(7) => \nbl[0]_i_4_n_40\,
      S(6) => \nbl[0]_i_5_n_40\,
      S(5) => \nbl[0]_i_6_n_40\,
      S(4) => \nbl[0]_i_7_n_40\,
      S(3) => \nbl[0]_i_8_n_40\,
      S(2) => \nbl[0]_i_9_n_40\,
      S(1) => \nbl[0]_i_10_n_40\,
      S(0) => \nbl[0]_i_11_n_40\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(0),
      Q => ilb_table_q0(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(10),
      Q => \^q0_reg[10]_0\(8),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(1),
      Q => \^q0_reg[10]_0\(0),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(2),
      Q => ilb_table_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(3),
      Q => \^q0_reg[10]_0\(1),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(4),
      Q => \^q0_reg[10]_0\(2),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(5),
      Q => \^q0_reg[10]_0\(3),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(6),
      Q => \^q0_reg[10]_0\(4),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(7),
      Q => \^q0_reg[10]_0\(5),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(8),
      Q => \^q0_reg[10]_0\(6),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[10]_3\(9),
      Q => \^q0_reg[10]_0\(7),
      R => '0'
    );
\trunc_ln15_reg_2828[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(14),
      O => \trunc_ln15_reg_2828[3]_i_13_n_40\
    );
\trunc_ln15_reg_2828[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(13),
      O => \trunc_ln15_reg_2828[3]_i_14_n_40\
    );
\trunc_ln15_reg_2828[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(12),
      O => \trunc_ln15_reg_2828[3]_i_15_n_40\
    );
\trunc_ln15_reg_2828[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(11),
      O => \trunc_ln15_reg_2828[3]_i_16_n_40\
    );
\trunc_ln15_reg_2828[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(10),
      O => \trunc_ln15_reg_2828[3]_i_17_n_40\
    );
\trunc_ln15_reg_2828[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(9),
      O => \trunc_ln15_reg_2828[3]_i_18_n_40\
    );
\trunc_ln15_reg_2828[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(8),
      O => \trunc_ln15_reg_2828[3]_i_19_n_40\
    );
\trunc_ln15_reg_2828[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(7),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(14),
      O => \trunc_ln15_reg_2828[3]_i_20_n_40\
    );
\trunc_ln15_reg_2828[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(6),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(13),
      O => \trunc_ln15_reg_2828[3]_i_21_n_40\
    );
\trunc_ln15_reg_2828[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(5),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(12),
      O => \trunc_ln15_reg_2828[3]_i_22_n_40\
    );
\trunc_ln15_reg_2828[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(4),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(11),
      O => \trunc_ln15_reg_2828[3]_i_23_n_40\
    );
\trunc_ln15_reg_2828[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(3),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(10),
      O => \trunc_ln15_reg_2828[3]_i_24_n_40\
    );
\trunc_ln15_reg_2828[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(2),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_12_0\(9),
      O => \trunc_ln15_reg_2828[3]_i_25_n_40\
    );
\trunc_ln15_reg_2828[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(1),
      O => \^dec_nbl_reg[14]\(0)
    );
\trunc_ln15_reg_2828[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(3),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_3_n_42\,
      O => \dec_nbl_reg[14]_0\(2)
    );
\trunc_ln15_reg_2828[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(2),
      I1 => \^dec_nbl_reg[14]\(3),
      O => \dec_nbl_reg[14]_0\(1)
    );
\trunc_ln15_reg_2828[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dec_nbl_reg[14]\(1),
      I1 => \^dec_nbl_reg[14]\(2),
      O => \dec_nbl_reg[14]_0\(0)
    );
\trunc_ln15_reg_2828_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbl_reg[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln15_reg_2828_reg[3]_i_12_n_40\,
      CO(6) => \trunc_ln15_reg_2828_reg[3]_i_12_n_41\,
      CO(5) => \trunc_ln15_reg_2828_reg[3]_i_12_n_42\,
      CO(4) => \trunc_ln15_reg_2828_reg[3]_i_12_n_43\,
      CO(3) => \trunc_ln15_reg_2828_reg[3]_i_12_n_44\,
      CO(2) => \trunc_ln15_reg_2828_reg[3]_i_12_n_45\,
      CO(1) => \trunc_ln15_reg_2828_reg[3]_i_12_n_46\,
      CO(0) => \trunc_ln15_reg_2828_reg[3]_i_12_n_47\,
      DI(7 downto 0) => \trunc_ln15_reg_2828_reg[3]_i_12_0\(9 downto 2),
      O(7 downto 0) => sext_ln512_fu_992_p1(9 downto 2),
      S(7) => \trunc_ln15_reg_2828[3]_i_18_n_40\,
      S(6) => \trunc_ln15_reg_2828[3]_i_19_n_40\,
      S(5) => \trunc_ln15_reg_2828[3]_i_20_n_40\,
      S(4) => \trunc_ln15_reg_2828[3]_i_21_n_40\,
      S(3) => \trunc_ln15_reg_2828[3]_i_22_n_40\,
      S(2) => \trunc_ln15_reg_2828[3]_i_23_n_40\,
      S(1) => \trunc_ln15_reg_2828[3]_i_24_n_40\,
      S(0) => \trunc_ln15_reg_2828[3]_i_25_n_40\
    );
\trunc_ln15_reg_2828_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln15_reg_2828_reg[3]_i_12_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln15_reg_2828_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln15_reg_2828_reg[3]_i_3_n_42\,
      CO(4) => \NLW_trunc_ln15_reg_2828_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln15_reg_2828_reg[3]_i_3_n_44\,
      CO(2) => \trunc_ln15_reg_2828_reg[3]_i_3_n_45\,
      CO(1) => \trunc_ln15_reg_2828_reg[3]_i_3_n_46\,
      CO(0) => \trunc_ln15_reg_2828_reg[3]_i_3_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \trunc_ln15_reg_2828_reg[3]_i_12_0\(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln15_reg_2828_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 2) => \^dec_nbl_reg[14]\(3 downto 1),
      O(1 downto 0) => sext_ln512_fu_992_p1(11 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln15_reg_2828[3]_i_13_n_40\,
      S(3) => \trunc_ln15_reg_2828[3]_i_14_n_40\,
      S(2) => \trunc_ln15_reg_2828[3]_i_15_n_40\,
      S(1) => \trunc_ln15_reg_2828[3]_i_16_n_40\,
      S(0) => \trunc_ln15_reg_2828[3]_i_17_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(14),
      O => \trunc_ln522_1_reg_3355[3]_i_11_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(13),
      O => \trunc_ln522_1_reg_3355[3]_i_12_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(12),
      O => \trunc_ln522_1_reg_3355[3]_i_13_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(11),
      O => \trunc_ln522_1_reg_3355[3]_i_14_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nbh_reg[9]_i_3_0\(10),
      O => \trunc_ln522_1_reg_3355[3]_i_15_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(14),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_3_n_42\,
      O => \nbh_reg[14]\(3)
    );
\trunc_ln522_1_reg_3355[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(13),
      I1 => \^sext_ln618_fu_2367_p1\(14),
      O => \nbh_reg[14]\(2)
    );
\trunc_ln522_1_reg_3355[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(12),
      I1 => \^sext_ln618_fu_2367_p1\(13),
      O => \nbh_reg[14]\(1)
    );
\trunc_ln522_1_reg_3355[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_2367_p1\(11),
      I1 => \^sext_ln618_fu_2367_p1\(12),
      O => \nbh_reg[14]\(0)
    );
\trunc_ln522_1_reg_3355_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh_reg[9]_i_3_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln522_1_reg_3355_reg[3]_i_3_n_42\,
      CO(4) => \NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln522_1_reg_3355_reg[3]_i_3_n_44\,
      CO(2) => \trunc_ln522_1_reg_3355_reg[3]_i_3_n_45\,
      CO(1) => \trunc_ln522_1_reg_3355_reg[3]_i_3_n_46\,
      CO(0) => \trunc_ln522_1_reg_3355_reg[3]_i_3_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \nbh_reg[9]_i_3_0\(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln522_1_reg_3355_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \^sext_ln618_fu_2367_p1\(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln522_1_reg_3355[3]_i_11_n_40\,
      S(3) => \trunc_ln522_1_reg_3355[3]_i_12_n_40\,
      S(2) => \trunc_ln522_1_reg_3355[3]_i_13_n_40\,
      S(1) => \trunc_ln522_1_reg_3355[3]_i_14_n_40\,
      S(0) => \trunc_ln522_1_reg_3355[3]_i_15_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(14),
      O => \trunc_ln522_2_reg_2961[3]_i_11_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(13),
      O => \trunc_ln522_2_reg_2961[3]_i_12_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(12),
      O => \trunc_ln522_2_reg_2961[3]_i_13_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(11),
      O => \trunc_ln522_2_reg_2961[3]_i_14_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \dec_nbh_reg[9]_i_3_0\(10),
      O => \trunc_ln522_2_reg_2961[3]_i_15_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(14),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_3_n_42\,
      O => \dec_nbh_reg[14]\(3)
    );
\trunc_ln522_2_reg_2961[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(13),
      I1 => \^sext_ln618_fu_1709_p1\(14),
      O => \dec_nbh_reg[14]\(2)
    );
\trunc_ln522_2_reg_2961[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(12),
      I1 => \^sext_ln618_fu_1709_p1\(13),
      O => \dec_nbh_reg[14]\(1)
    );
\trunc_ln522_2_reg_2961[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^sext_ln618_fu_1709_p1\(11),
      I1 => \^sext_ln618_fu_1709_p1\(12),
      O => \dec_nbh_reg[14]\(0)
    );
\trunc_ln522_2_reg_2961_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh_reg[9]_i_3_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln522_2_reg_2961_reg[3]_i_3_n_42\,
      CO(4) => \NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln522_2_reg_2961_reg[3]_i_3_n_44\,
      CO(2) => \trunc_ln522_2_reg_2961_reg[3]_i_3_n_45\,
      CO(1) => \trunc_ln522_2_reg_2961_reg[3]_i_3_n_46\,
      CO(0) => \trunc_ln522_2_reg_2961_reg[3]_i_3_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \dec_nbh_reg[9]_i_3_0\(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln522_2_reg_2961_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \^sext_ln618_fu_1709_p1\(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln522_2_reg_2961[3]_i_11_n_40\,
      S(3) => \trunc_ln522_2_reg_2961[3]_i_12_n_40\,
      S(2) => \trunc_ln522_2_reg_2961[3]_i_13_n_40\,
      S(1) => \trunc_ln522_2_reg_2961[3]_i_14_n_40\,
      S(0) => \trunc_ln522_2_reg_2961[3]_i_15_n_40\
    );
\trunc_ln_reg_3201[3]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(14),
      O => \trunc_ln_reg_3201[3]_i_13_n_40\
    );
\trunc_ln_reg_3201[3]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(13),
      O => \trunc_ln_reg_3201[3]_i_14_n_40\
    );
\trunc_ln_reg_3201[3]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      O => \trunc_ln_reg_3201[3]_i_15_n_40\
    );
\trunc_ln_reg_3201[3]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(11),
      O => \trunc_ln_reg_3201[3]_i_16_n_40\
    );
\trunc_ln_reg_3201[3]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(10),
      O => \trunc_ln_reg_3201[3]_i_17_n_40\
    );
\trunc_ln_reg_3201[3]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(9),
      O => \trunc_ln_reg_3201[3]_i_18_n_40\
    );
\trunc_ln_reg_3201[3]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(8),
      O => \trunc_ln_reg_3201[3]_i_19_n_40\
    );
\trunc_ln_reg_3201[3]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(7),
      I1 => Q(14),
      O => \trunc_ln_reg_3201[3]_i_20_n_40\
    );
\trunc_ln_reg_3201[3]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(6),
      I1 => Q(13),
      O => \trunc_ln_reg_3201[3]_i_21_n_40\
    );
\trunc_ln_reg_3201[3]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(5),
      I1 => Q(12),
      O => \trunc_ln_reg_3201[3]_i_22_n_40\
    );
\trunc_ln_reg_3201[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(4),
      I1 => Q(11),
      O => \trunc_ln_reg_3201[3]_i_23_n_40\
    );
\trunc_ln_reg_3201[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(3),
      I1 => Q(10),
      O => \trunc_ln_reg_3201[3]_i_24_n_40\
    );
\trunc_ln_reg_3201[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      O => \trunc_ln_reg_3201[3]_i_25_n_40\
    );
\trunc_ln_reg_3201[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(1),
      O => \^di\(0)
    );
\trunc_ln_reg_3201[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \trunc_ln_reg_3201_reg[3]_i_3_n_42\,
      O => \nbl_reg[14]\(2)
    );
\trunc_ln_reg_3201[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(2),
      I1 => \^di\(3),
      O => \nbl_reg[14]\(1)
    );
\trunc_ln_reg_3201[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^di\(2),
      O => \nbl_reg[14]\(0)
    );
\trunc_ln_reg_3201_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbl_reg[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln_reg_3201_reg[3]_i_12_n_40\,
      CO(6) => \trunc_ln_reg_3201_reg[3]_i_12_n_41\,
      CO(5) => \trunc_ln_reg_3201_reg[3]_i_12_n_42\,
      CO(4) => \trunc_ln_reg_3201_reg[3]_i_12_n_43\,
      CO(3) => \trunc_ln_reg_3201_reg[3]_i_12_n_44\,
      CO(2) => \trunc_ln_reg_3201_reg[3]_i_12_n_45\,
      CO(1) => \trunc_ln_reg_3201_reg[3]_i_12_n_46\,
      CO(0) => \trunc_ln_reg_3201_reg[3]_i_12_n_47\,
      DI(7 downto 0) => Q(9 downto 2),
      O(7 downto 0) => sext_ln512_fu_1516_p1(9 downto 2),
      S(7) => \trunc_ln_reg_3201[3]_i_18_n_40\,
      S(6) => \trunc_ln_reg_3201[3]_i_19_n_40\,
      S(5) => \trunc_ln_reg_3201[3]_i_20_n_40\,
      S(4) => \trunc_ln_reg_3201[3]_i_21_n_40\,
      S(3) => \trunc_ln_reg_3201[3]_i_22_n_40\,
      S(2) => \trunc_ln_reg_3201[3]_i_23_n_40\,
      S(1) => \trunc_ln_reg_3201[3]_i_24_n_40\,
      S(0) => \trunc_ln_reg_3201[3]_i_25_n_40\
    );
\trunc_ln_reg_3201_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln_reg_3201_reg[3]_i_12_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln_reg_3201_reg[3]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln_reg_3201_reg[3]_i_3_n_42\,
      CO(4) => \NLW_trunc_ln_reg_3201_reg[3]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \trunc_ln_reg_3201_reg[3]_i_3_n_44\,
      CO(2) => \trunc_ln_reg_3201_reg[3]_i_3_n_45\,
      CO(1) => \trunc_ln_reg_3201_reg[3]_i_3_n_46\,
      CO(0) => \trunc_ln_reg_3201_reg[3]_i_3_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => Q(14 downto 10),
      O(7 downto 5) => \NLW_trunc_ln_reg_3201_reg[3]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 2) => \^di\(3 downto 1),
      O(1 downto 0) => sext_ln512_fu_1516_p1(11 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \trunc_ln_reg_3201[3]_i_13_n_40\,
      S(3) => \trunc_ln_reg_3201[3]_i_14_n_40\,
      S(2) => \trunc_ln_reg_3201[3]_i_15_n_40\,
      S(1) => \trunc_ln_reg_3201[3]_i_16_n_40\,
      S(0) => \trunc_ln_reg_3201[3]_i_17_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1 is
  port (
    \ap_CS_fsm_reg[30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[30]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[30]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[30]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1 : entity is "adpcm_main_mul_14s_14s_28_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1 is
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(7),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(1)
    );
\ram_reg_0_7_14_14_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(6),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(0)
    );
\ram_reg_0_7_14_14_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(13),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(7)
    );
\ram_reg_0_7_14_14_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(12),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(6)
    );
\ram_reg_0_7_14_14_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(11),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(5)
    );
\ram_reg_0_7_14_14_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(10),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(4)
    );
\ram_reg_0_7_14_14_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(9),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(3)
    );
\ram_reg_0_7_14_14_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(8),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_1\(2)
    );
\ram_reg_0_7_22_22_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(15),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(1)
    );
\ram_reg_0_7_22_22_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(14),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(0)
    );
\ram_reg_0_7_22_22_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(21),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(7)
    );
\ram_reg_0_7_22_22_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(20),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(6)
    );
\ram_reg_0_7_22_22_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(19),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(5)
    );
\ram_reg_0_7_22_22_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(18),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(4)
    );
\ram_reg_0_7_22_22_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(17),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(3)
    );
\ram_reg_0_7_22_22_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(16),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_2\(2)
    );
\ram_reg_0_7_30_30_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(23),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]\(1)
    );
\ram_reg_0_7_30_30_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(22),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]\(0)
    );
\ram_reg_0_7_6_6_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(5),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_0\(5)
    );
\ram_reg_0_7_6_6_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(4),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_0\(4)
    );
\ram_reg_0_7_6_6_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(3),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_0\(3)
    );
\ram_reg_0_7_6_6_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(2),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_0\(2)
    );
\ram_reg_0_7_6_6_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(1),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_0\(1)
    );
\ram_reg_0_7_6_6_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__0\(0),
      I1 => Q(2),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[30]_0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(13),
      A(28) => DSP_ALU_INST(13),
      A(27) => DSP_ALU_INST(13),
      A(26) => DSP_ALU_INST(13),
      A(25) => DSP_ALU_INST(13),
      A(24) => DSP_ALU_INST(13),
      A(23) => DSP_ALU_INST(13),
      A(22) => DSP_ALU_INST(13),
      A(21) => DSP_ALU_INST(13),
      A(20) => DSP_ALU_INST(13),
      A(19) => DSP_ALU_INST(13),
      A(18) => DSP_ALU_INST(13),
      A(17) => DSP_ALU_INST(13),
      A(16) => DSP_ALU_INST(13),
      A(15) => DSP_ALU_INST(13),
      A(14) => DSP_ALU_INST(13),
      A(13 downto 0) => DSP_ALU_INST(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(13),
      B(16) => D(13),
      B(15) => D(13),
      B(14) => D(13),
      B(13 downto 0) => D(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_tmp_product_P_UNCONNECTED(47 downto 28),
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8 is
  port (
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[18]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[18]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \ram_reg_0_7_30_30_i_2__2\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8 : entity is "adpcm_main_mul_14s_14s_28_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8 is
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(7),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(1)
    );
\ram_reg_0_7_14_14_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(6),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(0)
    );
\ram_reg_0_7_14_14_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(13),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(7)
    );
\ram_reg_0_7_14_14_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(12),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(6)
    );
\ram_reg_0_7_14_14_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(11),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(5)
    );
\ram_reg_0_7_14_14_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(10),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(4)
    );
\ram_reg_0_7_14_14_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(9),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(3)
    );
\ram_reg_0_7_14_14_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(8),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_1\(2)
    );
\ram_reg_0_7_22_22_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(15),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(1)
    );
\ram_reg_0_7_22_22_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(14),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(0)
    );
\ram_reg_0_7_22_22_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(21),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(7)
    );
\ram_reg_0_7_22_22_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(20),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(6)
    );
\ram_reg_0_7_22_22_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(19),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(5)
    );
\ram_reg_0_7_22_22_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(18),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(4)
    );
\ram_reg_0_7_22_22_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(17),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(3)
    );
\ram_reg_0_7_22_22_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(16),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_2\(2)
    );
\ram_reg_0_7_30_30_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(23),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]\(1)
    );
\ram_reg_0_7_30_30_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(22),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]\(0)
    );
\ram_reg_0_7_6_6_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(5),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_0\(5)
    );
\ram_reg_0_7_6_6_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(4),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_0\(4)
    );
\ram_reg_0_7_6_6_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(3),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_0\(3)
    );
\ram_reg_0_7_6_6_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(2),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_0\(2)
    );
\ram_reg_0_7_6_6_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(1),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_0\(1)
    );
\ram_reg_0_7_6_6_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__2\(0),
      I1 => Q(1),
      I2 => tmp_product_n_118,
      O => \ap_CS_fsm_reg[18]_0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(13),
      A(28) => DSP_ALU_INST(13),
      A(27) => DSP_ALU_INST(13),
      A(26) => DSP_ALU_INST(13),
      A(25) => DSP_ALU_INST(13),
      A(24) => DSP_ALU_INST(13),
      A(23) => DSP_ALU_INST(13),
      A(22) => DSP_ALU_INST(13),
      A(21) => DSP_ALU_INST(13),
      A(20) => DSP_ALU_INST(13),
      A(19) => DSP_ALU_INST(13),
      A(18) => DSP_ALU_INST(13),
      A(17) => DSP_ALU_INST(13),
      A(16) => DSP_ALU_INST(13),
      A(15) => DSP_ALU_INST(13),
      A(14) => DSP_ALU_INST(13),
      A(13 downto 0) => DSP_ALU_INST(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(13),
      B(16) => P(13),
      B(15) => P(13),
      B(14) => P(13),
      B(13 downto 0) => P(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_tmp_product_P_UNCONNECTED(47 downto 28),
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1 : entity is "adpcm_main_mul_14s_15ns_29_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1 is
  signal \tmp_product_i_3__9_n_40\ : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => DSP_ALU_INST(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13 downto 12) => B(2 downto 1),
      B(11 downto 10) => B(1 downto 0),
      B(9) => \tmp_product_i_3__9_n_40\,
      B(8 downto 6) => B(2 downto 0),
      B(5) => B(1),
      B(4 downto 0) => B"10000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_tmp_product_P_UNCONNECTED(47 downto 30),
      P(29) => tmp_product_n_116,
      P(28 downto 15) => D(13 downto 0),
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => B(0),
      O => \tmp_product_i_3__9_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9 is
  port (
    P : out STD_LOGIC_VECTOR ( 13 downto 0 );
    icmp_ln535_2_fu_1980_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    B : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln367_reg_3004_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln367_reg_3004_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9 : entity is "adpcm_main_mul_14s_15ns_29_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9 is
  signal \^p\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \add_ln367_reg_3004[15]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln367_reg_3004_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal \icmp_ln535_2_reg_3011[0]_i_2_n_40\ : STD_LOGIC;
  signal \icmp_ln535_2_reg_3011[0]_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product_i_3__10_n_40\ : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal \NLW_add_ln367_reg_3004_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln367_reg_3004_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln367_reg_3004_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln367_reg_3004_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln367_reg_3004_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
  P(13 downto 0) <= \^p\(13 downto 0);
\add_ln367_reg_3004[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => Q(8),
      O => \add_ln367_reg_3004[15]_i_10_n_40\
    );
\add_ln367_reg_3004[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \^p\(13),
      O => \add_ln367_reg_3004[15]_i_5_n_40\
    );
\add_ln367_reg_3004[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => Q(12),
      O => \add_ln367_reg_3004[15]_i_6_n_40\
    );
\add_ln367_reg_3004[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => Q(11),
      O => \add_ln367_reg_3004[15]_i_7_n_40\
    );
\add_ln367_reg_3004[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => Q(10),
      O => \add_ln367_reg_3004[15]_i_8_n_40\
    );
\add_ln367_reg_3004[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => Q(9),
      O => \add_ln367_reg_3004[15]_i_9_n_40\
    );
\add_ln367_reg_3004[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => Q(7),
      O => \add_ln367_reg_3004[7]_i_2_n_40\
    );
\add_ln367_reg_3004[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => Q(6),
      O => \add_ln367_reg_3004[7]_i_3_n_40\
    );
\add_ln367_reg_3004[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => Q(5),
      O => \add_ln367_reg_3004[7]_i_4_n_40\
    );
\add_ln367_reg_3004[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => Q(4),
      O => \add_ln367_reg_3004[7]_i_5_n_40\
    );
\add_ln367_reg_3004[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => Q(3),
      O => \add_ln367_reg_3004[7]_i_6_n_40\
    );
\add_ln367_reg_3004[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => Q(2),
      O => \add_ln367_reg_3004[7]_i_7_n_40\
    );
\add_ln367_reg_3004[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => Q(1),
      O => \add_ln367_reg_3004[7]_i_8_n_40\
    );
\add_ln367_reg_3004[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => Q(0),
      O => \add_ln367_reg_3004[7]_i_9_n_40\
    );
\add_ln367_reg_3004_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln367_reg_3004_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln367_reg_3004_reg[15]_i_1_n_40\,
      CO(6) => \add_ln367_reg_3004_reg[15]_i_1_n_41\,
      CO(5) => \add_ln367_reg_3004_reg[15]_i_1_n_42\,
      CO(4) => \add_ln367_reg_3004_reg[15]_i_1_n_43\,
      CO(3) => \add_ln367_reg_3004_reg[15]_i_1_n_44\,
      CO(2) => \add_ln367_reg_3004_reg[15]_i_1_n_45\,
      CO(1) => \add_ln367_reg_3004_reg[15]_i_1_n_46\,
      CO(0) => \add_ln367_reg_3004_reg[15]_i_1_n_47\,
      DI(7 downto 6) => Q(14 downto 13),
      DI(5) => DI(0),
      DI(4 downto 0) => \^p\(12 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 6) => S(1 downto 0),
      S(5) => \add_ln367_reg_3004[15]_i_5_n_40\,
      S(4) => \add_ln367_reg_3004[15]_i_6_n_40\,
      S(3) => \add_ln367_reg_3004[15]_i_7_n_40\,
      S(2) => \add_ln367_reg_3004[15]_i_8_n_40\,
      S(1) => \add_ln367_reg_3004[15]_i_9_n_40\,
      S(0) => \add_ln367_reg_3004[15]_i_10_n_40\
    );
\add_ln367_reg_3004_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln367_reg_3004_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln367_reg_3004_reg[23]_i_1_n_40\,
      CO(6) => \add_ln367_reg_3004_reg[23]_i_1_n_41\,
      CO(5) => \add_ln367_reg_3004_reg[23]_i_1_n_42\,
      CO(4) => \add_ln367_reg_3004_reg[23]_i_1_n_43\,
      CO(3) => \add_ln367_reg_3004_reg[23]_i_1_n_44\,
      CO(2) => \add_ln367_reg_3004_reg[23]_i_1_n_45\,
      CO(1) => \add_ln367_reg_3004_reg[23]_i_1_n_46\,
      CO(0) => \add_ln367_reg_3004_reg[23]_i_1_n_47\,
      DI(7 downto 0) => Q(22 downto 15),
      O(7 downto 0) => D(23 downto 16),
      S(7 downto 0) => \add_ln367_reg_3004_reg[23]\(7 downto 0)
    );
\add_ln367_reg_3004_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln367_reg_3004_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln367_reg_3004_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln367_reg_3004_reg[31]_i_1_n_41\,
      CO(5) => \add_ln367_reg_3004_reg[31]_i_1_n_42\,
      CO(4) => \add_ln367_reg_3004_reg[31]_i_1_n_43\,
      CO(3) => \add_ln367_reg_3004_reg[31]_i_1_n_44\,
      CO(2) => \add_ln367_reg_3004_reg[31]_i_1_n_45\,
      CO(1) => \add_ln367_reg_3004_reg[31]_i_1_n_46\,
      CO(0) => \add_ln367_reg_3004_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => Q(29 downto 23),
      O(7 downto 0) => D(31 downto 24),
      S(7 downto 0) => \add_ln367_reg_3004_reg[31]\(7 downto 0)
    );
\add_ln367_reg_3004_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln367_reg_3004_reg[7]_i_1_n_40\,
      CO(6) => \add_ln367_reg_3004_reg[7]_i_1_n_41\,
      CO(5) => \add_ln367_reg_3004_reg[7]_i_1_n_42\,
      CO(4) => \add_ln367_reg_3004_reg[7]_i_1_n_43\,
      CO(3) => \add_ln367_reg_3004_reg[7]_i_1_n_44\,
      CO(2) => \add_ln367_reg_3004_reg[7]_i_1_n_45\,
      CO(1) => \add_ln367_reg_3004_reg[7]_i_1_n_46\,
      CO(0) => \add_ln367_reg_3004_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \^p\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln367_reg_3004[7]_i_2_n_40\,
      S(6) => \add_ln367_reg_3004[7]_i_3_n_40\,
      S(5) => \add_ln367_reg_3004[7]_i_4_n_40\,
      S(4) => \add_ln367_reg_3004[7]_i_5_n_40\,
      S(3) => \add_ln367_reg_3004[7]_i_6_n_40\,
      S(2) => \add_ln367_reg_3004[7]_i_7_n_40\,
      S(1) => \add_ln367_reg_3004[7]_i_8_n_40\,
      S(0) => \add_ln367_reg_3004[7]_i_9_n_40\
    );
\icmp_ln535_2_reg_3011[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln535_2_reg_3011[0]_i_2_n_40\,
      I1 => \icmp_ln535_2_reg_3011[0]_i_3_n_40\,
      I2 => \^p\(8),
      I3 => \^p\(4),
      I4 => \^p\(10),
      I5 => \^p\(2),
      O => icmp_ln535_2_fu_1980_p2
    );
\icmp_ln535_2_reg_3011[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^p\(9),
      I1 => \^p\(11),
      I2 => \^p\(1),
      I3 => \^p\(6),
      I4 => \^p\(13),
      I5 => \^p\(5),
      O => \icmp_ln535_2_reg_3011[0]_i_2_n_40\
    );
\icmp_ln535_2_reg_3011[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^p\(3),
      I1 => \^p\(0),
      I2 => \^p\(12),
      I3 => \^p\(7),
      O => \icmp_ln535_2_reg_3011[0]_i_3_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => DSP_ALU_INST(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(2),
      B(16) => B(2),
      B(15) => B(2),
      B(14) => B(2),
      B(13 downto 12) => B(2 downto 1),
      B(11 downto 10) => B(1 downto 0),
      B(9) => \tmp_product_i_3__10_n_40\,
      B(8 downto 6) => B(2 downto 0),
      B(5) => B(1),
      B(4 downto 0) => B"10000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_tmp_product_P_UNCONNECTED(47 downto 30),
      P(29) => tmp_product_n_116,
      P(28 downto 15) => \^p\(13 downto 0),
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => B(0),
      O => \tmp_product_i_3__10_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_4_fu_378_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1 : entity is "adpcm_main_mul_14s_32s_46_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1 is
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_2_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_3_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_4_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_5_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_6_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_7_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_8_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[15]_i_9_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_2_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_3_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_4_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_5_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_6_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_7_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_8_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[23]_i_9_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_2_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_3_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_4_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_5_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_6_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_7_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_8_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[31]_i_9_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_2_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_3_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_4_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_5_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_6_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_7_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_8_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[39]_i_9_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[45]_i_2_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[45]_i_3_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[45]_i_4_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[45]_i_5_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[45]_i_6_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[45]_i_7_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_2_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_3_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_4_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_5_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_6_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_7_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_8_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378[7]_i_9_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_41\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_42\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_43\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_44\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_45\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_46\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[39]_i_1_n_47\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[45]_i_1_n_43\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[45]_i_1_n_44\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[45]_i_1_n_45\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[45]_i_1_n_46\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[45]_i_1_n_47\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \zl_4_fu_378_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_4_fu_378_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_4_fu_378_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DSP_ALU_INST_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(13),
      B(16) => DSP_ALU_INST(13),
      B(15) => DSP_ALU_INST(13),
      B(14) => DSP_ALU_INST(13),
      B(13 downto 0) => DSP_ALU_INST(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(31),
      A(28) => DSP_ALU_INST_0(31),
      A(27) => DSP_ALU_INST_0(31),
      A(26) => DSP_ALU_INST_0(31),
      A(25) => DSP_ALU_INST_0(31),
      A(24) => DSP_ALU_INST_0(31),
      A(23) => DSP_ALU_INST_0(31),
      A(22) => DSP_ALU_INST_0(31),
      A(21) => DSP_ALU_INST_0(31),
      A(20) => DSP_ALU_INST_0(31),
      A(19) => DSP_ALU_INST_0(31),
      A(18) => DSP_ALU_INST_0(31),
      A(17) => DSP_ALU_INST_0(31),
      A(16) => DSP_ALU_INST_0(31),
      A(15) => DSP_ALU_INST_0(31),
      A(14 downto 0) => DSP_ALU_INST_0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(13),
      B(16) => DSP_ALU_INST(13),
      B(15) => DSP_ALU_INST(13),
      B(14) => DSP_ALU_INST(13),
      B(13 downto 0) => DSP_ALU_INST(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_4_fu_378[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_4_fu_378[15]_i_2_n_40\
    );
\zl_4_fu_378[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_4_fu_378[15]_i_3_n_40\
    );
\zl_4_fu_378[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_4_fu_378[15]_i_4_n_40\
    );
\zl_4_fu_378[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_4_fu_378[15]_i_5_n_40\
    );
\zl_4_fu_378[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_4_fu_378[15]_i_6_n_40\
    );
\zl_4_fu_378[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_4_fu_378[15]_i_7_n_40\
    );
\zl_4_fu_378[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_4_fu_378[15]_i_8_n_40\
    );
\zl_4_fu_378[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_4_fu_378[15]_i_9_n_40\
    );
\zl_4_fu_378[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_4_fu_378[23]_i_2_n_40\
    );
\zl_4_fu_378[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_4_fu_378[23]_i_3_n_40\
    );
\zl_4_fu_378[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_4_fu_378[23]_i_4_n_40\
    );
\zl_4_fu_378[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_4_fu_378[23]_i_5_n_40\
    );
\zl_4_fu_378[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_4_fu_378[23]_i_6_n_40\
    );
\zl_4_fu_378[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_4_fu_378[23]_i_7_n_40\
    );
\zl_4_fu_378[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_4_fu_378[23]_i_8_n_40\
    );
\zl_4_fu_378[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_4_fu_378[23]_i_9_n_40\
    );
\zl_4_fu_378[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_4_fu_378[31]_i_2_n_40\
    );
\zl_4_fu_378[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_4_fu_378[31]_i_3_n_40\
    );
\zl_4_fu_378[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_4_fu_378[31]_i_4_n_40\
    );
\zl_4_fu_378[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_4_fu_378[31]_i_5_n_40\
    );
\zl_4_fu_378[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_4_fu_378[31]_i_6_n_40\
    );
\zl_4_fu_378[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_4_fu_378[31]_i_7_n_40\
    );
\zl_4_fu_378[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_4_fu_378[31]_i_8_n_40\
    );
\zl_4_fu_378[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_4_fu_378[31]_i_9_n_40\
    );
\zl_4_fu_378[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_4_fu_378[39]_i_2_n_40\
    );
\zl_4_fu_378[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_4_fu_378[39]_i_3_n_40\
    );
\zl_4_fu_378[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_4_fu_378[39]_i_4_n_40\
    );
\zl_4_fu_378[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_4_fu_378[39]_i_5_n_40\
    );
\zl_4_fu_378[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_4_fu_378[39]_i_6_n_40\
    );
\zl_4_fu_378[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_4_fu_378[39]_i_7_n_40\
    );
\zl_4_fu_378[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_4_fu_378[39]_i_8_n_40\
    );
\zl_4_fu_378[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_4_fu_378[39]_i_9_n_40\
    );
\zl_4_fu_378[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_4_fu_378[45]_i_2_n_40\
    );
\zl_4_fu_378[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_4_fu_378[45]_i_3_n_40\
    );
\zl_4_fu_378[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_4_fu_378[45]_i_4_n_40\
    );
\zl_4_fu_378[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_4_fu_378[45]_i_5_n_40\
    );
\zl_4_fu_378[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_4_fu_378[45]_i_6_n_40\
    );
\zl_4_fu_378[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_4_fu_378[45]_i_7_n_40\
    );
\zl_4_fu_378[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_4_fu_378[7]_i_2_n_40\
    );
\zl_4_fu_378[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_4_fu_378[7]_i_3_n_40\
    );
\zl_4_fu_378[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_4_fu_378[7]_i_4_n_40\
    );
\zl_4_fu_378[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_4_fu_378[7]_i_5_n_40\
    );
\zl_4_fu_378[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_4_fu_378[7]_i_6_n_40\
    );
\zl_4_fu_378[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_4_fu_378[7]_i_7_n_40\
    );
\zl_4_fu_378[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_4_fu_378[7]_i_8_n_40\
    );
\zl_4_fu_378[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_4_fu_378_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_4_fu_378[7]_i_9_n_40\
    );
\zl_4_fu_378_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_4_fu_378_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_4_fu_378_reg[15]_i_1_n_40\,
      CO(6) => \zl_4_fu_378_reg[15]_i_1_n_41\,
      CO(5) => \zl_4_fu_378_reg[15]_i_1_n_42\,
      CO(4) => \zl_4_fu_378_reg[15]_i_1_n_43\,
      CO(3) => \zl_4_fu_378_reg[15]_i_1_n_44\,
      CO(2) => \zl_4_fu_378_reg[15]_i_1_n_45\,
      CO(1) => \zl_4_fu_378_reg[15]_i_1_n_46\,
      CO(0) => \zl_4_fu_378_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \zl_4_fu_378[15]_i_2_n_40\,
      S(6) => \zl_4_fu_378[15]_i_3_n_40\,
      S(5) => \zl_4_fu_378[15]_i_4_n_40\,
      S(4) => \zl_4_fu_378[15]_i_5_n_40\,
      S(3) => \zl_4_fu_378[15]_i_6_n_40\,
      S(2) => \zl_4_fu_378[15]_i_7_n_40\,
      S(1) => \zl_4_fu_378[15]_i_8_n_40\,
      S(0) => \zl_4_fu_378[15]_i_9_n_40\
    );
\zl_4_fu_378_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_4_fu_378_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_4_fu_378_reg[23]_i_1_n_40\,
      CO(6) => \zl_4_fu_378_reg[23]_i_1_n_41\,
      CO(5) => \zl_4_fu_378_reg[23]_i_1_n_42\,
      CO(4) => \zl_4_fu_378_reg[23]_i_1_n_43\,
      CO(3) => \zl_4_fu_378_reg[23]_i_1_n_44\,
      CO(2) => \zl_4_fu_378_reg[23]_i_1_n_45\,
      CO(1) => \zl_4_fu_378_reg[23]_i_1_n_46\,
      CO(0) => \zl_4_fu_378_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \zl_4_fu_378[23]_i_2_n_40\,
      S(6) => \zl_4_fu_378[23]_i_3_n_40\,
      S(5) => \zl_4_fu_378[23]_i_4_n_40\,
      S(4) => \zl_4_fu_378[23]_i_5_n_40\,
      S(3) => \zl_4_fu_378[23]_i_6_n_40\,
      S(2) => \zl_4_fu_378[23]_i_7_n_40\,
      S(1) => \zl_4_fu_378[23]_i_8_n_40\,
      S(0) => \zl_4_fu_378[23]_i_9_n_40\
    );
\zl_4_fu_378_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_4_fu_378_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_4_fu_378_reg[31]_i_1_n_40\,
      CO(6) => \zl_4_fu_378_reg[31]_i_1_n_41\,
      CO(5) => \zl_4_fu_378_reg[31]_i_1_n_42\,
      CO(4) => \zl_4_fu_378_reg[31]_i_1_n_43\,
      CO(3) => \zl_4_fu_378_reg[31]_i_1_n_44\,
      CO(2) => \zl_4_fu_378_reg[31]_i_1_n_45\,
      CO(1) => \zl_4_fu_378_reg[31]_i_1_n_46\,
      CO(0) => \zl_4_fu_378_reg[31]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => \out\(31 downto 24),
      S(7) => \zl_4_fu_378[31]_i_2_n_40\,
      S(6) => \zl_4_fu_378[31]_i_3_n_40\,
      S(5) => \zl_4_fu_378[31]_i_4_n_40\,
      S(4) => \zl_4_fu_378[31]_i_5_n_40\,
      S(3) => \zl_4_fu_378[31]_i_6_n_40\,
      S(2) => \zl_4_fu_378[31]_i_7_n_40\,
      S(1) => \zl_4_fu_378[31]_i_8_n_40\,
      S(0) => \zl_4_fu_378[31]_i_9_n_40\
    );
\zl_4_fu_378_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_4_fu_378_reg[31]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_4_fu_378_reg[39]_i_1_n_40\,
      CO(6) => \zl_4_fu_378_reg[39]_i_1_n_41\,
      CO(5) => \zl_4_fu_378_reg[39]_i_1_n_42\,
      CO(4) => \zl_4_fu_378_reg[39]_i_1_n_43\,
      CO(3) => \zl_4_fu_378_reg[39]_i_1_n_44\,
      CO(2) => \zl_4_fu_378_reg[39]_i_1_n_45\,
      CO(1) => \zl_4_fu_378_reg[39]_i_1_n_46\,
      CO(0) => \zl_4_fu_378_reg[39]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => \out\(39 downto 32),
      S(7) => \zl_4_fu_378[39]_i_2_n_40\,
      S(6) => \zl_4_fu_378[39]_i_3_n_40\,
      S(5) => \zl_4_fu_378[39]_i_4_n_40\,
      S(4) => \zl_4_fu_378[39]_i_5_n_40\,
      S(3) => \zl_4_fu_378[39]_i_6_n_40\,
      S(2) => \zl_4_fu_378[39]_i_7_n_40\,
      S(1) => \zl_4_fu_378[39]_i_8_n_40\,
      S(0) => \zl_4_fu_378[39]_i_9_n_40\
    );
\zl_4_fu_378_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_4_fu_378_reg[39]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_4_fu_378_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_4_fu_378_reg[45]_i_1_n_43\,
      CO(3) => \zl_4_fu_378_reg[45]_i_1_n_44\,
      CO(2) => \zl_4_fu_378_reg[45]_i_1_n_45\,
      CO(1) => \zl_4_fu_378_reg[45]_i_1_n_46\,
      CO(0) => \zl_4_fu_378_reg[45]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_4_fu_378_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \out\(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_4_fu_378[45]_i_2_n_40\,
      S(4) => \zl_4_fu_378[45]_i_3_n_40\,
      S(3) => \zl_4_fu_378[45]_i_4_n_40\,
      S(2) => \zl_4_fu_378[45]_i_5_n_40\,
      S(1) => \zl_4_fu_378[45]_i_6_n_40\,
      S(0) => \zl_4_fu_378[45]_i_7_n_40\
    );
\zl_4_fu_378_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_4_fu_378_reg[7]_i_1_n_40\,
      CO(6) => \zl_4_fu_378_reg[7]_i_1_n_41\,
      CO(5) => \zl_4_fu_378_reg[7]_i_1_n_42\,
      CO(4) => \zl_4_fu_378_reg[7]_i_1_n_43\,
      CO(3) => \zl_4_fu_378_reg[7]_i_1_n_44\,
      CO(2) => \zl_4_fu_378_reg[7]_i_1_n_45\,
      CO(1) => \zl_4_fu_378_reg[7]_i_1_n_46\,
      CO(0) => \zl_4_fu_378_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \zl_4_fu_378[7]_i_2_n_40\,
      S(6) => \zl_4_fu_378[7]_i_3_n_40\,
      S(5) => \zl_4_fu_378[7]_i_4_n_40\,
      S(4) => \zl_4_fu_378[7]_i_5_n_40\,
      S(3) => \zl_4_fu_378[7]_i_6_n_40\,
      S(2) => \zl_4_fu_378[7]_i_7_n_40\,
      S(1) => \zl_4_fu_378[7]_i_8_n_40\,
      S(0) => \zl_4_fu_378[7]_i_9_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 45 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_9_fu_318_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10 : entity is "adpcm_main_mul_14s_32s_46_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10 is
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_2_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_3_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_4_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_5_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_6_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_7_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_8_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[15]_i_9_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_2_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_3_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_4_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_5_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_6_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_7_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_8_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[23]_i_9_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_2_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_3_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_4_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_5_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_6_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_7_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_8_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[31]_i_9_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_2_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_3_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_4_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_5_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_6_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_7_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_8_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[39]_i_9_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[45]_i_2_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[45]_i_3_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[45]_i_4_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[45]_i_5_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[45]_i_6_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[45]_i_7_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_2_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_3_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_4_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_5_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_6_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_7_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_8_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318[7]_i_9_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_41\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_42\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_43\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_44\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_45\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_46\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[39]_i_1_n_47\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[45]_i_1_n_43\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[45]_i_1_n_44\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[45]_i_1_n_45\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[45]_i_1_n_46\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[45]_i_1_n_47\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \zl_9_fu_318_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_9_fu_318_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_9_fu_318_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DSP_ALU_INST_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(13),
      B(16) => DSP_ALU_INST(13),
      B(15) => DSP_ALU_INST(13),
      B(14) => DSP_ALU_INST(13),
      B(13 downto 0) => DSP_ALU_INST(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST_0(31),
      A(28) => DSP_ALU_INST_0(31),
      A(27) => DSP_ALU_INST_0(31),
      A(26) => DSP_ALU_INST_0(31),
      A(25) => DSP_ALU_INST_0(31),
      A(24) => DSP_ALU_INST_0(31),
      A(23) => DSP_ALU_INST_0(31),
      A(22) => DSP_ALU_INST_0(31),
      A(21) => DSP_ALU_INST_0(31),
      A(20) => DSP_ALU_INST_0(31),
      A(19) => DSP_ALU_INST_0(31),
      A(18) => DSP_ALU_INST_0(31),
      A(17) => DSP_ALU_INST_0(31),
      A(16) => DSP_ALU_INST_0(31),
      A(15) => DSP_ALU_INST_0(31),
      A(14 downto 0) => DSP_ALU_INST_0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(13),
      B(16) => DSP_ALU_INST(13),
      B(15) => DSP_ALU_INST(13),
      B(14) => DSP_ALU_INST(13),
      B(13 downto 0) => DSP_ALU_INST(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_9_fu_318[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_9_fu_318[15]_i_2_n_40\
    );
\zl_9_fu_318[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_9_fu_318[15]_i_3_n_40\
    );
\zl_9_fu_318[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_9_fu_318[15]_i_4_n_40\
    );
\zl_9_fu_318[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_9_fu_318[15]_i_5_n_40\
    );
\zl_9_fu_318[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_9_fu_318[15]_i_6_n_40\
    );
\zl_9_fu_318[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_9_fu_318[15]_i_7_n_40\
    );
\zl_9_fu_318[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_9_fu_318[15]_i_8_n_40\
    );
\zl_9_fu_318[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_9_fu_318[15]_i_9_n_40\
    );
\zl_9_fu_318[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_9_fu_318[23]_i_2_n_40\
    );
\zl_9_fu_318[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_9_fu_318[23]_i_3_n_40\
    );
\zl_9_fu_318[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_9_fu_318[23]_i_4_n_40\
    );
\zl_9_fu_318[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_9_fu_318[23]_i_5_n_40\
    );
\zl_9_fu_318[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_9_fu_318[23]_i_6_n_40\
    );
\zl_9_fu_318[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_9_fu_318[23]_i_7_n_40\
    );
\zl_9_fu_318[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_9_fu_318[23]_i_8_n_40\
    );
\zl_9_fu_318[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_9_fu_318[23]_i_9_n_40\
    );
\zl_9_fu_318[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_9_fu_318[31]_i_2_n_40\
    );
\zl_9_fu_318[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_9_fu_318[31]_i_3_n_40\
    );
\zl_9_fu_318[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_9_fu_318[31]_i_4_n_40\
    );
\zl_9_fu_318[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_9_fu_318[31]_i_5_n_40\
    );
\zl_9_fu_318[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_9_fu_318[31]_i_6_n_40\
    );
\zl_9_fu_318[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_9_fu_318[31]_i_7_n_40\
    );
\zl_9_fu_318[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_9_fu_318[31]_i_8_n_40\
    );
\zl_9_fu_318[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_9_fu_318[31]_i_9_n_40\
    );
\zl_9_fu_318[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_9_fu_318[39]_i_2_n_40\
    );
\zl_9_fu_318[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_9_fu_318[39]_i_3_n_40\
    );
\zl_9_fu_318[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_9_fu_318[39]_i_4_n_40\
    );
\zl_9_fu_318[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_9_fu_318[39]_i_5_n_40\
    );
\zl_9_fu_318[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_9_fu_318[39]_i_6_n_40\
    );
\zl_9_fu_318[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_9_fu_318[39]_i_7_n_40\
    );
\zl_9_fu_318[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_9_fu_318[39]_i_8_n_40\
    );
\zl_9_fu_318[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_9_fu_318[39]_i_9_n_40\
    );
\zl_9_fu_318[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_9_fu_318[45]_i_2_n_40\
    );
\zl_9_fu_318[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_9_fu_318[45]_i_3_n_40\
    );
\zl_9_fu_318[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_9_fu_318[45]_i_4_n_40\
    );
\zl_9_fu_318[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_9_fu_318[45]_i_5_n_40\
    );
\zl_9_fu_318[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_9_fu_318[45]_i_6_n_40\
    );
\zl_9_fu_318[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_9_fu_318[45]_i_7_n_40\
    );
\zl_9_fu_318[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_9_fu_318[7]_i_2_n_40\
    );
\zl_9_fu_318[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_9_fu_318[7]_i_3_n_40\
    );
\zl_9_fu_318[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_9_fu_318[7]_i_4_n_40\
    );
\zl_9_fu_318[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_9_fu_318[7]_i_5_n_40\
    );
\zl_9_fu_318[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_9_fu_318[7]_i_6_n_40\
    );
\zl_9_fu_318[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_9_fu_318[7]_i_7_n_40\
    );
\zl_9_fu_318[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_9_fu_318[7]_i_8_n_40\
    );
\zl_9_fu_318[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_9_fu_318_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_9_fu_318[7]_i_9_n_40\
    );
\zl_9_fu_318_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_9_fu_318_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_9_fu_318_reg[15]_i_1_n_40\,
      CO(6) => \zl_9_fu_318_reg[15]_i_1_n_41\,
      CO(5) => \zl_9_fu_318_reg[15]_i_1_n_42\,
      CO(4) => \zl_9_fu_318_reg[15]_i_1_n_43\,
      CO(3) => \zl_9_fu_318_reg[15]_i_1_n_44\,
      CO(2) => \zl_9_fu_318_reg[15]_i_1_n_45\,
      CO(1) => \zl_9_fu_318_reg[15]_i_1_n_46\,
      CO(0) => \zl_9_fu_318_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \zl_9_fu_318[15]_i_2_n_40\,
      S(6) => \zl_9_fu_318[15]_i_3_n_40\,
      S(5) => \zl_9_fu_318[15]_i_4_n_40\,
      S(4) => \zl_9_fu_318[15]_i_5_n_40\,
      S(3) => \zl_9_fu_318[15]_i_6_n_40\,
      S(2) => \zl_9_fu_318[15]_i_7_n_40\,
      S(1) => \zl_9_fu_318[15]_i_8_n_40\,
      S(0) => \zl_9_fu_318[15]_i_9_n_40\
    );
\zl_9_fu_318_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_9_fu_318_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_9_fu_318_reg[23]_i_1_n_40\,
      CO(6) => \zl_9_fu_318_reg[23]_i_1_n_41\,
      CO(5) => \zl_9_fu_318_reg[23]_i_1_n_42\,
      CO(4) => \zl_9_fu_318_reg[23]_i_1_n_43\,
      CO(3) => \zl_9_fu_318_reg[23]_i_1_n_44\,
      CO(2) => \zl_9_fu_318_reg[23]_i_1_n_45\,
      CO(1) => \zl_9_fu_318_reg[23]_i_1_n_46\,
      CO(0) => \zl_9_fu_318_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \zl_9_fu_318[23]_i_2_n_40\,
      S(6) => \zl_9_fu_318[23]_i_3_n_40\,
      S(5) => \zl_9_fu_318[23]_i_4_n_40\,
      S(4) => \zl_9_fu_318[23]_i_5_n_40\,
      S(3) => \zl_9_fu_318[23]_i_6_n_40\,
      S(2) => \zl_9_fu_318[23]_i_7_n_40\,
      S(1) => \zl_9_fu_318[23]_i_8_n_40\,
      S(0) => \zl_9_fu_318[23]_i_9_n_40\
    );
\zl_9_fu_318_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_9_fu_318_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_9_fu_318_reg[31]_i_1_n_40\,
      CO(6) => \zl_9_fu_318_reg[31]_i_1_n_41\,
      CO(5) => \zl_9_fu_318_reg[31]_i_1_n_42\,
      CO(4) => \zl_9_fu_318_reg[31]_i_1_n_43\,
      CO(3) => \zl_9_fu_318_reg[31]_i_1_n_44\,
      CO(2) => \zl_9_fu_318_reg[31]_i_1_n_45\,
      CO(1) => \zl_9_fu_318_reg[31]_i_1_n_46\,
      CO(0) => \zl_9_fu_318_reg[31]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => D(31 downto 24),
      S(7) => \zl_9_fu_318[31]_i_2_n_40\,
      S(6) => \zl_9_fu_318[31]_i_3_n_40\,
      S(5) => \zl_9_fu_318[31]_i_4_n_40\,
      S(4) => \zl_9_fu_318[31]_i_5_n_40\,
      S(3) => \zl_9_fu_318[31]_i_6_n_40\,
      S(2) => \zl_9_fu_318[31]_i_7_n_40\,
      S(1) => \zl_9_fu_318[31]_i_8_n_40\,
      S(0) => \zl_9_fu_318[31]_i_9_n_40\
    );
\zl_9_fu_318_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_9_fu_318_reg[31]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_9_fu_318_reg[39]_i_1_n_40\,
      CO(6) => \zl_9_fu_318_reg[39]_i_1_n_41\,
      CO(5) => \zl_9_fu_318_reg[39]_i_1_n_42\,
      CO(4) => \zl_9_fu_318_reg[39]_i_1_n_43\,
      CO(3) => \zl_9_fu_318_reg[39]_i_1_n_44\,
      CO(2) => \zl_9_fu_318_reg[39]_i_1_n_45\,
      CO(1) => \zl_9_fu_318_reg[39]_i_1_n_46\,
      CO(0) => \zl_9_fu_318_reg[39]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => D(39 downto 32),
      S(7) => \zl_9_fu_318[39]_i_2_n_40\,
      S(6) => \zl_9_fu_318[39]_i_3_n_40\,
      S(5) => \zl_9_fu_318[39]_i_4_n_40\,
      S(4) => \zl_9_fu_318[39]_i_5_n_40\,
      S(3) => \zl_9_fu_318[39]_i_6_n_40\,
      S(2) => \zl_9_fu_318[39]_i_7_n_40\,
      S(1) => \zl_9_fu_318[39]_i_8_n_40\,
      S(0) => \zl_9_fu_318[39]_i_9_n_40\
    );
\zl_9_fu_318_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_9_fu_318_reg[39]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_9_fu_318_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_9_fu_318_reg[45]_i_1_n_43\,
      CO(3) => \zl_9_fu_318_reg[45]_i_1_n_44\,
      CO(2) => \zl_9_fu_318_reg[45]_i_1_n_45\,
      CO(1) => \zl_9_fu_318_reg[45]_i_1_n_46\,
      CO(0) => \zl_9_fu_318_reg[45]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_9_fu_318_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_9_fu_318[45]_i_2_n_40\,
      S(4) => \zl_9_fu_318[45]_i_3_n_40\,
      S(3) => \zl_9_fu_318[45]_i_4_n_40\,
      S(2) => \zl_9_fu_318[45]_i_5_n_40\,
      S(1) => \zl_9_fu_318[45]_i_6_n_40\,
      S(0) => \zl_9_fu_318[45]_i_7_n_40\
    );
\zl_9_fu_318_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_9_fu_318_reg[7]_i_1_n_40\,
      CO(6) => \zl_9_fu_318_reg[7]_i_1_n_41\,
      CO(5) => \zl_9_fu_318_reg[7]_i_1_n_42\,
      CO(4) => \zl_9_fu_318_reg[7]_i_1_n_43\,
      CO(3) => \zl_9_fu_318_reg[7]_i_1_n_44\,
      CO(2) => \zl_9_fu_318_reg[7]_i_1_n_45\,
      CO(1) => \zl_9_fu_318_reg[7]_i_1_n_46\,
      CO(0) => \zl_9_fu_318_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \zl_9_fu_318[7]_i_2_n_40\,
      S(6) => \zl_9_fu_318[7]_i_3_n_40\,
      S(5) => \zl_9_fu_318[7]_i_4_n_40\,
      S(4) => \zl_9_fu_318[7]_i_5_n_40\,
      S(3) => \zl_9_fu_318[7]_i_6_n_40\,
      S(2) => \zl_9_fu_318[7]_i_7_n_40\,
      S(1) => \zl_9_fu_318[7]_i_8_n_40\,
      S(0) => \zl_9_fu_318[7]_i_9_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    m_2_fu_2261_p2 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sub_ln304_fu_2212_p2 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    m_3_fu_2267_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln314_reg_3339_reg[0]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln314_reg_3339_reg[0]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1 : entity is "adpcm_main_mul_15ns_11ns_25_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1 is
  signal \add_ln314_reg_3339[0]_i_21_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_22_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_23_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_24_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_25_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_26_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_27_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_29_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_30_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_31_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_32_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_33_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_34_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_35_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_45_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_46_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_47_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_48_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_49_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_2_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_3_n_47\ : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal \NLW_add_ln314_reg_3339_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln314_reg_3339_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln314_reg_3339_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln314_reg_3339_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
\add_ln314_reg_3339[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0A0C0CFF0A"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(12),
      I1 => m_2_fu_2261_p2(11),
      I2 => tmp_product_n_121,
      I3 => sub_ln304_fu_2212_p2(13),
      I4 => sub_ln304_fu_2212_p2(14),
      I5 => m_2_fu_2261_p2(12),
      O => \add_ln314_reg_3339[0]_i_21_n_40\
    );
\add_ln314_reg_3339[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(10),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => m_2_fu_2261_p2(9),
      I3 => tmp_product_n_123,
      I4 => tmp_product_n_122,
      I5 => m_3_fu_2267_p3(4),
      O => \add_ln314_reg_3339[0]_i_22_n_40\
    );
\add_ln314_reg_3339[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(8),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => m_2_fu_2261_p2(7),
      I3 => tmp_product_n_125,
      I4 => tmp_product_n_124,
      I5 => m_3_fu_2267_p3(3),
      O => \add_ln314_reg_3339[0]_i_23_n_40\
    );
\add_ln314_reg_3339[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(6),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => m_2_fu_2261_p2(5),
      I3 => tmp_product_n_127,
      I4 => tmp_product_n_126,
      I5 => m_3_fu_2267_p3(2),
      O => \add_ln314_reg_3339[0]_i_24_n_40\
    );
\add_ln314_reg_3339[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(4),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => m_2_fu_2261_p2(3),
      I3 => tmp_product_n_129,
      I4 => tmp_product_n_128,
      I5 => m_3_fu_2267_p3(1),
      O => \add_ln314_reg_3339[0]_i_25_n_40\
    );
\add_ln314_reg_3339[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF000000E2"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(2),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => m_2_fu_2261_p2(1),
      I3 => tmp_product_n_131,
      I4 => tmp_product_n_130,
      I5 => m_3_fu_2267_p3(0),
      O => \add_ln314_reg_3339[0]_i_26_n_40\
    );
\add_ln314_reg_3339[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F022F2F2F020202"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(0),
      I1 => tmp_product_n_133,
      I2 => tmp_product_n_132,
      I3 => m_2_fu_2261_p2(0),
      I4 => sub_ln304_fu_2212_p2(14),
      I5 => sub_ln304_fu_2212_p2(1),
      O => \add_ln314_reg_3339[0]_i_27_n_40\
    );
\add_ln314_reg_3339[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C3A5A500C3"
    )
        port map (
      I0 => m_2_fu_2261_p2(11),
      I1 => sub_ln304_fu_2212_p2(12),
      I2 => tmp_product_n_121,
      I3 => sub_ln304_fu_2212_p2(13),
      I4 => sub_ln304_fu_2212_p2(14),
      I5 => m_2_fu_2261_p2(12),
      O => \add_ln314_reg_3339[0]_i_29_n_40\
    );
\add_ln314_reg_3339[0]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_2_fu_2261_p2(9),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => sub_ln304_fu_2212_p2(10),
      I3 => tmp_product_n_123,
      I4 => \add_ln314_reg_3339[0]_i_45_n_40\,
      O => \add_ln314_reg_3339[0]_i_30_n_40\
    );
\add_ln314_reg_3339[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_2_fu_2261_p2(7),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => sub_ln304_fu_2212_p2(8),
      I3 => tmp_product_n_125,
      I4 => \add_ln314_reg_3339[0]_i_46_n_40\,
      O => \add_ln314_reg_3339[0]_i_31_n_40\
    );
\add_ln314_reg_3339[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_2_fu_2261_p2(5),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => sub_ln304_fu_2212_p2(6),
      I3 => tmp_product_n_127,
      I4 => \add_ln314_reg_3339[0]_i_47_n_40\,
      O => \add_ln314_reg_3339[0]_i_32_n_40\
    );
\add_ln314_reg_3339[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_2_fu_2261_p2(3),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => sub_ln304_fu_2212_p2(4),
      I3 => tmp_product_n_129,
      I4 => \add_ln314_reg_3339[0]_i_48_n_40\,
      O => \add_ln314_reg_3339[0]_i_33_n_40\
    );
\add_ln314_reg_3339[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8470000"
    )
        port map (
      I0 => m_2_fu_2261_p2(1),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => sub_ln304_fu_2212_p2(2),
      I3 => tmp_product_n_131,
      I4 => \add_ln314_reg_3339[0]_i_49_n_40\,
      O => \add_ln314_reg_3339[0]_i_34_n_40\
    );
\add_ln314_reg_3339[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(0),
      I1 => tmp_product_n_133,
      I2 => m_2_fu_2261_p2(0),
      I3 => sub_ln304_fu_2212_p2(14),
      I4 => sub_ln304_fu_2212_p2(1),
      I5 => tmp_product_n_132,
      O => \add_ln314_reg_3339[0]_i_35_n_40\
    );
\add_ln314_reg_3339[0]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_product_n_122,
      I1 => sub_ln304_fu_2212_p2(11),
      I2 => sub_ln304_fu_2212_p2(14),
      I3 => m_2_fu_2261_p2(10),
      O => \add_ln314_reg_3339[0]_i_45_n_40\
    );
\add_ln314_reg_3339[0]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_product_n_124,
      I1 => sub_ln304_fu_2212_p2(9),
      I2 => sub_ln304_fu_2212_p2(14),
      I3 => m_2_fu_2261_p2(8),
      O => \add_ln314_reg_3339[0]_i_46_n_40\
    );
\add_ln314_reg_3339[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_product_n_126,
      I1 => sub_ln304_fu_2212_p2(7),
      I2 => sub_ln304_fu_2212_p2(14),
      I3 => m_2_fu_2261_p2(6),
      O => \add_ln314_reg_3339[0]_i_47_n_40\
    );
\add_ln314_reg_3339[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_product_n_128,
      I1 => sub_ln304_fu_2212_p2(5),
      I2 => sub_ln304_fu_2212_p2(14),
      I3 => m_2_fu_2261_p2(4),
      O => \add_ln314_reg_3339[0]_i_48_n_40\
    );
\add_ln314_reg_3339[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => tmp_product_n_130,
      I1 => sub_ln304_fu_2212_p2(3),
      I2 => sub_ln304_fu_2212_p2(14),
      I3 => m_2_fu_2261_p2(2),
      O => \add_ln314_reg_3339[0]_i_49_n_40\
    );
\add_ln314_reg_3339_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln314_reg_3339_reg[0]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln314_reg_3339_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(0),
      S(7 downto 0) => B"00000001"
    );
\add_ln314_reg_3339_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[0]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[0]_i_2_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[0]_i_2_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[0]_i_2_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[0]_i_2_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[0]_i_2_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[0]_i_2_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[0]_i_2_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[0]_i_2_n_47\,
      DI(7 downto 0) => \add_ln314_reg_3339_reg[0]\(7 downto 0),
      O(7 downto 0) => \NLW_add_ln314_reg_3339_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => \add_ln314_reg_3339_reg[0]_0\(7 downto 0)
    );
\add_ln314_reg_3339_reg[0]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[0]_i_3_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[0]_i_3_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[0]_i_3_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[0]_i_3_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[0]_i_3_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[0]_i_3_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[0]_i_3_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[0]_i_3_n_47\,
      DI(7) => DI(0),
      DI(6) => \add_ln314_reg_3339[0]_i_21_n_40\,
      DI(5) => \add_ln314_reg_3339[0]_i_22_n_40\,
      DI(4) => \add_ln314_reg_3339[0]_i_23_n_40\,
      DI(3) => \add_ln314_reg_3339[0]_i_24_n_40\,
      DI(2) => \add_ln314_reg_3339[0]_i_25_n_40\,
      DI(1) => \add_ln314_reg_3339[0]_i_26_n_40\,
      DI(0) => \add_ln314_reg_3339[0]_i_27_n_40\,
      O(7 downto 0) => \NLW_add_ln314_reg_3339_reg[0]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => S(0),
      S(6) => \add_ln314_reg_3339[0]_i_29_n_40\,
      S(5) => \add_ln314_reg_3339[0]_i_30_n_40\,
      S(4) => \add_ln314_reg_3339[0]_i_31_n_40\,
      S(3) => \add_ln314_reg_3339[0]_i_32_n_40\,
      S(2) => \add_ln314_reg_3339[0]_i_33_n_40\,
      S(1) => \add_ln314_reg_3339[0]_i_34_n_40\,
      S(0) => \add_ln314_reg_3339[0]_i_35_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 3) => DSP_ALU_INST(11 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000001000110100",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_tmp_product_P_UNCONNECTED(47 downto 27),
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1 is
  port (
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mil_fu_366_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \mil_fu_366_reg[1]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \q0_reg[2]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \mil_02_i_reg_691_reg[0]\ : in STD_LOGIC;
    mil_02_i_reg_691 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[13]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1 : entity is "adpcm_main_mul_15ns_15ns_30_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1 is
  signal \ap_CS_fsm[13]_i_20_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_21_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_22_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_23_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_24_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_25_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_26_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_27_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_28_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_29_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_30_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_31_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_32_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_33_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_34_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[13]_i_35_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_41\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_42\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_43\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_44\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_45\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_46\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_2_n_47\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_41\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_42\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_43\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_44\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_45\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_46\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[13]_i_3_n_47\ : STD_LOGIC;
  signal g0_b0_n_40 : STD_LOGIC;
  signal g0_b10_n_40 : STD_LOGIC;
  signal g0_b11_n_40 : STD_LOGIC;
  signal g0_b12_n_40 : STD_LOGIC;
  signal g0_b1_n_40 : STD_LOGIC;
  signal g0_b2_n_40 : STD_LOGIC;
  signal g0_b3_n_40 : STD_LOGIC;
  signal g0_b4_n_40 : STD_LOGIC;
  signal \g0_b5__0_i_1_n_40\ : STD_LOGIC;
  signal \g0_b5__0_i_2_n_40\ : STD_LOGIC;
  signal \g0_b5__0_i_3_n_40\ : STD_LOGIC;
  signal \g0_b5__0_i_4_n_40\ : STD_LOGIC;
  signal \g0_b5__0_i_5_n_40\ : STD_LOGIC;
  signal g0_b5_n_40 : STD_LOGIC;
  signal g0_b6_n_40 : STD_LOGIC;
  signal g0_b7_n_40 : STD_LOGIC;
  signal g0_b8_n_40 : STD_LOGIC;
  signal g0_b9_n_40 : STD_LOGIC;
  signal icmp_ln496_fu_1418_p2 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ap_CS_fsm_reg[13]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair223";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[13]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[13]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of g0_b10 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of g0_b11 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \g0_b2__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \g0_b3__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \g0_b4__1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of g0_b5 : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \g0_b5__0_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \g0_b5__0_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \g0_b5__0_i_3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of g0_b7 : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of g0_b8 : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of g0_b9 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mil_02_i_reg_691[4]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mil_fu_366[4]_i_1\ : label is "soft_lutpair222";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \mil_02_i_reg_691_reg[0]\,
      I2 => Q(2),
      I3 => icmp_ln496_fu_1418_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8C"
    )
        port map (
      I0 => \mil_02_i_reg_691_reg[0]\,
      I1 => Q(2),
      I2 => icmp_ln496_fu_1418_p2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(15),
      I1 => tmp_product_n_116,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(14),
      O => \ap_CS_fsm[13]_i_20_n_40\
    );
\ap_CS_fsm[13]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(13),
      I1 => tmp_product_n_117,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(12),
      I3 => tmp_product_n_118,
      O => \ap_CS_fsm[13]_i_21_n_40\
    );
\ap_CS_fsm[13]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(11),
      I1 => tmp_product_n_119,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(10),
      I3 => tmp_product_n_120,
      O => \ap_CS_fsm[13]_i_22_n_40\
    );
\ap_CS_fsm[13]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(9),
      I1 => tmp_product_n_121,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(8),
      I3 => tmp_product_n_122,
      O => \ap_CS_fsm[13]_i_23_n_40\
    );
\ap_CS_fsm[13]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(7),
      I1 => tmp_product_n_123,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(6),
      I3 => tmp_product_n_124,
      O => \ap_CS_fsm[13]_i_24_n_40\
    );
\ap_CS_fsm[13]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(5),
      I1 => tmp_product_n_125,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(4),
      I3 => tmp_product_n_126,
      O => \ap_CS_fsm[13]_i_25_n_40\
    );
\ap_CS_fsm[13]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(3),
      I1 => tmp_product_n_127,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(2),
      I3 => tmp_product_n_128,
      O => \ap_CS_fsm[13]_i_26_n_40\
    );
\ap_CS_fsm[13]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(1),
      I1 => tmp_product_n_129,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(0),
      I3 => tmp_product_n_130,
      O => \ap_CS_fsm[13]_i_27_n_40\
    );
\ap_CS_fsm[13]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_i_3_0\(15),
      I1 => tmp_product_n_116,
      I2 => \ap_CS_fsm_reg[13]_i_3_0\(14),
      O => \ap_CS_fsm[13]_i_28_n_40\
    );
\ap_CS_fsm[13]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_117,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(13),
      I2 => tmp_product_n_118,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(12),
      O => \ap_CS_fsm[13]_i_29_n_40\
    );
\ap_CS_fsm[13]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_119,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(11),
      I2 => tmp_product_n_120,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(10),
      O => \ap_CS_fsm[13]_i_30_n_40\
    );
\ap_CS_fsm[13]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_121,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(9),
      I2 => tmp_product_n_122,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(8),
      O => \ap_CS_fsm[13]_i_31_n_40\
    );
\ap_CS_fsm[13]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_123,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(7),
      I2 => tmp_product_n_124,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(6),
      O => \ap_CS_fsm[13]_i_32_n_40\
    );
\ap_CS_fsm[13]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_125,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(5),
      I2 => tmp_product_n_126,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(4),
      O => \ap_CS_fsm[13]_i_33_n_40\
    );
\ap_CS_fsm[13]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_127,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(3),
      I2 => tmp_product_n_128,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(2),
      O => \ap_CS_fsm[13]_i_34_n_40\
    );
\ap_CS_fsm[13]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_product_n_129,
      I1 => \ap_CS_fsm_reg[13]_i_3_0\(1),
      I2 => tmp_product_n_130,
      I3 => \ap_CS_fsm_reg[13]_i_3_0\(0),
      O => \ap_CS_fsm[13]_i_35_n_40\
    );
\ap_CS_fsm_reg[13]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_CS_fsm_reg[13]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => icmp_ln496_fu_1418_p2,
      CO(6) => \ap_CS_fsm_reg[13]_i_2_n_41\,
      CO(5) => \ap_CS_fsm_reg[13]_i_2_n_42\,
      CO(4) => \ap_CS_fsm_reg[13]_i_2_n_43\,
      CO(3) => \ap_CS_fsm_reg[13]_i_2_n_44\,
      CO(2) => \ap_CS_fsm_reg[13]_i_2_n_45\,
      CO(1) => \ap_CS_fsm_reg[13]_i_2_n_46\,
      CO(0) => \ap_CS_fsm_reg[13]_i_2_n_47\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[13]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\ap_CS_fsm_reg[13]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ap_CS_fsm_reg[13]_i_3_n_40\,
      CO(6) => \ap_CS_fsm_reg[13]_i_3_n_41\,
      CO(5) => \ap_CS_fsm_reg[13]_i_3_n_42\,
      CO(4) => \ap_CS_fsm_reg[13]_i_3_n_43\,
      CO(3) => \ap_CS_fsm_reg[13]_i_3_n_44\,
      CO(2) => \ap_CS_fsm_reg[13]_i_3_n_45\,
      CO(1) => \ap_CS_fsm_reg[13]_i_3_n_46\,
      CO(0) => \ap_CS_fsm_reg[13]_i_3_n_47\,
      DI(7) => \ap_CS_fsm[13]_i_20_n_40\,
      DI(6) => \ap_CS_fsm[13]_i_21_n_40\,
      DI(5) => \ap_CS_fsm[13]_i_22_n_40\,
      DI(4) => \ap_CS_fsm[13]_i_23_n_40\,
      DI(3) => \ap_CS_fsm[13]_i_24_n_40\,
      DI(2) => \ap_CS_fsm[13]_i_25_n_40\,
      DI(1) => \ap_CS_fsm[13]_i_26_n_40\,
      DI(0) => \ap_CS_fsm[13]_i_27_n_40\,
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[13]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \ap_CS_fsm[13]_i_28_n_40\,
      S(6) => \ap_CS_fsm[13]_i_29_n_40\,
      S(5) => \ap_CS_fsm[13]_i_30_n_40\,
      S(4) => \ap_CS_fsm[13]_i_31_n_40\,
      S(3) => \ap_CS_fsm[13]_i_32_n_40\,
      S(2) => \ap_CS_fsm[13]_i_33_n_40\,
      S(1) => \ap_CS_fsm[13]_i_34_n_40\,
      S(0) => \ap_CS_fsm[13]_i_35_n_40\
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b0_n_40
    );
\g0_b0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => \g0_b5__0_i_1_n_40\,
      I1 => \g0_b5__0_i_2_n_40\,
      I2 => \g0_b5__0_i_3_n_40\,
      I3 => \g0_b5__0_i_4_n_40\,
      I4 => \g0_b5__0_i_5_n_40\,
      O => \mil_fu_366_reg[0]\
    );
g0_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D3C14A1"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b1_n_40
    );
g0_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3387F800"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b10_n_40
    );
g0_b11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23F80000"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b11_n_40
    );
g0_b12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6000"
    )
        port map (
      I0 => \q0_reg[2]\(1),
      I1 => \q0_reg[2]\(2),
      I2 => \q0_reg[2]\(3),
      I3 => \q0_reg[2]\(4),
      O => g0_b12_n_40
    );
\g0_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => D(0)
    );
\g0_b1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAB"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => \mil_fu_366_reg[1]\(0)
    );
g0_b2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3475FB9D"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b2_n_40
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1999"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => D(1)
    );
\g0_b2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7C3C3C3F"
    )
        port map (
      I0 => \g0_b5__0_i_1_n_40\,
      I1 => \g0_b5__0_i_2_n_40\,
      I2 => \g0_b5__0_i_3_n_40\,
      I3 => \g0_b5__0_i_4_n_40\,
      I4 => \g0_b5__0_i_5_n_40\,
      O => \mil_fu_366_reg[1]\(1)
    );
g0_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B86025C"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b3_n_40
    );
\g0_b3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0787"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => D(2)
    );
\g0_b3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1E1F"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => \mil_fu_366_reg[1]\(2)
    );
g0_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AA77436"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b4_n_40
    );
\g0_b4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => D(3)
    );
\g0_b4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => \mil_fu_366_reg[1]\(3)
    );
g0_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2E658D58"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b5_n_40
    );
\g0_b5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \g0_b5__0_i_1_n_40\,
      I1 => \g0_b5__0_i_2_n_40\,
      I2 => \g0_b5__0_i_3_n_40\,
      I3 => \g0_b5__0_i_4_n_40\,
      I4 => \g0_b5__0_i_5_n_40\,
      O => D(4)
    );
\g0_b5__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => icmp_ln496_fu_1418_p2,
      I2 => Q(2),
      I3 => \mil_02_i_reg_691_reg[0]\,
      I4 => mil_02_i_reg_691(0),
      O => \g0_b5__0_i_1_n_40\
    );
\g0_b5__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \q0_reg[2]\(1),
      I1 => icmp_ln496_fu_1418_p2,
      I2 => Q(2),
      I3 => \mil_02_i_reg_691_reg[0]\,
      I4 => mil_02_i_reg_691(1),
      O => \g0_b5__0_i_2_n_40\
    );
\g0_b5__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \q0_reg[2]\(2),
      I1 => icmp_ln496_fu_1418_p2,
      I2 => Q(2),
      I3 => \mil_02_i_reg_691_reg[0]\,
      I4 => mil_02_i_reg_691(2),
      O => \g0_b5__0_i_3_n_40\
    );
\g0_b5__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \q0_reg[2]\(3),
      I1 => icmp_ln496_fu_1418_p2,
      I2 => Q(2),
      I3 => \mil_02_i_reg_691_reg[0]\,
      I4 => mil_02_i_reg_691(3),
      O => \g0_b5__0_i_4_n_40\
    );
\g0_b5__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \q0_reg[2]\(4),
      I1 => icmp_ln496_fu_1418_p2,
      I2 => Q(2),
      I3 => \mil_02_i_reg_691_reg[0]\,
      I4 => mil_02_i_reg_691(4),
      O => \g0_b5__0_i_5_n_40\
    );
\g0_b5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \g0_b5__0_i_2_n_40\,
      I1 => \g0_b5__0_i_3_n_40\,
      I2 => \g0_b5__0_i_4_n_40\,
      I3 => \g0_b5__0_i_5_n_40\,
      O => \mil_fu_366_reg[1]\(4)
    );
g0_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B6E0335"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b6_n_40
    );
g0_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"399D55A6"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b7_n_40
    );
g0_b8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F566638"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b8_n_40
    );
g0_b9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A6787C0"
    )
        port map (
      I0 => \q0_reg[2]\(0),
      I1 => \q0_reg[2]\(1),
      I2 => \q0_reg[2]\(2),
      I3 => \q0_reg[2]\(3),
      I4 => \q0_reg[2]\(4),
      O => g0_b9_n_40
    );
\mil_02_i_reg_691[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln496_fu_1418_p2,
      I1 => Q(2),
      I2 => \mil_02_i_reg_691_reg[0]\,
      O => \ap_CS_fsm_reg[12]\
    );
\mil_fu_366[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln496_fu_1418_p2,
      I1 => Q(2),
      I2 => \mil_02_i_reg_691_reg[0]\,
      O => E(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14) => g0_b12_n_40,
      A(13) => g0_b11_n_40,
      A(12) => g0_b10_n_40,
      A(11) => g0_b9_n_40,
      A(10) => g0_b8_n_40,
      A(9) => g0_b7_n_40,
      A(8) => g0_b6_n_40,
      A(7) => g0_b5_n_40,
      A(6) => g0_b4_n_40,
      A(5) => g0_b3_n_40,
      A(4) => g0_b2_n_40,
      A(3) => g0_b1_n_40,
      A(2) => g0_b0_n_40,
      A(1) => g0_b0_n_40,
      A(0) => g0_b0_n_40,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => DSP_ALU_INST(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(1),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_824[31]_i_9_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_3 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 46 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_product__1\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    sext_ln244_fu_875_p1 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_fu_706_p0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_fu_706_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \reg_824[0]_i_10_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_11_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_12_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_13_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_14_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_15_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_16_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_17_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_18_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_3_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_4_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_5_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_6_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_7_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_8_n_40\ : STD_LOGIC;
  signal \reg_824[0]_i_9_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_2_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_3_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_4_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_5_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_6_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_7_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_8_n_40\ : STD_LOGIC;
  signal \reg_824[16]_i_9_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_2_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_3_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_4_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_5_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_6_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_7_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_8_n_40\ : STD_LOGIC;
  signal \reg_824[24]_i_9_n_40\ : STD_LOGIC;
  signal \reg_824[31]_i_4_n_40\ : STD_LOGIC;
  signal \reg_824[31]_i_5_n_40\ : STD_LOGIC;
  signal \reg_824[31]_i_6_n_40\ : STD_LOGIC;
  signal \reg_824[31]_i_7_n_40\ : STD_LOGIC;
  signal \reg_824[31]_i_8_n_40\ : STD_LOGIC;
  signal \reg_824[31]_i_9_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_2_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_3_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_4_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_5_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_6_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_7_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_8_n_40\ : STD_LOGIC;
  signal \reg_824[8]_i_9_n_40\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_40\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_41\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_42\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_43\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_44\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_45\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_46\ : STD_LOGIC;
  signal \reg_824_reg[0]_i_2_n_47\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_40\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_41\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_42\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_43\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_44\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_45\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_46\ : STD_LOGIC;
  signal \reg_824_reg[16]_i_1_n_47\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_40\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_41\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_42\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_43\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_44\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_45\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_46\ : STD_LOGIC;
  signal \reg_824_reg[24]_i_1_n_47\ : STD_LOGIC;
  signal \reg_824_reg[31]_i_2_n_42\ : STD_LOGIC;
  signal \reg_824_reg[31]_i_2_n_43\ : STD_LOGIC;
  signal \reg_824_reg[31]_i_2_n_44\ : STD_LOGIC;
  signal \reg_824_reg[31]_i_2_n_45\ : STD_LOGIC;
  signal \reg_824_reg[31]_i_2_n_46\ : STD_LOGIC;
  signal \reg_824_reg[31]_i_2_n_47\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_40\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_41\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_42\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_43\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_44\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_45\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_46\ : STD_LOGIC;
  signal \reg_824_reg[8]_i_1_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_0\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_10_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_11_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_12_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_13_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_14_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_15_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_16_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_17_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_2_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_3_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_4_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_5_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_6_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_7_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_8_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_9_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_10_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_11_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_12_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_13_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_14_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_15_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_16_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_17_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_2_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_3_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_4_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_5_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_6_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_7_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_8_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_9_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_10_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_11_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_12_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_13_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_14_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_15_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_16_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_17_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_2_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_3_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_4_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_5_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_6_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_7_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_8_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_9_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_10_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_11_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_12_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_13_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_14_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_15_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_16_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_17_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_2_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_3_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_4_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_5_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_6_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_7_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_8_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_9_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_10_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_11_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_12_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_13_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_14_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_2_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_3_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_4_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_5_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_6_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_7_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_8_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[40]_i_9_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_10_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_11_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_12_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_13_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_14_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_15_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_16_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_17_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_2_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_3_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_4_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_5_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_6_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_7_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_8_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_9_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_1_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_1_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_1_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[40]_i_1_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[40]_i_1_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[40]_i_1_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[40]_i_1_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[40]_i_1_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[40]_i_1_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_1_n_47\ : STD_LOGIC;
  signal \NLW_reg_824_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_reg_824_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_reg_824_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_reg_824_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa_1_fu_338_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xa_1_fu_338_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \reg_824_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_824_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_824_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_824_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_824_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_824_reg[8]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_14__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of tmp_product_i_32 : label is "soft_lutpair233";
begin
  P(0) <= \^p\(0);
\reg_824[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(8),
      I1 => \tmp_product__1\(8),
      O => \reg_824[0]_i_10_n_40\
    );
\reg_824[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(7),
      I1 => \tmp_product__1\(7),
      O => \reg_824[0]_i_11_n_40\
    );
\reg_824[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(6),
      I1 => \tmp_product__1\(6),
      O => \reg_824[0]_i_12_n_40\
    );
\reg_824[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(5),
      I1 => \tmp_product__1\(5),
      O => \reg_824[0]_i_13_n_40\
    );
\reg_824[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(4),
      I1 => \tmp_product__1\(4),
      O => \reg_824[0]_i_14_n_40\
    );
\reg_824[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(3),
      I1 => \tmp_product__1\(3),
      O => \reg_824[0]_i_15_n_40\
    );
\reg_824[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(2),
      I1 => \tmp_product__1\(2),
      O => \reg_824[0]_i_16_n_40\
    );
\reg_824[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(1),
      I1 => \tmp_product__1\(1),
      O => \reg_824[0]_i_17_n_40\
    );
\reg_824[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(0),
      I1 => \tmp_product__1\(0),
      O => \reg_824[0]_i_18_n_40\
    );
\reg_824[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(15),
      I1 => \tmp_product__1\(15),
      O => \reg_824[0]_i_3_n_40\
    );
\reg_824[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(14),
      I1 => \tmp_product__1\(14),
      O => \reg_824[0]_i_4_n_40\
    );
\reg_824[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(13),
      I1 => \tmp_product__1\(13),
      O => \reg_824[0]_i_5_n_40\
    );
\reg_824[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(12),
      I1 => \tmp_product__1\(12),
      O => \reg_824[0]_i_6_n_40\
    );
\reg_824[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(11),
      I1 => \tmp_product__1\(11),
      O => \reg_824[0]_i_7_n_40\
    );
\reg_824[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(10),
      I1 => \tmp_product__1\(10),
      O => \reg_824[0]_i_8_n_40\
    );
\reg_824[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(9),
      I1 => \tmp_product__1\(9),
      O => \reg_824[0]_i_9_n_40\
    );
\reg_824[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(31),
      I1 => \tmp_product__1\(31),
      O => \reg_824[16]_i_2_n_40\
    );
\reg_824[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(30),
      I1 => \tmp_product__1\(30),
      O => \reg_824[16]_i_3_n_40\
    );
\reg_824[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(29),
      I1 => \tmp_product__1\(29),
      O => \reg_824[16]_i_4_n_40\
    );
\reg_824[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(28),
      I1 => \tmp_product__1\(28),
      O => \reg_824[16]_i_5_n_40\
    );
\reg_824[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(27),
      I1 => \tmp_product__1\(27),
      O => \reg_824[16]_i_6_n_40\
    );
\reg_824[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(26),
      I1 => \tmp_product__1\(26),
      O => \reg_824[16]_i_7_n_40\
    );
\reg_824[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(25),
      I1 => \tmp_product__1\(25),
      O => \reg_824[16]_i_8_n_40\
    );
\reg_824[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(24),
      I1 => \tmp_product__1\(24),
      O => \reg_824[16]_i_9_n_40\
    );
\reg_824[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(39),
      I1 => \tmp_product__1\(39),
      O => \reg_824[24]_i_2_n_40\
    );
\reg_824[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(38),
      I1 => \tmp_product__1\(38),
      O => \reg_824[24]_i_3_n_40\
    );
\reg_824[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(37),
      I1 => \tmp_product__1\(37),
      O => \reg_824[24]_i_4_n_40\
    );
\reg_824[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(36),
      I1 => \tmp_product__1\(36),
      O => \reg_824[24]_i_5_n_40\
    );
\reg_824[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(35),
      I1 => \tmp_product__1\(35),
      O => \reg_824[24]_i_6_n_40\
    );
\reg_824[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(34),
      I1 => \tmp_product__1\(34),
      O => \reg_824[24]_i_7_n_40\
    );
\reg_824[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(33),
      I1 => \tmp_product__1\(33),
      O => \reg_824[24]_i_8_n_40\
    );
\reg_824[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(32),
      I1 => \tmp_product__1\(32),
      O => \reg_824[24]_i_9_n_40\
    );
\reg_824[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(45),
      I1 => \tmp_product__1\(45),
      O => \reg_824[31]_i_4_n_40\
    );
\reg_824[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(44),
      I1 => \tmp_product__1\(44),
      O => \reg_824[31]_i_5_n_40\
    );
\reg_824[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(43),
      I1 => \tmp_product__1\(43),
      O => \reg_824[31]_i_6_n_40\
    );
\reg_824[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(42),
      I1 => \tmp_product__1\(42),
      O => \reg_824[31]_i_7_n_40\
    );
\reg_824[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(41),
      I1 => \tmp_product__1\(41),
      O => \reg_824[31]_i_8_n_40\
    );
\reg_824[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(40),
      I1 => \tmp_product__1\(40),
      O => \reg_824[31]_i_9_n_40\
    );
\reg_824[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(23),
      I1 => \tmp_product__1\(23),
      O => \reg_824[8]_i_2_n_40\
    );
\reg_824[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(22),
      I1 => \tmp_product__1\(22),
      O => \reg_824[8]_i_3_n_40\
    );
\reg_824[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(21),
      I1 => \tmp_product__1\(21),
      O => \reg_824[8]_i_4_n_40\
    );
\reg_824[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(20),
      I1 => \tmp_product__1\(20),
      O => \reg_824[8]_i_5_n_40\
    );
\reg_824[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(19),
      I1 => \tmp_product__1\(19),
      O => \reg_824[8]_i_6_n_40\
    );
\reg_824[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(18),
      I1 => \tmp_product__1\(18),
      O => \reg_824[8]_i_7_n_40\
    );
\reg_824[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(17),
      I1 => \tmp_product__1\(17),
      O => \reg_824[8]_i_8_n_40\
    );
\reg_824[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1_0\(16),
      I1 => \tmp_product__1\(16),
      O => \reg_824[8]_i_9_n_40\
    );
\reg_824_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_824_reg[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_824_reg[0]_i_1_n_40\,
      CO(6) => \reg_824_reg[0]_i_1_n_41\,
      CO(5) => \reg_824_reg[0]_i_1_n_42\,
      CO(4) => \reg_824_reg[0]_i_1_n_43\,
      CO(3) => \reg_824_reg[0]_i_1_n_44\,
      CO(2) => \reg_824_reg[0]_i_1_n_45\,
      CO(1) => \reg_824_reg[0]_i_1_n_46\,
      CO(0) => \reg_824_reg[0]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1_0\(15 downto 8),
      O(7) => \reg_824[31]_i_9_0\(0),
      O(6 downto 0) => \NLW_reg_824_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \reg_824[0]_i_3_n_40\,
      S(6) => \reg_824[0]_i_4_n_40\,
      S(5) => \reg_824[0]_i_5_n_40\,
      S(4) => \reg_824[0]_i_6_n_40\,
      S(3) => \reg_824[0]_i_7_n_40\,
      S(2) => \reg_824[0]_i_8_n_40\,
      S(1) => \reg_824[0]_i_9_n_40\,
      S(0) => \reg_824[0]_i_10_n_40\
    );
\reg_824_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \reg_824_reg[0]_i_2_n_40\,
      CO(6) => \reg_824_reg[0]_i_2_n_41\,
      CO(5) => \reg_824_reg[0]_i_2_n_42\,
      CO(4) => \reg_824_reg[0]_i_2_n_43\,
      CO(3) => \reg_824_reg[0]_i_2_n_44\,
      CO(2) => \reg_824_reg[0]_i_2_n_45\,
      CO(1) => \reg_824_reg[0]_i_2_n_46\,
      CO(0) => \reg_824_reg[0]_i_2_n_47\,
      DI(7 downto 0) => \tmp_product__1_0\(7 downto 0),
      O(7 downto 0) => \NLW_reg_824_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \reg_824[0]_i_11_n_40\,
      S(6) => \reg_824[0]_i_12_n_40\,
      S(5) => \reg_824[0]_i_13_n_40\,
      S(4) => \reg_824[0]_i_14_n_40\,
      S(3) => \reg_824[0]_i_15_n_40\,
      S(2) => \reg_824[0]_i_16_n_40\,
      S(1) => \reg_824[0]_i_17_n_40\,
      S(0) => \reg_824[0]_i_18_n_40\
    );
\reg_824_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_824_reg[8]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_824_reg[16]_i_1_n_40\,
      CO(6) => \reg_824_reg[16]_i_1_n_41\,
      CO(5) => \reg_824_reg[16]_i_1_n_42\,
      CO(4) => \reg_824_reg[16]_i_1_n_43\,
      CO(3) => \reg_824_reg[16]_i_1_n_44\,
      CO(2) => \reg_824_reg[16]_i_1_n_45\,
      CO(1) => \reg_824_reg[16]_i_1_n_46\,
      CO(0) => \reg_824_reg[16]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1_0\(31 downto 24),
      O(7 downto 0) => \reg_824[31]_i_9_0\(16 downto 9),
      S(7) => \reg_824[16]_i_2_n_40\,
      S(6) => \reg_824[16]_i_3_n_40\,
      S(5) => \reg_824[16]_i_4_n_40\,
      S(4) => \reg_824[16]_i_5_n_40\,
      S(3) => \reg_824[16]_i_6_n_40\,
      S(2) => \reg_824[16]_i_7_n_40\,
      S(1) => \reg_824[16]_i_8_n_40\,
      S(0) => \reg_824[16]_i_9_n_40\
    );
\reg_824_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_824_reg[16]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_824_reg[24]_i_1_n_40\,
      CO(6) => \reg_824_reg[24]_i_1_n_41\,
      CO(5) => \reg_824_reg[24]_i_1_n_42\,
      CO(4) => \reg_824_reg[24]_i_1_n_43\,
      CO(3) => \reg_824_reg[24]_i_1_n_44\,
      CO(2) => \reg_824_reg[24]_i_1_n_45\,
      CO(1) => \reg_824_reg[24]_i_1_n_46\,
      CO(0) => \reg_824_reg[24]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1_0\(39 downto 32),
      O(7 downto 0) => \reg_824[31]_i_9_0\(24 downto 17),
      S(7) => \reg_824[24]_i_2_n_40\,
      S(6) => \reg_824[24]_i_3_n_40\,
      S(5) => \reg_824[24]_i_4_n_40\,
      S(4) => \reg_824[24]_i_5_n_40\,
      S(3) => \reg_824[24]_i_6_n_40\,
      S(2) => \reg_824[24]_i_7_n_40\,
      S(1) => \reg_824[24]_i_8_n_40\,
      S(0) => \reg_824[24]_i_9_n_40\
    );
\reg_824_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_824_reg[24]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_reg_824_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \reg_824_reg[31]_i_2_n_42\,
      CO(4) => \reg_824_reg[31]_i_2_n_43\,
      CO(3) => \reg_824_reg[31]_i_2_n_44\,
      CO(2) => \reg_824_reg[31]_i_2_n_45\,
      CO(1) => \reg_824_reg[31]_i_2_n_46\,
      CO(0) => \reg_824_reg[31]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \tmp_product__1_0\(45 downto 40),
      O(7) => \NLW_reg_824_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \reg_824[31]_i_9_0\(31 downto 25),
      S(7) => '0',
      S(6) => S(0),
      S(5) => \reg_824[31]_i_4_n_40\,
      S(4) => \reg_824[31]_i_5_n_40\,
      S(3) => \reg_824[31]_i_6_n_40\,
      S(2) => \reg_824[31]_i_7_n_40\,
      S(1) => \reg_824[31]_i_8_n_40\,
      S(0) => \reg_824[31]_i_9_n_40\
    );
\reg_824_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_824_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_824_reg[8]_i_1_n_40\,
      CO(6) => \reg_824_reg[8]_i_1_n_41\,
      CO(5) => \reg_824_reg[8]_i_1_n_42\,
      CO(4) => \reg_824_reg[8]_i_1_n_43\,
      CO(3) => \reg_824_reg[8]_i_1_n_44\,
      CO(2) => \reg_824_reg[8]_i_1_n_45\,
      CO(1) => \reg_824_reg[8]_i_1_n_46\,
      CO(0) => \reg_824_reg[8]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1_0\(23 downto 16),
      O(7 downto 0) => \reg_824[31]_i_9_0\(8 downto 1),
      S(7) => \reg_824[8]_i_2_n_40\,
      S(6) => \reg_824[8]_i_3_n_40\,
      S(5) => \reg_824[8]_i_4_n_40\,
      S(4) => \reg_824[8]_i_5_n_40\,
      S(3) => \reg_824[8]_i_6_n_40\,
      S(2) => \reg_824[8]_i_7_n_40\,
      S(1) => \reg_824[8]_i_8_n_40\,
      S(0) => \reg_824[8]_i_9_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_706_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_706_p0(14),
      B(16) => grp_fu_706_p0(14),
      B(15) => grp_fu_706_p0(14),
      B(14 downto 0) => grp_fu_706_p0(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1_0\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_706_p0(14),
      A(28) => grp_fu_706_p0(14),
      A(27) => grp_fu_706_p0(14),
      A(26) => grp_fu_706_p0(14),
      A(25) => grp_fu_706_p0(14),
      A(24) => grp_fu_706_p0(14),
      A(23) => grp_fu_706_p0(14),
      A(22) => grp_fu_706_p0(14),
      A(21) => grp_fu_706_p0(14),
      A(20) => grp_fu_706_p0(14),
      A(19) => grp_fu_706_p0(14),
      A(18) => grp_fu_706_p0(14),
      A(17) => grp_fu_706_p0(14),
      A(16) => grp_fu_706_p0(14),
      A(15) => grp_fu_706_p0(14),
      A(14 downto 0) => grp_fu_706_p0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_706_p1(31),
      B(16) => grp_fu_706_p1(31),
      B(15) => grp_fu_706_p1(31),
      B(14 downto 0) => grp_fu_706_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \^p\(0),
      P(28 downto 0) => \tmp_product__1_0\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(21),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(21),
      I3 => Q(1),
      I4 => DOUTADOUT(22),
      O => grp_fu_706_p1(22)
    );
\tmp_product__0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(20),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(20),
      I3 => Q(1),
      I4 => DOUTADOUT(21),
      O => grp_fu_706_p1(21)
    );
\tmp_product__0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(19),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(19),
      I3 => Q(1),
      I4 => DOUTADOUT(20),
      O => grp_fu_706_p1(20)
    );
\tmp_product__0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(18),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(18),
      I3 => Q(1),
      I4 => DOUTADOUT(19),
      O => grp_fu_706_p1(19)
    );
\tmp_product__0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(17),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(17),
      I3 => Q(1),
      I4 => DOUTADOUT(18),
      O => grp_fu_706_p1(18)
    );
\tmp_product__0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(16),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(16),
      I3 => Q(1),
      I4 => DOUTADOUT(17),
      O => grp_fu_706_p1(17)
    );
\tmp_product__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(30),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(30),
      I3 => Q(1),
      I4 => DOUTADOUT(31),
      O => grp_fu_706_p1(31)
    );
\tmp_product__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(29),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(29),
      I3 => Q(1),
      I4 => DOUTADOUT(30),
      O => grp_fu_706_p1(30)
    );
\tmp_product__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(28),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(28),
      I3 => Q(1),
      I4 => DOUTADOUT(29),
      O => grp_fu_706_p1(29)
    );
\tmp_product__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(27),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(27),
      I3 => Q(1),
      I4 => DOUTADOUT(28),
      O => grp_fu_706_p1(28)
    );
\tmp_product__0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(26),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(26),
      I3 => Q(1),
      I4 => DOUTADOUT(27),
      O => grp_fu_706_p1(27)
    );
\tmp_product__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(25),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(25),
      I3 => Q(1),
      I4 => DOUTADOUT(26),
      O => grp_fu_706_p1(26)
    );
\tmp_product__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(24),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(24),
      I3 => Q(1),
      I4 => DOUTADOUT(25),
      O => grp_fu_706_p1(25)
    );
\tmp_product__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(23),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(23),
      I3 => Q(1),
      I4 => DOUTADOUT(24),
      O => grp_fu_706_p1(24)
    );
\tmp_product__0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(22),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(22),
      I3 => Q(1),
      I4 => DOUTADOUT(23),
      O => grp_fu_706_p1(23)
    );
\tmp_product_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(5),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(5),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(3),
      O => grp_fu_706_p0(5)
    );
\tmp_product_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(4),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(4),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(2),
      O => grp_fu_706_p0(4)
    );
\tmp_product_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(3),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(3),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(1),
      O => grp_fu_706_p0(3)
    );
\tmp_product_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(2),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(2),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(0),
      O => grp_fu_706_p0(2)
    );
\tmp_product_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(1),
      I1 => DSP_A_B_DATA_INST(1),
      I2 => Q(2),
      I3 => DSP_A_B_DATA_INST_0(1),
      O => grp_fu_706_p0(1)
    );
tmp_product_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F808"
    )
        port map (
      I0 => Q(1),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => Q(2),
      I3 => DSP_A_B_DATA_INST_0(0),
      O => grp_fu_706_p0(0)
    );
\tmp_product_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(15),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(15),
      I3 => Q(1),
      I4 => DOUTADOUT(16),
      O => grp_fu_706_p1(16)
    );
\tmp_product_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(14),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(14),
      I3 => Q(1),
      I4 => DOUTADOUT(15),
      O => grp_fu_706_p1(15)
    );
\tmp_product_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(13),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(13),
      I3 => Q(1),
      I4 => DOUTADOUT(14),
      O => grp_fu_706_p1(14)
    );
\tmp_product_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(12),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(12),
      I3 => Q(1),
      I4 => DOUTADOUT(13),
      O => grp_fu_706_p1(13)
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(14),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(14),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(11),
      O => grp_fu_706_p0(14)
    );
\tmp_product_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(11),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(11),
      I3 => Q(1),
      I4 => DOUTADOUT(12),
      O => grp_fu_706_p1(12)
    );
\tmp_product_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(10),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(10),
      I3 => Q(1),
      I4 => DOUTADOUT(11),
      O => grp_fu_706_p1(11)
    );
\tmp_product_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(9),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(9),
      I3 => Q(1),
      I4 => DOUTADOUT(10),
      O => grp_fu_706_p1(10)
    );
\tmp_product_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(8),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(8),
      I3 => Q(1),
      I4 => DOUTADOUT(9),
      O => grp_fu_706_p1(9)
    );
\tmp_product_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(7),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(7),
      I3 => Q(1),
      I4 => DOUTADOUT(8),
      O => grp_fu_706_p1(8)
    );
\tmp_product_i_25__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(6),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(6),
      I3 => Q(1),
      I4 => DOUTADOUT(7),
      O => grp_fu_706_p1(7)
    );
\tmp_product_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(5),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(5),
      I3 => Q(1),
      I4 => DOUTADOUT(6),
      O => grp_fu_706_p1(6)
    );
\tmp_product_i_27__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(4),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(4),
      I3 => Q(1),
      I4 => DOUTADOUT(5),
      O => grp_fu_706_p1(5)
    );
\tmp_product_i_28__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(3),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(3),
      I3 => Q(1),
      I4 => DOUTADOUT(4),
      O => grp_fu_706_p1(4)
    );
\tmp_product_i_29__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(2),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(2),
      I3 => Q(1),
      I4 => DOUTADOUT(3),
      O => grp_fu_706_p1(3)
    );
\tmp_product_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(13),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(13),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(10),
      O => grp_fu_706_p0(13)
    );
\tmp_product_i_30__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(1),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(1),
      I3 => Q(1),
      I4 => DOUTADOUT(2),
      O => grp_fu_706_p1(2)
    );
\tmp_product_i_31__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(0),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_3(0),
      I3 => Q(1),
      I4 => DOUTADOUT(1),
      O => grp_fu_706_p1(1)
    );
tmp_product_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => DOUTADOUT(0),
      I1 => Q(2),
      I2 => Q(1),
      O => grp_fu_706_p1(0)
    );
\tmp_product_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(12),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(12),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(10),
      O => grp_fu_706_p0(12)
    );
\tmp_product_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(11),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(11),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(9),
      O => grp_fu_706_p0(11)
    );
\tmp_product_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(10),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(10),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(8),
      O => grp_fu_706_p0(10)
    );
\tmp_product_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(9),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(9),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(7),
      O => grp_fu_706_p0(9)
    );
\tmp_product_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(8),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(8),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(6),
      O => grp_fu_706_p0(8)
    );
\tmp_product_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(7),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(7),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(5),
      O => grp_fu_706_p0(7)
    );
\tmp_product_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_0(6),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST(6),
      I3 => Q(1),
      I4 => DSP_A_B_DATA_INST_1(4),
      O => grp_fu_706_p0(6)
    );
\xa_1_fu_338[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(5),
      O => \xa_1_fu_338[0]_i_10_n_40\
    );
\xa_1_fu_338[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(4),
      O => \xa_1_fu_338[0]_i_11_n_40\
    );
\xa_1_fu_338[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(3),
      O => \xa_1_fu_338[0]_i_12_n_40\
    );
\xa_1_fu_338[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(2),
      O => \xa_1_fu_338[0]_i_13_n_40\
    );
\xa_1_fu_338[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(1),
      O => \xa_1_fu_338[0]_i_14_n_40\
    );
\xa_1_fu_338[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(0),
      O => \xa_1_fu_338[0]_i_15_n_40\
    );
\xa_1_fu_338[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1_0\(1),
      I1 => Q(0),
      I2 => D(1),
      O => \xa_1_fu_338[0]_i_16_n_40\
    );
\xa_1_fu_338[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1_0\(0),
      I1 => Q(0),
      I2 => D(0),
      O => \xa_1_fu_338[0]_i_17_n_40\
    );
\xa_1_fu_338[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(7),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_2_n_40\
    );
\xa_1_fu_338[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(6),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_3_n_40\
    );
\xa_1_fu_338[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(5),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_4_n_40\
    );
\xa_1_fu_338[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(4),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_5_n_40\
    );
\xa_1_fu_338[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(3),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_6_n_40\
    );
\xa_1_fu_338[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(2),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_7_n_40\
    );
\xa_1_fu_338[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(1),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_8_n_40\
    );
\xa_1_fu_338[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(0),
      I1 => Q(0),
      O => \xa_1_fu_338[0]_i_9_n_40\
    );
\xa_1_fu_338[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(23),
      I1 => D(23),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(21),
      O => \xa_1_fu_338[16]_i_10_n_40\
    );
\xa_1_fu_338[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(22),
      I1 => D(22),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(20),
      O => \xa_1_fu_338[16]_i_11_n_40\
    );
\xa_1_fu_338[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(21),
      I1 => D(21),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(19),
      O => \xa_1_fu_338[16]_i_12_n_40\
    );
\xa_1_fu_338[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(20),
      I1 => D(20),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(18),
      O => \xa_1_fu_338[16]_i_13_n_40\
    );
\xa_1_fu_338[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(19),
      I1 => D(19),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(17),
      O => \xa_1_fu_338[16]_i_14_n_40\
    );
\xa_1_fu_338[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(18),
      I1 => D(18),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(16),
      O => \xa_1_fu_338[16]_i_15_n_40\
    );
\xa_1_fu_338[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(17),
      I1 => D(17),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(15),
      O => \xa_1_fu_338[16]_i_16_n_40\
    );
\xa_1_fu_338[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(16),
      I1 => D(16),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(14),
      O => \xa_1_fu_338[16]_i_17_n_40\
    );
\xa_1_fu_338[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(23),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_2_n_40\
    );
\xa_1_fu_338[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(22),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_3_n_40\
    );
\xa_1_fu_338[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(21),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_4_n_40\
    );
\xa_1_fu_338[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(20),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_5_n_40\
    );
\xa_1_fu_338[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(19),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_6_n_40\
    );
\xa_1_fu_338[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(18),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_7_n_40\
    );
\xa_1_fu_338[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(17),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_8_n_40\
    );
\xa_1_fu_338[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(16),
      I1 => Q(0),
      O => \xa_1_fu_338[16]_i_9_n_40\
    );
\xa_1_fu_338[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(31),
      I1 => D(31),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(29),
      O => \xa_1_fu_338[24]_i_10_n_40\
    );
\xa_1_fu_338[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(30),
      I1 => D(30),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(28),
      O => \xa_1_fu_338[24]_i_11_n_40\
    );
\xa_1_fu_338[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(29),
      I1 => D(29),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(27),
      O => \xa_1_fu_338[24]_i_12_n_40\
    );
\xa_1_fu_338[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(28),
      I1 => D(28),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(26),
      O => \xa_1_fu_338[24]_i_13_n_40\
    );
\xa_1_fu_338[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(27),
      I1 => D(27),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(25),
      O => \xa_1_fu_338[24]_i_14_n_40\
    );
\xa_1_fu_338[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(26),
      I1 => D(26),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(24),
      O => \xa_1_fu_338[24]_i_15_n_40\
    );
\xa_1_fu_338[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(25),
      I1 => D(25),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(23),
      O => \xa_1_fu_338[24]_i_16_n_40\
    );
\xa_1_fu_338[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(24),
      I1 => D(24),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(22),
      O => \xa_1_fu_338[24]_i_17_n_40\
    );
\xa_1_fu_338[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(31),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_2_n_40\
    );
\xa_1_fu_338[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(30),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_3_n_40\
    );
\xa_1_fu_338[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(29),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_4_n_40\
    );
\xa_1_fu_338[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(28),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_5_n_40\
    );
\xa_1_fu_338[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(27),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_6_n_40\
    );
\xa_1_fu_338[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(26),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_7_n_40\
    );
\xa_1_fu_338[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(25),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_8_n_40\
    );
\xa_1_fu_338[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(24),
      I1 => Q(0),
      O => \xa_1_fu_338[24]_i_9_n_40\
    );
\xa_1_fu_338[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(39),
      I1 => D(39),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[32]_i_10_n_40\
    );
\xa_1_fu_338[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(38),
      I1 => D(38),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[32]_i_11_n_40\
    );
\xa_1_fu_338[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(37),
      I1 => D(37),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[32]_i_12_n_40\
    );
\xa_1_fu_338[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(36),
      I1 => D(36),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[32]_i_13_n_40\
    );
\xa_1_fu_338[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(35),
      I1 => D(35),
      I2 => Q(0),
      I3 => O(2),
      O => \xa_1_fu_338[32]_i_14_n_40\
    );
\xa_1_fu_338[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(34),
      I1 => D(34),
      I2 => Q(0),
      I3 => O(1),
      O => \xa_1_fu_338[32]_i_15_n_40\
    );
\xa_1_fu_338[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(33),
      I1 => D(33),
      I2 => Q(0),
      I3 => O(0),
      O => \xa_1_fu_338[32]_i_16_n_40\
    );
\xa_1_fu_338[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(32),
      I1 => D(32),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(30),
      O => \xa_1_fu_338[32]_i_17_n_40\
    );
\xa_1_fu_338[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(39),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_2_n_40\
    );
\xa_1_fu_338[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(38),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_3_n_40\
    );
\xa_1_fu_338[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(37),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_4_n_40\
    );
\xa_1_fu_338[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(36),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_5_n_40\
    );
\xa_1_fu_338[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(35),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_6_n_40\
    );
\xa_1_fu_338[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(34),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_7_n_40\
    );
\xa_1_fu_338[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(33),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_8_n_40\
    );
\xa_1_fu_338[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(32),
      I1 => Q(0),
      O => \xa_1_fu_338[32]_i_9_n_40\
    );
\xa_1_fu_338[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(44),
      I1 => D(44),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[40]_i_10_n_40\
    );
\xa_1_fu_338[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(43),
      I1 => D(43),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[40]_i_11_n_40\
    );
\xa_1_fu_338[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(42),
      I1 => D(42),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[40]_i_12_n_40\
    );
\xa_1_fu_338[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(41),
      I1 => D(41),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[40]_i_13_n_40\
    );
\xa_1_fu_338[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(40),
      I1 => D(40),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[40]_i_14_n_40\
    );
\xa_1_fu_338[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(45),
      I1 => Q(0),
      O => \xa_1_fu_338[40]_i_2_n_40\
    );
\xa_1_fu_338[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(44),
      I1 => Q(0),
      O => \xa_1_fu_338[40]_i_3_n_40\
    );
\xa_1_fu_338[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(43),
      I1 => Q(0),
      O => \xa_1_fu_338[40]_i_4_n_40\
    );
\xa_1_fu_338[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(42),
      I1 => Q(0),
      O => \xa_1_fu_338[40]_i_5_n_40\
    );
\xa_1_fu_338[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(41),
      I1 => Q(0),
      O => \xa_1_fu_338[40]_i_6_n_40\
    );
\xa_1_fu_338[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(40),
      I1 => Q(0),
      O => \xa_1_fu_338[40]_i_7_n_40\
    );
\xa_1_fu_338[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CA"
    )
        port map (
      I0 => D(46),
      I1 => O(3),
      I2 => Q(0),
      I3 => \^p\(0),
      O => \xa_1_fu_338[40]_i_8_n_40\
    );
\xa_1_fu_338[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(45),
      I1 => D(45),
      I2 => Q(0),
      I3 => O(3),
      O => \xa_1_fu_338[40]_i_9_n_40\
    );
\xa_1_fu_338[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(13),
      O => \xa_1_fu_338[8]_i_10_n_40\
    );
\xa_1_fu_338[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(12),
      O => \xa_1_fu_338[8]_i_11_n_40\
    );
\xa_1_fu_338[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(11),
      O => \xa_1_fu_338[8]_i_12_n_40\
    );
\xa_1_fu_338[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(10),
      O => \xa_1_fu_338[8]_i_13_n_40\
    );
\xa_1_fu_338[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(9),
      O => \xa_1_fu_338[8]_i_14_n_40\
    );
\xa_1_fu_338[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(8),
      O => \xa_1_fu_338[8]_i_15_n_40\
    );
\xa_1_fu_338[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(7),
      O => \xa_1_fu_338[8]_i_16_n_40\
    );
\xa_1_fu_338[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1_0\(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => sext_ln244_fu_875_p1(6),
      O => \xa_1_fu_338[8]_i_17_n_40\
    );
\xa_1_fu_338[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(15),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_2_n_40\
    );
\xa_1_fu_338[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(14),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_3_n_40\
    );
\xa_1_fu_338[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(13),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_4_n_40\
    );
\xa_1_fu_338[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(12),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_5_n_40\
    );
\xa_1_fu_338[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(11),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_6_n_40\
    );
\xa_1_fu_338[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(10),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_7_n_40\
    );
\xa_1_fu_338[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(9),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_8_n_40\
    );
\xa_1_fu_338[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1_0\(8),
      I1 => Q(0),
      O => \xa_1_fu_338[8]_i_9_n_40\
    );
\xa_1_fu_338_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[0]_i_1_n_40\,
      CO(6) => \xa_1_fu_338_reg[0]_i_1_n_41\,
      CO(5) => \xa_1_fu_338_reg[0]_i_1_n_42\,
      CO(4) => \xa_1_fu_338_reg[0]_i_1_n_43\,
      CO(3) => \xa_1_fu_338_reg[0]_i_1_n_44\,
      CO(2) => \xa_1_fu_338_reg[0]_i_1_n_45\,
      CO(1) => \xa_1_fu_338_reg[0]_i_1_n_46\,
      CO(0) => \xa_1_fu_338_reg[0]_i_1_n_47\,
      DI(7) => \xa_1_fu_338[0]_i_2_n_40\,
      DI(6) => \xa_1_fu_338[0]_i_3_n_40\,
      DI(5) => \xa_1_fu_338[0]_i_4_n_40\,
      DI(4) => \xa_1_fu_338[0]_i_5_n_40\,
      DI(3) => \xa_1_fu_338[0]_i_6_n_40\,
      DI(2) => \xa_1_fu_338[0]_i_7_n_40\,
      DI(1) => \xa_1_fu_338[0]_i_8_n_40\,
      DI(0) => \xa_1_fu_338[0]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]\(7 downto 0),
      S(7) => \xa_1_fu_338[0]_i_10_n_40\,
      S(6) => \xa_1_fu_338[0]_i_11_n_40\,
      S(5) => \xa_1_fu_338[0]_i_12_n_40\,
      S(4) => \xa_1_fu_338[0]_i_13_n_40\,
      S(3) => \xa_1_fu_338[0]_i_14_n_40\,
      S(2) => \xa_1_fu_338[0]_i_15_n_40\,
      S(1) => \xa_1_fu_338[0]_i_16_n_40\,
      S(0) => \xa_1_fu_338[0]_i_17_n_40\
    );
\xa_1_fu_338_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[8]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[16]_i_1_n_40\,
      CO(6) => \xa_1_fu_338_reg[16]_i_1_n_41\,
      CO(5) => \xa_1_fu_338_reg[16]_i_1_n_42\,
      CO(4) => \xa_1_fu_338_reg[16]_i_1_n_43\,
      CO(3) => \xa_1_fu_338_reg[16]_i_1_n_44\,
      CO(2) => \xa_1_fu_338_reg[16]_i_1_n_45\,
      CO(1) => \xa_1_fu_338_reg[16]_i_1_n_46\,
      CO(0) => \xa_1_fu_338_reg[16]_i_1_n_47\,
      DI(7) => \xa_1_fu_338[16]_i_2_n_40\,
      DI(6) => \xa_1_fu_338[16]_i_3_n_40\,
      DI(5) => \xa_1_fu_338[16]_i_4_n_40\,
      DI(4) => \xa_1_fu_338[16]_i_5_n_40\,
      DI(3) => \xa_1_fu_338[16]_i_6_n_40\,
      DI(2) => \xa_1_fu_338[16]_i_7_n_40\,
      DI(1) => \xa_1_fu_338[16]_i_8_n_40\,
      DI(0) => \xa_1_fu_338[16]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_1\(7 downto 0),
      S(7) => \xa_1_fu_338[16]_i_10_n_40\,
      S(6) => \xa_1_fu_338[16]_i_11_n_40\,
      S(5) => \xa_1_fu_338[16]_i_12_n_40\,
      S(4) => \xa_1_fu_338[16]_i_13_n_40\,
      S(3) => \xa_1_fu_338[16]_i_14_n_40\,
      S(2) => \xa_1_fu_338[16]_i_15_n_40\,
      S(1) => \xa_1_fu_338[16]_i_16_n_40\,
      S(0) => \xa_1_fu_338[16]_i_17_n_40\
    );
\xa_1_fu_338_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[16]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[24]_i_1_n_40\,
      CO(6) => \xa_1_fu_338_reg[24]_i_1_n_41\,
      CO(5) => \xa_1_fu_338_reg[24]_i_1_n_42\,
      CO(4) => \xa_1_fu_338_reg[24]_i_1_n_43\,
      CO(3) => \xa_1_fu_338_reg[24]_i_1_n_44\,
      CO(2) => \xa_1_fu_338_reg[24]_i_1_n_45\,
      CO(1) => \xa_1_fu_338_reg[24]_i_1_n_46\,
      CO(0) => \xa_1_fu_338_reg[24]_i_1_n_47\,
      DI(7) => \xa_1_fu_338[24]_i_2_n_40\,
      DI(6) => \xa_1_fu_338[24]_i_3_n_40\,
      DI(5) => \xa_1_fu_338[24]_i_4_n_40\,
      DI(4) => \xa_1_fu_338[24]_i_5_n_40\,
      DI(3) => \xa_1_fu_338[24]_i_6_n_40\,
      DI(2) => \xa_1_fu_338[24]_i_7_n_40\,
      DI(1) => \xa_1_fu_338[24]_i_8_n_40\,
      DI(0) => \xa_1_fu_338[24]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_2\(7 downto 0),
      S(7) => \xa_1_fu_338[24]_i_10_n_40\,
      S(6) => \xa_1_fu_338[24]_i_11_n_40\,
      S(5) => \xa_1_fu_338[24]_i_12_n_40\,
      S(4) => \xa_1_fu_338[24]_i_13_n_40\,
      S(3) => \xa_1_fu_338[24]_i_14_n_40\,
      S(2) => \xa_1_fu_338[24]_i_15_n_40\,
      S(1) => \xa_1_fu_338[24]_i_16_n_40\,
      S(0) => \xa_1_fu_338[24]_i_17_n_40\
    );
\xa_1_fu_338_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[24]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[32]_i_1_n_40\,
      CO(6) => \xa_1_fu_338_reg[32]_i_1_n_41\,
      CO(5) => \xa_1_fu_338_reg[32]_i_1_n_42\,
      CO(4) => \xa_1_fu_338_reg[32]_i_1_n_43\,
      CO(3) => \xa_1_fu_338_reg[32]_i_1_n_44\,
      CO(2) => \xa_1_fu_338_reg[32]_i_1_n_45\,
      CO(1) => \xa_1_fu_338_reg[32]_i_1_n_46\,
      CO(0) => \xa_1_fu_338_reg[32]_i_1_n_47\,
      DI(7) => \xa_1_fu_338[32]_i_2_n_40\,
      DI(6) => \xa_1_fu_338[32]_i_3_n_40\,
      DI(5) => \xa_1_fu_338[32]_i_4_n_40\,
      DI(4) => \xa_1_fu_338[32]_i_5_n_40\,
      DI(3) => \xa_1_fu_338[32]_i_6_n_40\,
      DI(2) => \xa_1_fu_338[32]_i_7_n_40\,
      DI(1) => \xa_1_fu_338[32]_i_8_n_40\,
      DI(0) => \xa_1_fu_338[32]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_3\(7 downto 0),
      S(7) => \xa_1_fu_338[32]_i_10_n_40\,
      S(6) => \xa_1_fu_338[32]_i_11_n_40\,
      S(5) => \xa_1_fu_338[32]_i_12_n_40\,
      S(4) => \xa_1_fu_338[32]_i_13_n_40\,
      S(3) => \xa_1_fu_338[32]_i_14_n_40\,
      S(2) => \xa_1_fu_338[32]_i_15_n_40\,
      S(1) => \xa_1_fu_338[32]_i_16_n_40\,
      S(0) => \xa_1_fu_338[32]_i_17_n_40\
    );
\xa_1_fu_338_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[32]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xa_1_fu_338_reg[40]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xa_1_fu_338_reg[40]_i_1_n_42\,
      CO(4) => \xa_1_fu_338_reg[40]_i_1_n_43\,
      CO(3) => \xa_1_fu_338_reg[40]_i_1_n_44\,
      CO(2) => \xa_1_fu_338_reg[40]_i_1_n_45\,
      CO(1) => \xa_1_fu_338_reg[40]_i_1_n_46\,
      CO(0) => \xa_1_fu_338_reg[40]_i_1_n_47\,
      DI(7 downto 6) => B"00",
      DI(5) => \xa_1_fu_338[40]_i_2_n_40\,
      DI(4) => \xa_1_fu_338[40]_i_3_n_40\,
      DI(3) => \xa_1_fu_338[40]_i_4_n_40\,
      DI(2) => \xa_1_fu_338[40]_i_5_n_40\,
      DI(1) => \xa_1_fu_338[40]_i_6_n_40\,
      DI(0) => \xa_1_fu_338[40]_i_7_n_40\,
      O(7) => \NLW_xa_1_fu_338_reg[40]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_CS_fsm_reg[1]_4\(6 downto 0),
      S(7) => '0',
      S(6) => \xa_1_fu_338[40]_i_8_n_40\,
      S(5) => \xa_1_fu_338[40]_i_9_n_40\,
      S(4) => \xa_1_fu_338[40]_i_10_n_40\,
      S(3) => \xa_1_fu_338[40]_i_11_n_40\,
      S(2) => \xa_1_fu_338[40]_i_12_n_40\,
      S(1) => \xa_1_fu_338[40]_i_13_n_40\,
      S(0) => \xa_1_fu_338[40]_i_14_n_40\
    );
\xa_1_fu_338_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[8]_i_1_n_40\,
      CO(6) => \xa_1_fu_338_reg[8]_i_1_n_41\,
      CO(5) => \xa_1_fu_338_reg[8]_i_1_n_42\,
      CO(4) => \xa_1_fu_338_reg[8]_i_1_n_43\,
      CO(3) => \xa_1_fu_338_reg[8]_i_1_n_44\,
      CO(2) => \xa_1_fu_338_reg[8]_i_1_n_45\,
      CO(1) => \xa_1_fu_338_reg[8]_i_1_n_46\,
      CO(0) => \xa_1_fu_338_reg[8]_i_1_n_47\,
      DI(7) => \xa_1_fu_338[8]_i_2_n_40\,
      DI(6) => \xa_1_fu_338[8]_i_3_n_40\,
      DI(5) => \xa_1_fu_338[8]_i_4_n_40\,
      DI(4) => \xa_1_fu_338[8]_i_5_n_40\,
      DI(3) => \xa_1_fu_338[8]_i_6_n_40\,
      DI(2) => \xa_1_fu_338[8]_i_7_n_40\,
      DI(1) => \xa_1_fu_338[8]_i_8_n_40\,
      DI(0) => \xa_1_fu_338[8]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_0\(7 downto 0),
      S(7) => \xa_1_fu_338[8]_i_10_n_40\,
      S(6) => \xa_1_fu_338[8]_i_11_n_40\,
      S(5) => \xa_1_fu_338[8]_i_12_n_40\,
      S(4) => \xa_1_fu_338[8]_i_13_n_40\,
      S(3) => \xa_1_fu_338[8]_i_14_n_40\,
      S(2) => \xa_1_fu_338[8]_i_15_n_40\,
      S(1) => \xa_1_fu_338[8]_i_16_n_40\,
      S(0) => \xa_1_fu_338[8]_i_17_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11 is
  port (
    grp_fu_643_p2 : out STD_LOGIC_VECTOR ( 46 downto 0 );
    D : out STD_LOGIC_VECTOR ( 45 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_3 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_338_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_338_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_338_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_338_reg[39]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xa1_2_fu_338_reg[45]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xa1_2_fu_338_reg[45]_0\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    sext_ln333_fu_2450_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11 is
  signal grp_fu_643_p0 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_fu_643_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^grp_fu_643_p2\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_10_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_11_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_12_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_13_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_14_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_15_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_16_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_17_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_10_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_11_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_12_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_13_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_14_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_15_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_16_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_17_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_10_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_11_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_12_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_13_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_14_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_15_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_16_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_17_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_10_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_11_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_12_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_13_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_14_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_15_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_16_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_17_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_10_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_11_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_12_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_7_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_8_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_9_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_10_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_11_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_12_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_13_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_14_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_15_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_16_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_17_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_1_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_1_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_1_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_1_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_1_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_1_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa1_2_fu_338_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xa1_2_fu_338_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_14__4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_product_i_32__2\ : label is "soft_lutpair30";
begin
  grp_fu_643_p2(46 downto 0) <= \^grp_fu_643_p2\(46 downto 0);
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_643_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_643_p0(14),
      B(16) => grp_fu_643_p0(14),
      B(15) => grp_fu_643_p0(14),
      B(14 downto 0) => grp_fu_643_p0(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \^grp_fu_643_p2\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_643_p0(14),
      A(28) => grp_fu_643_p0(14),
      A(27) => grp_fu_643_p0(14),
      A(26) => grp_fu_643_p0(14),
      A(25) => grp_fu_643_p0(14),
      A(24) => grp_fu_643_p0(14),
      A(23) => grp_fu_643_p0(14),
      A(22) => grp_fu_643_p0(14),
      A(21) => grp_fu_643_p0(14),
      A(20) => grp_fu_643_p0(14),
      A(19) => grp_fu_643_p0(14),
      A(18) => grp_fu_643_p0(14),
      A(17) => grp_fu_643_p0(14),
      A(16) => grp_fu_643_p0(14),
      A(15) => grp_fu_643_p0(14),
      A(14 downto 0) => grp_fu_643_p0(14 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_643_p1(31),
      B(16) => grp_fu_643_p1(31),
      B(15) => grp_fu_643_p1(31),
      B(14 downto 0) => grp_fu_643_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29 downto 0) => \^grp_fu_643_p2\(46 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(22),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(21),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(21),
      O => grp_fu_643_p1(22)
    );
\tmp_product__0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(21),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(20),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(20),
      O => grp_fu_643_p1(21)
    );
\tmp_product__0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(20),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(19),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(19),
      O => grp_fu_643_p1(20)
    );
\tmp_product__0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(19),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(18),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(18),
      O => grp_fu_643_p1(19)
    );
\tmp_product__0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(18),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(17),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(17),
      O => grp_fu_643_p1(18)
    );
\tmp_product__0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(17),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(16),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(16),
      O => grp_fu_643_p1(17)
    );
\tmp_product__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(31),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(30),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(30),
      O => grp_fu_643_p1(31)
    );
\tmp_product__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(30),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(29),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(29),
      O => grp_fu_643_p1(30)
    );
\tmp_product__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(29),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(28),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(28),
      O => grp_fu_643_p1(29)
    );
\tmp_product__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(28),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(27),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(27),
      O => grp_fu_643_p1(28)
    );
\tmp_product__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(27),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(26),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(26),
      O => grp_fu_643_p1(27)
    );
\tmp_product__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(26),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(25),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(25),
      O => grp_fu_643_p1(26)
    );
\tmp_product__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(25),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(24),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(24),
      O => grp_fu_643_p1(25)
    );
\tmp_product__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(24),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(23),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(23),
      O => grp_fu_643_p1(24)
    );
\tmp_product__0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(23),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(22),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(22),
      O => grp_fu_643_p1(23)
    );
\tmp_product_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(5),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(5),
      O => grp_fu_643_p0(5)
    );
\tmp_product_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(4),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(4),
      O => grp_fu_643_p0(4)
    );
\tmp_product_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(3),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(3),
      O => grp_fu_643_p0(3)
    );
\tmp_product_i_13__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(2),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(2),
      O => grp_fu_643_p0(2)
    );
\tmp_product_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      I3 => Q(2),
      O => grp_fu_643_p0(1)
    );
\tmp_product_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      I3 => Q(2),
      O => grp_fu_643_p0(0)
    );
\tmp_product_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(16),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(15),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(15),
      O => grp_fu_643_p1(16)
    );
\tmp_product_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(15),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(14),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(14),
      O => grp_fu_643_p1(15)
    );
\tmp_product_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(14),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(13),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(13),
      O => grp_fu_643_p1(14)
    );
\tmp_product_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(13),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(12),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(12),
      O => grp_fu_643_p1(13)
    );
\tmp_product_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(14),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(14),
      O => grp_fu_643_p0(14)
    );
\tmp_product_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(12),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(11),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(11),
      O => grp_fu_643_p1(12)
    );
\tmp_product_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(11),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(10),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(10),
      O => grp_fu_643_p1(11)
    );
\tmp_product_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(10),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(9),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(9),
      O => grp_fu_643_p1(10)
    );
\tmp_product_i_23__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(9),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(8),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(8),
      O => grp_fu_643_p1(9)
    );
\tmp_product_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(8),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(7),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(7),
      O => grp_fu_643_p1(8)
    );
\tmp_product_i_25__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(7),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(6),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(6),
      O => grp_fu_643_p1(7)
    );
\tmp_product_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(6),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(5),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(5),
      O => grp_fu_643_p1(6)
    );
\tmp_product_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(5),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(4),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(4),
      O => grp_fu_643_p1(5)
    );
\tmp_product_i_28__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(4),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(3),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(3),
      O => grp_fu_643_p1(4)
    );
\tmp_product_i_29__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(3),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(2),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(2),
      O => grp_fu_643_p1(3)
    );
\tmp_product_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(13),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(13),
      O => grp_fu_643_p0(13)
    );
\tmp_product_i_30__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(2),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(1),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(1),
      O => grp_fu_643_p1(2)
    );
\tmp_product_i_31__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => q0(1),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_3(0),
      O => grp_fu_643_p1(1)
    );
\tmp_product_i_32__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => q0(0),
      O => grp_fu_643_p1(0)
    );
\tmp_product_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(12),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(12),
      O => grp_fu_643_p0(12)
    );
\tmp_product_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(11),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(11),
      O => grp_fu_643_p0(11)
    );
\tmp_product_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(10),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(10),
      O => grp_fu_643_p0(10)
    );
\tmp_product_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(9),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(9),
      O => grp_fu_643_p0(9)
    );
\tmp_product_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(8),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(8),
      O => grp_fu_643_p0(8)
    );
\tmp_product_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(7),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(7),
      O => grp_fu_643_p0(7)
    );
\tmp_product_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(2),
      I2 => DSP_A_B_DATA_INST_0(6),
      I3 => Q(0),
      I4 => DSP_A_B_DATA_INST_1(6),
      O => grp_fu_643_p0(6)
    );
\xa1_2_fu_338[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(15),
      I1 => \^grp_fu_643_p2\(15),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(13),
      O => \xa1_2_fu_338[15]_i_10_n_40\
    );
\xa1_2_fu_338[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(14),
      I1 => \^grp_fu_643_p2\(14),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(12),
      O => \xa1_2_fu_338[15]_i_11_n_40\
    );
\xa1_2_fu_338[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(13),
      I1 => \^grp_fu_643_p2\(13),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(11),
      O => \xa1_2_fu_338[15]_i_12_n_40\
    );
\xa1_2_fu_338[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(12),
      I1 => \^grp_fu_643_p2\(12),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(10),
      O => \xa1_2_fu_338[15]_i_13_n_40\
    );
\xa1_2_fu_338[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(11),
      I1 => \^grp_fu_643_p2\(11),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(9),
      O => \xa1_2_fu_338[15]_i_14_n_40\
    );
\xa1_2_fu_338[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(10),
      I1 => \^grp_fu_643_p2\(10),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(8),
      O => \xa1_2_fu_338[15]_i_15_n_40\
    );
\xa1_2_fu_338[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(9),
      I1 => \^grp_fu_643_p2\(9),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(7),
      O => \xa1_2_fu_338[15]_i_16_n_40\
    );
\xa1_2_fu_338[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(8),
      I1 => \^grp_fu_643_p2\(8),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(6),
      O => \xa1_2_fu_338[15]_i_17_n_40\
    );
\xa1_2_fu_338[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(23),
      I1 => \^grp_fu_643_p2\(23),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(21),
      O => \xa1_2_fu_338[23]_i_10_n_40\
    );
\xa1_2_fu_338[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(22),
      I1 => \^grp_fu_643_p2\(22),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(20),
      O => \xa1_2_fu_338[23]_i_11_n_40\
    );
\xa1_2_fu_338[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(21),
      I1 => \^grp_fu_643_p2\(21),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(19),
      O => \xa1_2_fu_338[23]_i_12_n_40\
    );
\xa1_2_fu_338[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(20),
      I1 => \^grp_fu_643_p2\(20),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(18),
      O => \xa1_2_fu_338[23]_i_13_n_40\
    );
\xa1_2_fu_338[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(19),
      I1 => \^grp_fu_643_p2\(19),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(17),
      O => \xa1_2_fu_338[23]_i_14_n_40\
    );
\xa1_2_fu_338[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(18),
      I1 => \^grp_fu_643_p2\(18),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(16),
      O => \xa1_2_fu_338[23]_i_15_n_40\
    );
\xa1_2_fu_338[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(17),
      I1 => \^grp_fu_643_p2\(17),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(15),
      O => \xa1_2_fu_338[23]_i_16_n_40\
    );
\xa1_2_fu_338[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(16),
      I1 => \^grp_fu_643_p2\(16),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(14),
      O => \xa1_2_fu_338[23]_i_17_n_40\
    );
\xa1_2_fu_338[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(31),
      I1 => \^grp_fu_643_p2\(31),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(29),
      O => \xa1_2_fu_338[31]_i_10_n_40\
    );
\xa1_2_fu_338[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(30),
      I1 => \^grp_fu_643_p2\(30),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(28),
      O => \xa1_2_fu_338[31]_i_11_n_40\
    );
\xa1_2_fu_338[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(29),
      I1 => \^grp_fu_643_p2\(29),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(27),
      O => \xa1_2_fu_338[31]_i_12_n_40\
    );
\xa1_2_fu_338[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(28),
      I1 => \^grp_fu_643_p2\(28),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(26),
      O => \xa1_2_fu_338[31]_i_13_n_40\
    );
\xa1_2_fu_338[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(27),
      I1 => \^grp_fu_643_p2\(27),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(25),
      O => \xa1_2_fu_338[31]_i_14_n_40\
    );
\xa1_2_fu_338[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(26),
      I1 => \^grp_fu_643_p2\(26),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(24),
      O => \xa1_2_fu_338[31]_i_15_n_40\
    );
\xa1_2_fu_338[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(25),
      I1 => \^grp_fu_643_p2\(25),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(23),
      O => \xa1_2_fu_338[31]_i_16_n_40\
    );
\xa1_2_fu_338[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(24),
      I1 => \^grp_fu_643_p2\(24),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(22),
      O => \xa1_2_fu_338[31]_i_17_n_40\
    );
\xa1_2_fu_338[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(39),
      I1 => \^grp_fu_643_p2\(39),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[39]_i_10_n_40\
    );
\xa1_2_fu_338[39]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(38),
      I1 => \^grp_fu_643_p2\(38),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[39]_i_11_n_40\
    );
\xa1_2_fu_338[39]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(37),
      I1 => \^grp_fu_643_p2\(37),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[39]_i_12_n_40\
    );
\xa1_2_fu_338[39]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(36),
      I1 => \^grp_fu_643_p2\(36),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[39]_i_13_n_40\
    );
\xa1_2_fu_338[39]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(35),
      I1 => \^grp_fu_643_p2\(35),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(33),
      O => \xa1_2_fu_338[39]_i_14_n_40\
    );
\xa1_2_fu_338[39]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(34),
      I1 => \^grp_fu_643_p2\(34),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(32),
      O => \xa1_2_fu_338[39]_i_15_n_40\
    );
\xa1_2_fu_338[39]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(33),
      I1 => \^grp_fu_643_p2\(33),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(31),
      O => \xa1_2_fu_338[39]_i_16_n_40\
    );
\xa1_2_fu_338[39]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(32),
      I1 => \^grp_fu_643_p2\(32),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(30),
      O => \xa1_2_fu_338[39]_i_17_n_40\
    );
\xa1_2_fu_338[45]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(42),
      I1 => \^grp_fu_643_p2\(42),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[45]_i_10_n_40\
    );
\xa1_2_fu_338[45]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(41),
      I1 => \^grp_fu_643_p2\(41),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[45]_i_11_n_40\
    );
\xa1_2_fu_338[45]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(40),
      I1 => \^grp_fu_643_p2\(40),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[45]_i_12_n_40\
    );
\xa1_2_fu_338[45]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(45),
      I1 => \^grp_fu_643_p2\(45),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[45]_i_7_n_40\
    );
\xa1_2_fu_338[45]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(44),
      I1 => \^grp_fu_643_p2\(44),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[45]_i_8_n_40\
    );
\xa1_2_fu_338[45]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(43),
      I1 => \^grp_fu_643_p2\(43),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(34),
      O => \xa1_2_fu_338[45]_i_9_n_40\
    );
\xa1_2_fu_338[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(7),
      I1 => \^grp_fu_643_p2\(7),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(5),
      O => \xa1_2_fu_338[7]_i_10_n_40\
    );
\xa1_2_fu_338[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(6),
      I1 => \^grp_fu_643_p2\(6),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(4),
      O => \xa1_2_fu_338[7]_i_11_n_40\
    );
\xa1_2_fu_338[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(5),
      I1 => \^grp_fu_643_p2\(5),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(3),
      O => \xa1_2_fu_338[7]_i_12_n_40\
    );
\xa1_2_fu_338[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(4),
      I1 => \^grp_fu_643_p2\(4),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(2),
      O => \xa1_2_fu_338[7]_i_13_n_40\
    );
\xa1_2_fu_338[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(3),
      I1 => \^grp_fu_643_p2\(3),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(1),
      O => \xa1_2_fu_338[7]_i_14_n_40\
    );
\xa1_2_fu_338[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(2),
      I1 => \^grp_fu_643_p2\(2),
      I2 => Q(1),
      I3 => sext_ln333_fu_2450_p1(0),
      O => \xa1_2_fu_338[7]_i_15_n_40\
    );
\xa1_2_fu_338[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(1),
      I1 => Q(1),
      I2 => \^grp_fu_643_p2\(1),
      O => \xa1_2_fu_338[7]_i_16_n_40\
    );
\xa1_2_fu_338[7]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \xa1_2_fu_338_reg[45]_0\(0),
      I1 => Q(1),
      I2 => \^grp_fu_643_p2\(0),
      O => \xa1_2_fu_338[7]_i_17_n_40\
    );
\xa1_2_fu_338_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[15]_i_1_n_40\,
      CO(6) => \xa1_2_fu_338_reg[15]_i_1_n_41\,
      CO(5) => \xa1_2_fu_338_reg[15]_i_1_n_42\,
      CO(4) => \xa1_2_fu_338_reg[15]_i_1_n_43\,
      CO(3) => \xa1_2_fu_338_reg[15]_i_1_n_44\,
      CO(2) => \xa1_2_fu_338_reg[15]_i_1_n_45\,
      CO(1) => \xa1_2_fu_338_reg[15]_i_1_n_46\,
      CO(0) => \xa1_2_fu_338_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \xa1_2_fu_338_reg[15]\(7 downto 0),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \xa1_2_fu_338[15]_i_10_n_40\,
      S(6) => \xa1_2_fu_338[15]_i_11_n_40\,
      S(5) => \xa1_2_fu_338[15]_i_12_n_40\,
      S(4) => \xa1_2_fu_338[15]_i_13_n_40\,
      S(3) => \xa1_2_fu_338[15]_i_14_n_40\,
      S(2) => \xa1_2_fu_338[15]_i_15_n_40\,
      S(1) => \xa1_2_fu_338[15]_i_16_n_40\,
      S(0) => \xa1_2_fu_338[15]_i_17_n_40\
    );
\xa1_2_fu_338_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[23]_i_1_n_40\,
      CO(6) => \xa1_2_fu_338_reg[23]_i_1_n_41\,
      CO(5) => \xa1_2_fu_338_reg[23]_i_1_n_42\,
      CO(4) => \xa1_2_fu_338_reg[23]_i_1_n_43\,
      CO(3) => \xa1_2_fu_338_reg[23]_i_1_n_44\,
      CO(2) => \xa1_2_fu_338_reg[23]_i_1_n_45\,
      CO(1) => \xa1_2_fu_338_reg[23]_i_1_n_46\,
      CO(0) => \xa1_2_fu_338_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \xa1_2_fu_338_reg[23]\(7 downto 0),
      O(7 downto 0) => D(23 downto 16),
      S(7) => \xa1_2_fu_338[23]_i_10_n_40\,
      S(6) => \xa1_2_fu_338[23]_i_11_n_40\,
      S(5) => \xa1_2_fu_338[23]_i_12_n_40\,
      S(4) => \xa1_2_fu_338[23]_i_13_n_40\,
      S(3) => \xa1_2_fu_338[23]_i_14_n_40\,
      S(2) => \xa1_2_fu_338[23]_i_15_n_40\,
      S(1) => \xa1_2_fu_338[23]_i_16_n_40\,
      S(0) => \xa1_2_fu_338[23]_i_17_n_40\
    );
\xa1_2_fu_338_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[31]_i_1_n_40\,
      CO(6) => \xa1_2_fu_338_reg[31]_i_1_n_41\,
      CO(5) => \xa1_2_fu_338_reg[31]_i_1_n_42\,
      CO(4) => \xa1_2_fu_338_reg[31]_i_1_n_43\,
      CO(3) => \xa1_2_fu_338_reg[31]_i_1_n_44\,
      CO(2) => \xa1_2_fu_338_reg[31]_i_1_n_45\,
      CO(1) => \xa1_2_fu_338_reg[31]_i_1_n_46\,
      CO(0) => \xa1_2_fu_338_reg[31]_i_1_n_47\,
      DI(7 downto 0) => \xa1_2_fu_338_reg[31]\(7 downto 0),
      O(7 downto 0) => D(31 downto 24),
      S(7) => \xa1_2_fu_338[31]_i_10_n_40\,
      S(6) => \xa1_2_fu_338[31]_i_11_n_40\,
      S(5) => \xa1_2_fu_338[31]_i_12_n_40\,
      S(4) => \xa1_2_fu_338[31]_i_13_n_40\,
      S(3) => \xa1_2_fu_338[31]_i_14_n_40\,
      S(2) => \xa1_2_fu_338[31]_i_15_n_40\,
      S(1) => \xa1_2_fu_338[31]_i_16_n_40\,
      S(0) => \xa1_2_fu_338[31]_i_17_n_40\
    );
\xa1_2_fu_338_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[31]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[39]_i_1_n_40\,
      CO(6) => \xa1_2_fu_338_reg[39]_i_1_n_41\,
      CO(5) => \xa1_2_fu_338_reg[39]_i_1_n_42\,
      CO(4) => \xa1_2_fu_338_reg[39]_i_1_n_43\,
      CO(3) => \xa1_2_fu_338_reg[39]_i_1_n_44\,
      CO(2) => \xa1_2_fu_338_reg[39]_i_1_n_45\,
      CO(1) => \xa1_2_fu_338_reg[39]_i_1_n_46\,
      CO(0) => \xa1_2_fu_338_reg[39]_i_1_n_47\,
      DI(7 downto 0) => \xa1_2_fu_338_reg[39]\(7 downto 0),
      O(7 downto 0) => D(39 downto 32),
      S(7) => \xa1_2_fu_338[39]_i_10_n_40\,
      S(6) => \xa1_2_fu_338[39]_i_11_n_40\,
      S(5) => \xa1_2_fu_338[39]_i_12_n_40\,
      S(4) => \xa1_2_fu_338[39]_i_13_n_40\,
      S(3) => \xa1_2_fu_338[39]_i_14_n_40\,
      S(2) => \xa1_2_fu_338[39]_i_15_n_40\,
      S(1) => \xa1_2_fu_338[39]_i_16_n_40\,
      S(0) => \xa1_2_fu_338[39]_i_17_n_40\
    );
\xa1_2_fu_338_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[39]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xa1_2_fu_338_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xa1_2_fu_338_reg[45]_i_1_n_43\,
      CO(3) => \xa1_2_fu_338_reg[45]_i_1_n_44\,
      CO(2) => \xa1_2_fu_338_reg[45]_i_1_n_45\,
      CO(1) => \xa1_2_fu_338_reg[45]_i_1_n_46\,
      CO(0) => \xa1_2_fu_338_reg[45]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \xa1_2_fu_338_reg[45]\(4 downto 0),
      O(7 downto 6) => \NLW_xa1_2_fu_338_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => D(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \xa1_2_fu_338[45]_i_7_n_40\,
      S(4) => \xa1_2_fu_338[45]_i_8_n_40\,
      S(3) => \xa1_2_fu_338[45]_i_9_n_40\,
      S(2) => \xa1_2_fu_338[45]_i_10_n_40\,
      S(1) => \xa1_2_fu_338[45]_i_11_n_40\,
      S(0) => \xa1_2_fu_338[45]_i_12_n_40\
    );
\xa1_2_fu_338_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[7]_i_1_n_40\,
      CO(6) => \xa1_2_fu_338_reg[7]_i_1_n_41\,
      CO(5) => \xa1_2_fu_338_reg[7]_i_1_n_42\,
      CO(4) => \xa1_2_fu_338_reg[7]_i_1_n_43\,
      CO(3) => \xa1_2_fu_338_reg[7]_i_1_n_44\,
      CO(2) => \xa1_2_fu_338_reg[7]_i_1_n_45\,
      CO(1) => \xa1_2_fu_338_reg[7]_i_1_n_46\,
      CO(0) => \xa1_2_fu_338_reg[7]_i_1_n_47\,
      DI(7 downto 0) => DI(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \xa1_2_fu_338[7]_i_10_n_40\,
      S(6) => \xa1_2_fu_338[7]_i_11_n_40\,
      S(5) => \xa1_2_fu_338[7]_i_12_n_40\,
      S(4) => \xa1_2_fu_338[7]_i_13_n_40\,
      S(3) => \xa1_2_fu_338[7]_i_14_n_40\,
      S(2) => \xa1_2_fu_338[7]_i_15_n_40\,
      S(1) => \xa1_2_fu_338[7]_i_16_n_40\,
      S(0) => \xa1_2_fu_338[7]_i_17_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[22]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[22]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[22]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[22]_3\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    h_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx204_fu_330_reg[3]\ : out STD_LOGIC;
    \idx204_fu_330_reg[4]\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    xa2_2_fu_334_reg_7_sp_1 : in STD_LOGIC;
    \xa2_2_fu_334_reg[7]_0\ : in STD_LOGIC;
    \xa2_2_fu_334_reg[39]\ : in STD_LOGIC_VECTOR ( 33 downto 0 );
    \xa2_2_fu_334_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln333_1_fu_2459_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 );
    xa2_2_fu_334_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \q1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12 is
  signal \^b\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^h_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idx204_fu_330_reg[3]\ : STD_LOGIC;
  signal \^idx204_fu_330_reg[4]\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_10_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_11_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_12_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_13_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_14_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_15_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_16_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_17_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_2_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_3_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_4_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_5_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_6_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_7_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_8_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[0]_i_9_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_10_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_11_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_12_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_13_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_14_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_15_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_16_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_17_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_2_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_3_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_4_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_5_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_6_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_7_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_8_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[16]_i_9_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_10_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_11_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_12_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_13_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_14_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_15_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_16_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_17_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_2_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_3_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_4_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_5_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_6_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_7_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_8_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[24]_i_9_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_10_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_11_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_12_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_13_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_14_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_15_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_16_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_17_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_2_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_3_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_4_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_5_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_6_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_7_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_8_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[32]_i_9_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_10_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_11_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_12_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_2_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_3_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_4_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_5_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_6_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_8_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[40]_i_9_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_10_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_11_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_12_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_13_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_14_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_15_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_16_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_17_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_2_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_3_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_4_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_5_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_6_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_7_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_8_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334[8]_i_9_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_41\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_42\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_43\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_44\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_45\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_46\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[16]_i_1_n_47\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_41\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_42\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_43\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_44\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_45\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_46\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[24]_i_1_n_47\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_41\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_42\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_43\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_44\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_45\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_46\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[32]_i_1_n_47\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[40]_i_1_n_43\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[40]_i_1_n_44\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[40]_i_1_n_45\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[40]_i_1_n_46\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[40]_i_1_n_47\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_40\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_41\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_42\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_43\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_44\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_45\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_46\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg[8]_i_1_n_47\ : STD_LOGIC;
  signal xa2_2_fu_334_reg_7_sn_1 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xa2_2_fu_334_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_xa2_2_fu_334_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product_i_17__6\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \tmp_product_i_18__6\ : label is "soft_lutpair31";
begin
  B(11 downto 0) <= \^b\(11 downto 0);
  h_address1(1 downto 0) <= \^h_address1\(1 downto 0);
  \idx204_fu_330_reg[3]\ <= \^idx204_fu_330_reg[3]\;
  \idx204_fu_330_reg[4]\ <= \^idx204_fu_330_reg[4]\;
  xa2_2_fu_334_reg_7_sn_1 <= xa2_2_fu_334_reg_7_sp_1;
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^b\(11),
      B(16) => \^b\(11),
      B(15) => \^b\(11),
      B(14 downto 13) => \^b\(11 downto 10),
      B(12 downto 2) => \^b\(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => DSP_ALU_INST,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => \^b\(11),
      A(28) => \^b\(11),
      A(27) => \^b\(11),
      A(26) => \^b\(11),
      A(25) => \^b\(11),
      A(24) => \^b\(11),
      A(23) => \^b\(11),
      A(22) => \^b\(11),
      A(21) => \^b\(11),
      A(20) => \^b\(11),
      A(19) => \^b\(11),
      A(18) => \^b\(11),
      A(17) => \^b\(11),
      A(16) => \^b\(11),
      A(15) => \^b\(11),
      A(14 downto 13) => \^b\(11 downto 10),
      A(12 downto 2) => \^b\(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28) => P(0),
      P(27 downto 0) => \tmp_product__1\(44 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001015656A202A"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\(0),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address1\(0),
      I5 => \^h_address1\(1),
      O => \^b\(3)
    );
\tmp_product_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF9A95DFD5"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\(0),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address1\(1),
      I5 => \^h_address1\(0),
      O => \^b\(2)
    );
\tmp_product_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0888888F088"
    )
        port map (
      I0 => \^idx204_fu_330_reg[4]\,
      I1 => DSP_A_B_DATA_INST(0),
      I2 => \^idx204_fu_330_reg[3]\,
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \q1_reg[8]_0\(0),
      I5 => \q1_reg[8]\(0),
      O => \^b\(1)
    );
\tmp_product_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222222D1DDD111"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address1\(0),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\(0),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address1\(1),
      O => \^b\(0)
    );
\tmp_product_i_14__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \q1_reg[8]\(2),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]\(1),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q1_reg[8]_1\(0),
      O => \^h_address1\(0)
    );
\tmp_product_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \q1_reg[8]\(3),
      I1 => \q1_reg[8]\(1),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]\(2),
      I4 => \q1_reg[8]_0\(0),
      I5 => \q1_reg[8]_1\(1),
      O => \^h_address1\(1)
    );
\tmp_product_i_17__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^h_address1\(1),
      I1 => \^h_address1\(0),
      O => \^idx204_fu_330_reg[4]\
    );
\tmp_product_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^h_address1\(0),
      I1 => \^h_address1\(1),
      O => \^idx204_fu_330_reg[3]\
    );
\tmp_product_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077788878"
    )
        port map (
      I0 => \^h_address1\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q1_reg[8]\(0),
      I5 => \^h_address1\(1),
      O => \^b\(11)
    );
\tmp_product_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202220007C777CCC"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address1\(0),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\(0),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address1\(1),
      O => \^b\(10)
    );
\tmp_product_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF8A80CFC0"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\(0),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address1\(1),
      I5 => \^h_address1\(0),
      O => \^b\(9)
    );
\tmp_product_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABF8A80EFEA"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \q1_reg[8]\(0),
      I2 => \q1_reg[8]_0\(0),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \^h_address1\(1),
      I5 => \^h_address1\(0),
      O => \^b\(8)
    );
\tmp_product_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6363630000006300"
    )
        port map (
      I0 => \^h_address1\(0),
      I1 => \^h_address1\(1),
      I2 => DSP_A_B_DATA_INST(0),
      I3 => DSP_A_B_DATA_INST_0(0),
      I4 => \q1_reg[8]_0\(0),
      I5 => \q1_reg[8]\(0),
      O => \^b\(7)
    );
\tmp_product_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440004077744474"
    )
        port map (
      I0 => \^h_address1\(0),
      I1 => DSP_A_B_DATA_INST(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q1_reg[8]\(0),
      I5 => \^h_address1\(1),
      O => \^b\(6)
    );
\tmp_product_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23222333F3FFF333"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address1\(1),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\(0),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address1\(0),
      O => \^b\(5)
    );
\tmp_product_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20222000D1DDD111"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => \^h_address1\(0),
      I2 => \q1_reg[8]\(0),
      I3 => \q1_reg[8]_0\(0),
      I4 => DSP_A_B_DATA_INST_0(0),
      I5 => \^h_address1\(1),
      O => \^b\(4)
    );
\xa2_2_fu_334[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => \xa2_2_fu_334_reg[39]\(5),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(3),
      O => \xa2_2_fu_334[0]_i_10_n_40\
    );
\xa2_2_fu_334[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => \xa2_2_fu_334_reg[39]\(4),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(2),
      O => \xa2_2_fu_334[0]_i_11_n_40\
    );
\xa2_2_fu_334[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => \xa2_2_fu_334_reg[39]\(3),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(1),
      O => \xa2_2_fu_334[0]_i_12_n_40\
    );
\xa2_2_fu_334[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => \xa2_2_fu_334_reg[39]\(2),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(0),
      O => \xa2_2_fu_334[0]_i_13_n_40\
    );
\xa2_2_fu_334[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => \xa2_2_fu_334_reg[39]\(1),
      I2 => Q(0),
      I3 => \xa2_2_fu_334_reg[7]_1\(1),
      I4 => Q(1),
      I5 => q0(1),
      O => \xa2_2_fu_334[0]_i_14_n_40\
    );
\xa2_2_fu_334[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => \xa2_2_fu_334_reg[39]\(0),
      I2 => Q(0),
      I3 => \xa2_2_fu_334_reg[7]_1\(0),
      I4 => Q(1),
      I5 => q0(0),
      O => \xa2_2_fu_334[0]_i_15_n_40\
    );
\xa2_2_fu_334[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      I2 => \xa2_2_fu_334_reg[7]_0\,
      O => \xa2_2_fu_334[0]_i_16_n_40\
    );
\xa2_2_fu_334[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      I2 => xa2_2_fu_334_reg_7_sn_1,
      O => \xa2_2_fu_334[0]_i_17_n_40\
    );
\xa2_2_fu_334[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_2_n_40\
    );
\xa2_2_fu_334[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_3_n_40\
    );
\xa2_2_fu_334[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_4_n_40\
    );
\xa2_2_fu_334[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_5_n_40\
    );
\xa2_2_fu_334[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_6_n_40\
    );
\xa2_2_fu_334[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_7_n_40\
    );
\xa2_2_fu_334[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_8_n_40\
    );
\xa2_2_fu_334[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      O => \xa2_2_fu_334[0]_i_9_n_40\
    );
\xa2_2_fu_334[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => \xa2_2_fu_334_reg[39]\(21),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(19),
      O => \xa2_2_fu_334[16]_i_10_n_40\
    );
\xa2_2_fu_334[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => \xa2_2_fu_334_reg[39]\(20),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(18),
      O => \xa2_2_fu_334[16]_i_11_n_40\
    );
\xa2_2_fu_334[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => \xa2_2_fu_334_reg[39]\(19),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(17),
      O => \xa2_2_fu_334[16]_i_12_n_40\
    );
\xa2_2_fu_334[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => \xa2_2_fu_334_reg[39]\(18),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(16),
      O => \xa2_2_fu_334[16]_i_13_n_40\
    );
\xa2_2_fu_334[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => \xa2_2_fu_334_reg[39]\(17),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(15),
      O => \xa2_2_fu_334[16]_i_14_n_40\
    );
\xa2_2_fu_334[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => \xa2_2_fu_334_reg[39]\(16),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(14),
      O => \xa2_2_fu_334[16]_i_15_n_40\
    );
\xa2_2_fu_334[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => \xa2_2_fu_334_reg[39]\(15),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(13),
      O => \xa2_2_fu_334[16]_i_16_n_40\
    );
\xa2_2_fu_334[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => \xa2_2_fu_334_reg[39]\(14),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(12),
      O => \xa2_2_fu_334[16]_i_17_n_40\
    );
\xa2_2_fu_334[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_2_n_40\
    );
\xa2_2_fu_334[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_3_n_40\
    );
\xa2_2_fu_334[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_4_n_40\
    );
\xa2_2_fu_334[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_5_n_40\
    );
\xa2_2_fu_334[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_6_n_40\
    );
\xa2_2_fu_334[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_7_n_40\
    );
\xa2_2_fu_334[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_8_n_40\
    );
\xa2_2_fu_334[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => Q(0),
      O => \xa2_2_fu_334[16]_i_9_n_40\
    );
\xa2_2_fu_334[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => \xa2_2_fu_334_reg[39]\(29),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(27),
      O => \xa2_2_fu_334[24]_i_10_n_40\
    );
\xa2_2_fu_334[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => \xa2_2_fu_334_reg[39]\(28),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(26),
      O => \xa2_2_fu_334[24]_i_11_n_40\
    );
\xa2_2_fu_334[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => \xa2_2_fu_334_reg[39]\(27),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(25),
      O => \xa2_2_fu_334[24]_i_12_n_40\
    );
\xa2_2_fu_334[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => \xa2_2_fu_334_reg[39]\(26),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(24),
      O => \xa2_2_fu_334[24]_i_13_n_40\
    );
\xa2_2_fu_334[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => \xa2_2_fu_334_reg[39]\(25),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(23),
      O => \xa2_2_fu_334[24]_i_14_n_40\
    );
\xa2_2_fu_334[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => \xa2_2_fu_334_reg[39]\(24),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(22),
      O => \xa2_2_fu_334[24]_i_15_n_40\
    );
\xa2_2_fu_334[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => \xa2_2_fu_334_reg[39]\(23),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(21),
      O => \xa2_2_fu_334[24]_i_16_n_40\
    );
\xa2_2_fu_334[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => \xa2_2_fu_334_reg[39]\(22),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(20),
      O => \xa2_2_fu_334[24]_i_17_n_40\
    );
\xa2_2_fu_334[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_2_n_40\
    );
\xa2_2_fu_334[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_3_n_40\
    );
\xa2_2_fu_334[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_4_n_40\
    );
\xa2_2_fu_334[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_5_n_40\
    );
\xa2_2_fu_334[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_6_n_40\
    );
\xa2_2_fu_334[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_7_n_40\
    );
\xa2_2_fu_334[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_8_n_40\
    );
\xa2_2_fu_334[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => Q(0),
      O => \xa2_2_fu_334[24]_i_9_n_40\
    );
\xa2_2_fu_334[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => xa2_2_fu_334_reg(3),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[32]_i_10_n_40\
    );
\xa2_2_fu_334[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => xa2_2_fu_334_reg(2),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[32]_i_11_n_40\
    );
\xa2_2_fu_334[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => xa2_2_fu_334_reg(1),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(33),
      O => \xa2_2_fu_334[32]_i_12_n_40\
    );
\xa2_2_fu_334[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => xa2_2_fu_334_reg(0),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(32),
      O => \xa2_2_fu_334[32]_i_13_n_40\
    );
\xa2_2_fu_334[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => \xa2_2_fu_334_reg[39]\(33),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(31),
      O => \xa2_2_fu_334[32]_i_14_n_40\
    );
\xa2_2_fu_334[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => \xa2_2_fu_334_reg[39]\(32),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(30),
      O => \xa2_2_fu_334[32]_i_15_n_40\
    );
\xa2_2_fu_334[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => \xa2_2_fu_334_reg[39]\(31),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(29),
      O => \xa2_2_fu_334[32]_i_16_n_40\
    );
\xa2_2_fu_334[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => \xa2_2_fu_334_reg[39]\(30),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(28),
      O => \xa2_2_fu_334[32]_i_17_n_40\
    );
\xa2_2_fu_334[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_2_n_40\
    );
\xa2_2_fu_334[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_3_n_40\
    );
\xa2_2_fu_334[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_4_n_40\
    );
\xa2_2_fu_334[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_5_n_40\
    );
\xa2_2_fu_334[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_6_n_40\
    );
\xa2_2_fu_334[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_7_n_40\
    );
\xa2_2_fu_334[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_8_n_40\
    );
\xa2_2_fu_334[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => Q(0),
      O => \xa2_2_fu_334[32]_i_9_n_40\
    );
\xa2_2_fu_334[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => xa2_2_fu_334_reg(6),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[40]_i_10_n_40\
    );
\xa2_2_fu_334[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => xa2_2_fu_334_reg(5),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[40]_i_11_n_40\
    );
\xa2_2_fu_334[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => xa2_2_fu_334_reg(4),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[40]_i_12_n_40\
    );
\xa2_2_fu_334[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => Q(0),
      O => \xa2_2_fu_334[40]_i_2_n_40\
    );
\xa2_2_fu_334[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => Q(0),
      O => \xa2_2_fu_334[40]_i_3_n_40\
    );
\xa2_2_fu_334[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => Q(0),
      O => \xa2_2_fu_334[40]_i_4_n_40\
    );
\xa2_2_fu_334[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => Q(0),
      O => \xa2_2_fu_334[40]_i_5_n_40\
    );
\xa2_2_fu_334[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => Q(0),
      O => \xa2_2_fu_334[40]_i_6_n_40\
    );
\xa2_2_fu_334[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => xa2_2_fu_334_reg(8),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[40]_i_8_n_40\
    );
\xa2_2_fu_334[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => xa2_2_fu_334_reg(7),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(34),
      O => \xa2_2_fu_334[40]_i_9_n_40\
    );
\xa2_2_fu_334[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => \xa2_2_fu_334_reg[39]\(13),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(11),
      O => \xa2_2_fu_334[8]_i_10_n_40\
    );
\xa2_2_fu_334[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => \xa2_2_fu_334_reg[39]\(12),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(10),
      O => \xa2_2_fu_334[8]_i_11_n_40\
    );
\xa2_2_fu_334[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => \xa2_2_fu_334_reg[39]\(11),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(9),
      O => \xa2_2_fu_334[8]_i_12_n_40\
    );
\xa2_2_fu_334[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => \xa2_2_fu_334_reg[39]\(10),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(8),
      O => \xa2_2_fu_334[8]_i_13_n_40\
    );
\xa2_2_fu_334[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => \xa2_2_fu_334_reg[39]\(9),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(7),
      O => \xa2_2_fu_334[8]_i_14_n_40\
    );
\xa2_2_fu_334[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => \xa2_2_fu_334_reg[39]\(8),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(6),
      O => \xa2_2_fu_334[8]_i_15_n_40\
    );
\xa2_2_fu_334[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => \xa2_2_fu_334_reg[39]\(7),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(5),
      O => \xa2_2_fu_334[8]_i_16_n_40\
    );
\xa2_2_fu_334[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => \xa2_2_fu_334_reg[39]\(6),
      I2 => Q(0),
      I3 => sext_ln333_1_fu_2459_p1(4),
      O => \xa2_2_fu_334[8]_i_17_n_40\
    );
\xa2_2_fu_334[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_2_n_40\
    );
\xa2_2_fu_334[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_3_n_40\
    );
\xa2_2_fu_334[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_4_n_40\
    );
\xa2_2_fu_334[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_5_n_40\
    );
\xa2_2_fu_334[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_6_n_40\
    );
\xa2_2_fu_334[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_7_n_40\
    );
\xa2_2_fu_334[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_8_n_40\
    );
\xa2_2_fu_334[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => Q(0),
      O => \xa2_2_fu_334[8]_i_9_n_40\
    );
\xa2_2_fu_334_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_334_reg[0]_i_1_n_40\,
      CO(6) => \xa2_2_fu_334_reg[0]_i_1_n_41\,
      CO(5) => \xa2_2_fu_334_reg[0]_i_1_n_42\,
      CO(4) => \xa2_2_fu_334_reg[0]_i_1_n_43\,
      CO(3) => \xa2_2_fu_334_reg[0]_i_1_n_44\,
      CO(2) => \xa2_2_fu_334_reg[0]_i_1_n_45\,
      CO(1) => \xa2_2_fu_334_reg[0]_i_1_n_46\,
      CO(0) => \xa2_2_fu_334_reg[0]_i_1_n_47\,
      DI(7) => \xa2_2_fu_334[0]_i_2_n_40\,
      DI(6) => \xa2_2_fu_334[0]_i_3_n_40\,
      DI(5) => \xa2_2_fu_334[0]_i_4_n_40\,
      DI(4) => \xa2_2_fu_334[0]_i_5_n_40\,
      DI(3) => \xa2_2_fu_334[0]_i_6_n_40\,
      DI(2) => \xa2_2_fu_334[0]_i_7_n_40\,
      DI(1) => \xa2_2_fu_334[0]_i_8_n_40\,
      DI(0) => \xa2_2_fu_334[0]_i_9_n_40\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \xa2_2_fu_334[0]_i_10_n_40\,
      S(6) => \xa2_2_fu_334[0]_i_11_n_40\,
      S(5) => \xa2_2_fu_334[0]_i_12_n_40\,
      S(4) => \xa2_2_fu_334[0]_i_13_n_40\,
      S(3) => \xa2_2_fu_334[0]_i_14_n_40\,
      S(2) => \xa2_2_fu_334[0]_i_15_n_40\,
      S(1) => \xa2_2_fu_334[0]_i_16_n_40\,
      S(0) => \xa2_2_fu_334[0]_i_17_n_40\
    );
\xa2_2_fu_334_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_334_reg[8]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_334_reg[16]_i_1_n_40\,
      CO(6) => \xa2_2_fu_334_reg[16]_i_1_n_41\,
      CO(5) => \xa2_2_fu_334_reg[16]_i_1_n_42\,
      CO(4) => \xa2_2_fu_334_reg[16]_i_1_n_43\,
      CO(3) => \xa2_2_fu_334_reg[16]_i_1_n_44\,
      CO(2) => \xa2_2_fu_334_reg[16]_i_1_n_45\,
      CO(1) => \xa2_2_fu_334_reg[16]_i_1_n_46\,
      CO(0) => \xa2_2_fu_334_reg[16]_i_1_n_47\,
      DI(7) => \xa2_2_fu_334[16]_i_2_n_40\,
      DI(6) => \xa2_2_fu_334[16]_i_3_n_40\,
      DI(5) => \xa2_2_fu_334[16]_i_4_n_40\,
      DI(4) => \xa2_2_fu_334[16]_i_5_n_40\,
      DI(3) => \xa2_2_fu_334[16]_i_6_n_40\,
      DI(2) => \xa2_2_fu_334[16]_i_7_n_40\,
      DI(1) => \xa2_2_fu_334[16]_i_8_n_40\,
      DI(0) => \xa2_2_fu_334[16]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[22]_0\(7 downto 0),
      S(7) => \xa2_2_fu_334[16]_i_10_n_40\,
      S(6) => \xa2_2_fu_334[16]_i_11_n_40\,
      S(5) => \xa2_2_fu_334[16]_i_12_n_40\,
      S(4) => \xa2_2_fu_334[16]_i_13_n_40\,
      S(3) => \xa2_2_fu_334[16]_i_14_n_40\,
      S(2) => \xa2_2_fu_334[16]_i_15_n_40\,
      S(1) => \xa2_2_fu_334[16]_i_16_n_40\,
      S(0) => \xa2_2_fu_334[16]_i_17_n_40\
    );
\xa2_2_fu_334_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_334_reg[16]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_334_reg[24]_i_1_n_40\,
      CO(6) => \xa2_2_fu_334_reg[24]_i_1_n_41\,
      CO(5) => \xa2_2_fu_334_reg[24]_i_1_n_42\,
      CO(4) => \xa2_2_fu_334_reg[24]_i_1_n_43\,
      CO(3) => \xa2_2_fu_334_reg[24]_i_1_n_44\,
      CO(2) => \xa2_2_fu_334_reg[24]_i_1_n_45\,
      CO(1) => \xa2_2_fu_334_reg[24]_i_1_n_46\,
      CO(0) => \xa2_2_fu_334_reg[24]_i_1_n_47\,
      DI(7) => \xa2_2_fu_334[24]_i_2_n_40\,
      DI(6) => \xa2_2_fu_334[24]_i_3_n_40\,
      DI(5) => \xa2_2_fu_334[24]_i_4_n_40\,
      DI(4) => \xa2_2_fu_334[24]_i_5_n_40\,
      DI(3) => \xa2_2_fu_334[24]_i_6_n_40\,
      DI(2) => \xa2_2_fu_334[24]_i_7_n_40\,
      DI(1) => \xa2_2_fu_334[24]_i_8_n_40\,
      DI(0) => \xa2_2_fu_334[24]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[22]_1\(7 downto 0),
      S(7) => \xa2_2_fu_334[24]_i_10_n_40\,
      S(6) => \xa2_2_fu_334[24]_i_11_n_40\,
      S(5) => \xa2_2_fu_334[24]_i_12_n_40\,
      S(4) => \xa2_2_fu_334[24]_i_13_n_40\,
      S(3) => \xa2_2_fu_334[24]_i_14_n_40\,
      S(2) => \xa2_2_fu_334[24]_i_15_n_40\,
      S(1) => \xa2_2_fu_334[24]_i_16_n_40\,
      S(0) => \xa2_2_fu_334[24]_i_17_n_40\
    );
\xa2_2_fu_334_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_334_reg[24]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_334_reg[32]_i_1_n_40\,
      CO(6) => \xa2_2_fu_334_reg[32]_i_1_n_41\,
      CO(5) => \xa2_2_fu_334_reg[32]_i_1_n_42\,
      CO(4) => \xa2_2_fu_334_reg[32]_i_1_n_43\,
      CO(3) => \xa2_2_fu_334_reg[32]_i_1_n_44\,
      CO(2) => \xa2_2_fu_334_reg[32]_i_1_n_45\,
      CO(1) => \xa2_2_fu_334_reg[32]_i_1_n_46\,
      CO(0) => \xa2_2_fu_334_reg[32]_i_1_n_47\,
      DI(7) => \xa2_2_fu_334[32]_i_2_n_40\,
      DI(6) => \xa2_2_fu_334[32]_i_3_n_40\,
      DI(5) => \xa2_2_fu_334[32]_i_4_n_40\,
      DI(4) => \xa2_2_fu_334[32]_i_5_n_40\,
      DI(3) => \xa2_2_fu_334[32]_i_6_n_40\,
      DI(2) => \xa2_2_fu_334[32]_i_7_n_40\,
      DI(1) => \xa2_2_fu_334[32]_i_8_n_40\,
      DI(0) => \xa2_2_fu_334[32]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[22]_2\(7 downto 0),
      S(7) => \xa2_2_fu_334[32]_i_10_n_40\,
      S(6) => \xa2_2_fu_334[32]_i_11_n_40\,
      S(5) => \xa2_2_fu_334[32]_i_12_n_40\,
      S(4) => \xa2_2_fu_334[32]_i_13_n_40\,
      S(3) => \xa2_2_fu_334[32]_i_14_n_40\,
      S(2) => \xa2_2_fu_334[32]_i_15_n_40\,
      S(1) => \xa2_2_fu_334[32]_i_16_n_40\,
      S(0) => \xa2_2_fu_334[32]_i_17_n_40\
    );
\xa2_2_fu_334_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_334_reg[32]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_xa2_2_fu_334_reg[40]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \xa2_2_fu_334_reg[40]_i_1_n_43\,
      CO(3) => \xa2_2_fu_334_reg[40]_i_1_n_44\,
      CO(2) => \xa2_2_fu_334_reg[40]_i_1_n_45\,
      CO(1) => \xa2_2_fu_334_reg[40]_i_1_n_46\,
      CO(0) => \xa2_2_fu_334_reg[40]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4) => \xa2_2_fu_334[40]_i_2_n_40\,
      DI(3) => \xa2_2_fu_334[40]_i_3_n_40\,
      DI(2) => \xa2_2_fu_334[40]_i_4_n_40\,
      DI(1) => \xa2_2_fu_334[40]_i_5_n_40\,
      DI(0) => \xa2_2_fu_334[40]_i_6_n_40\,
      O(7 downto 6) => \NLW_xa2_2_fu_334_reg[40]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \ap_CS_fsm_reg[22]_3\(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => S(0),
      S(4) => \xa2_2_fu_334[40]_i_8_n_40\,
      S(3) => \xa2_2_fu_334[40]_i_9_n_40\,
      S(2) => \xa2_2_fu_334[40]_i_10_n_40\,
      S(1) => \xa2_2_fu_334[40]_i_11_n_40\,
      S(0) => \xa2_2_fu_334[40]_i_12_n_40\
    );
\xa2_2_fu_334_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa2_2_fu_334_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xa2_2_fu_334_reg[8]_i_1_n_40\,
      CO(6) => \xa2_2_fu_334_reg[8]_i_1_n_41\,
      CO(5) => \xa2_2_fu_334_reg[8]_i_1_n_42\,
      CO(4) => \xa2_2_fu_334_reg[8]_i_1_n_43\,
      CO(3) => \xa2_2_fu_334_reg[8]_i_1_n_44\,
      CO(2) => \xa2_2_fu_334_reg[8]_i_1_n_45\,
      CO(1) => \xa2_2_fu_334_reg[8]_i_1_n_46\,
      CO(0) => \xa2_2_fu_334_reg[8]_i_1_n_47\,
      DI(7) => \xa2_2_fu_334[8]_i_2_n_40\,
      DI(6) => \xa2_2_fu_334[8]_i_3_n_40\,
      DI(5) => \xa2_2_fu_334[8]_i_4_n_40\,
      DI(4) => \xa2_2_fu_334[8]_i_5_n_40\,
      DI(3) => \xa2_2_fu_334[8]_i_6_n_40\,
      DI(2) => \xa2_2_fu_334[8]_i_7_n_40\,
      DI(1) => \xa2_2_fu_334[8]_i_8_n_40\,
      DI(0) => \xa2_2_fu_334[8]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[22]\(7 downto 0),
      S(7) => \xa2_2_fu_334[8]_i_10_n_40\,
      S(6) => \xa2_2_fu_334[8]_i_11_n_40\,
      S(5) => \xa2_2_fu_334[8]_i_12_n_40\,
      S(4) => \xa2_2_fu_334[8]_i_13_n_40\,
      S(3) => \xa2_2_fu_334[8]_i_14_n_40\,
      S(2) => \xa2_2_fu_334[8]_i_15_n_40\,
      S(1) => \xa2_2_fu_334[8]_i_16_n_40\,
      S(0) => \xa2_2_fu_334[8]_i_17_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 45 downto 0 );
    \xb_1_fu_342_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln244_1_fu_884_p1 : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6 : entity is "adpcm_main_mul_15s_32s_47_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6 is
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_10_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_11_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_12_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_13_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_14_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_15_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_16_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_17_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_2_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_3_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_4_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_5_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_6_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_7_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_8_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[0]_i_9_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_10_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_11_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_12_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_13_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_14_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_15_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_16_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_17_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_2_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_3_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_4_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_5_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_6_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_7_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_8_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[16]_i_9_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_10_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_11_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_12_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_13_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_14_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_15_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_16_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_17_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_2_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_3_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_4_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_5_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_6_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_7_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_8_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[24]_i_9_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_10_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_11_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_12_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_13_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_14_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_15_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_16_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_17_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_2_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_3_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_4_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_5_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_6_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_7_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_8_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[32]_i_9_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_10_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_11_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_12_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_13_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_14_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_2_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_3_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_4_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_5_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_6_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_7_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[40]_i_9_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_10_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_11_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_12_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_13_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_14_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_15_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_16_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_17_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_2_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_3_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_4_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_5_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_6_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_7_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_8_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342[8]_i_9_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_41\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_42\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_43\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_44\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_45\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_46\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[16]_i_1_n_47\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_41\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_42\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_43\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_44\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_45\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_46\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[24]_i_1_n_47\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_41\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_42\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_43\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_44\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_45\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_46\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[32]_i_1_n_47\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[40]_i_1_n_42\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[40]_i_1_n_43\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[40]_i_1_n_44\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[40]_i_1_n_45\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[40]_i_1_n_46\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[40]_i_1_n_47\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_40\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_41\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_42\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_43\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_44\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_45\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_46\ : STD_LOGIC;
  signal \xb_1_fu_342_reg[8]_i_1_n_47\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_xb_1_fu_342_reg[40]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xb_1_fu_342_reg[40]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => DOUTBDOUT(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(11),
      B(16) => DSP_ALU_INST(11),
      B(15) => DSP_ALU_INST(11),
      B(14 downto 13) => DSP_ALU_INST(11 downto 10),
      B(12 downto 2) => DSP_ALU_INST(10 downto 0),
      B(1 downto 0) => B"00",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => E(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(11),
      A(28) => DSP_ALU_INST(11),
      A(27) => DSP_ALU_INST(11),
      A(26) => DSP_ALU_INST(11),
      A(25) => DSP_ALU_INST(11),
      A(24) => DSP_ALU_INST(11),
      A(23) => DSP_ALU_INST(11),
      A(22) => DSP_ALU_INST(11),
      A(21) => DSP_ALU_INST(11),
      A(20) => DSP_ALU_INST(11),
      A(19) => DSP_ALU_INST(11),
      A(18) => DSP_ALU_INST(11),
      A(17) => DSP_ALU_INST(11),
      A(16) => DSP_ALU_INST(11),
      A(15) => DSP_ALU_INST(11),
      A(14 downto 13) => DSP_ALU_INST(11 downto 10),
      A(12 downto 2) => DSP_ALU_INST(10 downto 0),
      A(1 downto 0) => B"00",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DOUTBDOUT(31),
      B(16) => DOUTBDOUT(31),
      B(15) => DOUTBDOUT(31),
      B(14 downto 0) => DOUTBDOUT(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => E(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => P(0),
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\xb_1_fu_342[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => D(7),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(3),
      O => \xb_1_fu_342[0]_i_10_n_40\
    );
\xb_1_fu_342[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => D(6),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(2),
      O => \xb_1_fu_342[0]_i_11_n_40\
    );
\xb_1_fu_342[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => D(5),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(1),
      O => \xb_1_fu_342[0]_i_12_n_40\
    );
\xb_1_fu_342[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => D(4),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(0),
      O => \xb_1_fu_342[0]_i_13_n_40\
    );
\xb_1_fu_342[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => D(3),
      I2 => Q(0),
      I3 => DOUTBDOUT(1),
      I4 => Q(1),
      I5 => \xb_1_fu_342_reg[7]\(1),
      O => \xb_1_fu_342[0]_i_14_n_40\
    );
\xb_1_fu_342[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6F6F6060606F606"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => D(2),
      I2 => Q(0),
      I3 => DOUTBDOUT(0),
      I4 => Q(1),
      I5 => \xb_1_fu_342_reg[7]\(0),
      O => \xb_1_fu_342[0]_i_15_n_40\
    );
\xb_1_fu_342[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      I2 => D(1),
      O => \xb_1_fu_342[0]_i_16_n_40\
    );
\xb_1_fu_342[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      I2 => D(0),
      O => \xb_1_fu_342[0]_i_17_n_40\
    );
\xb_1_fu_342[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(7),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_2_n_40\
    );
\xb_1_fu_342[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(6),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_3_n_40\
    );
\xb_1_fu_342[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(5),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_4_n_40\
    );
\xb_1_fu_342[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(4),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_5_n_40\
    );
\xb_1_fu_342[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(3),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_6_n_40\
    );
\xb_1_fu_342[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(2),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_7_n_40\
    );
\xb_1_fu_342[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(1),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_8_n_40\
    );
\xb_1_fu_342[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(0),
      I1 => Q(0),
      O => \xb_1_fu_342[0]_i_9_n_40\
    );
\xb_1_fu_342[16]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => D(23),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(19),
      O => \xb_1_fu_342[16]_i_10_n_40\
    );
\xb_1_fu_342[16]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => D(22),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(18),
      O => \xb_1_fu_342[16]_i_11_n_40\
    );
\xb_1_fu_342[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => D(21),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(17),
      O => \xb_1_fu_342[16]_i_12_n_40\
    );
\xb_1_fu_342[16]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => D(20),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(16),
      O => \xb_1_fu_342[16]_i_13_n_40\
    );
\xb_1_fu_342[16]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => D(19),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(15),
      O => \xb_1_fu_342[16]_i_14_n_40\
    );
\xb_1_fu_342[16]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => D(18),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(14),
      O => \xb_1_fu_342[16]_i_15_n_40\
    );
\xb_1_fu_342[16]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => D(17),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(13),
      O => \xb_1_fu_342[16]_i_16_n_40\
    );
\xb_1_fu_342[16]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => D(16),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(12),
      O => \xb_1_fu_342[16]_i_17_n_40\
    );
\xb_1_fu_342[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(23),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_2_n_40\
    );
\xb_1_fu_342[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(22),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_3_n_40\
    );
\xb_1_fu_342[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(21),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_4_n_40\
    );
\xb_1_fu_342[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(20),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_5_n_40\
    );
\xb_1_fu_342[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(19),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_6_n_40\
    );
\xb_1_fu_342[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(18),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_7_n_40\
    );
\xb_1_fu_342[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(17),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_8_n_40\
    );
\xb_1_fu_342[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(16),
      I1 => Q(0),
      O => \xb_1_fu_342[16]_i_9_n_40\
    );
\xb_1_fu_342[24]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => D(31),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(27),
      O => \xb_1_fu_342[24]_i_10_n_40\
    );
\xb_1_fu_342[24]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => D(30),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(26),
      O => \xb_1_fu_342[24]_i_11_n_40\
    );
\xb_1_fu_342[24]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => D(29),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(25),
      O => \xb_1_fu_342[24]_i_12_n_40\
    );
\xb_1_fu_342[24]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => D(28),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(24),
      O => \xb_1_fu_342[24]_i_13_n_40\
    );
\xb_1_fu_342[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => D(27),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(23),
      O => \xb_1_fu_342[24]_i_14_n_40\
    );
\xb_1_fu_342[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => D(26),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(22),
      O => \xb_1_fu_342[24]_i_15_n_40\
    );
\xb_1_fu_342[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => D(25),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(21),
      O => \xb_1_fu_342[24]_i_16_n_40\
    );
\xb_1_fu_342[24]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => D(24),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(20),
      O => \xb_1_fu_342[24]_i_17_n_40\
    );
\xb_1_fu_342[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(31),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_2_n_40\
    );
\xb_1_fu_342[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(30),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_3_n_40\
    );
\xb_1_fu_342[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(29),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_4_n_40\
    );
\xb_1_fu_342[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(28),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_5_n_40\
    );
\xb_1_fu_342[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(27),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_6_n_40\
    );
\xb_1_fu_342[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(26),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_7_n_40\
    );
\xb_1_fu_342[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(25),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_8_n_40\
    );
\xb_1_fu_342[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(24),
      I1 => Q(0),
      O => \xb_1_fu_342[24]_i_9_n_40\
    );
\xb_1_fu_342[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => D(39),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[32]_i_10_n_40\
    );
\xb_1_fu_342[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => D(38),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[32]_i_11_n_40\
    );
\xb_1_fu_342[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => D(37),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(33),
      O => \xb_1_fu_342[32]_i_12_n_40\
    );
\xb_1_fu_342[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => D(36),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(32),
      O => \xb_1_fu_342[32]_i_13_n_40\
    );
\xb_1_fu_342[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => D(35),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(31),
      O => \xb_1_fu_342[32]_i_14_n_40\
    );
\xb_1_fu_342[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => D(34),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(30),
      O => \xb_1_fu_342[32]_i_15_n_40\
    );
\xb_1_fu_342[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => D(33),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(29),
      O => \xb_1_fu_342[32]_i_16_n_40\
    );
\xb_1_fu_342[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => D(32),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(28),
      O => \xb_1_fu_342[32]_i_17_n_40\
    );
\xb_1_fu_342[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(39),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_2_n_40\
    );
\xb_1_fu_342[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(38),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_3_n_40\
    );
\xb_1_fu_342[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(37),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_4_n_40\
    );
\xb_1_fu_342[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(36),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_5_n_40\
    );
\xb_1_fu_342[32]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(35),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_6_n_40\
    );
\xb_1_fu_342[32]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(34),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_7_n_40\
    );
\xb_1_fu_342[32]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(33),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_8_n_40\
    );
\xb_1_fu_342[32]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(32),
      I1 => Q(0),
      O => \xb_1_fu_342[32]_i_9_n_40\
    );
\xb_1_fu_342[40]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => D(44),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[40]_i_10_n_40\
    );
\xb_1_fu_342[40]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => D(43),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[40]_i_11_n_40\
    );
\xb_1_fu_342[40]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => D(42),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[40]_i_12_n_40\
    );
\xb_1_fu_342[40]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => D(41),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[40]_i_13_n_40\
    );
\xb_1_fu_342[40]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => D(40),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[40]_i_14_n_40\
    );
\xb_1_fu_342[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => Q(0),
      O => \xb_1_fu_342[40]_i_2_n_40\
    );
\xb_1_fu_342[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(44),
      I1 => Q(0),
      O => \xb_1_fu_342[40]_i_3_n_40\
    );
\xb_1_fu_342[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(43),
      I1 => Q(0),
      O => \xb_1_fu_342[40]_i_4_n_40\
    );
\xb_1_fu_342[40]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(42),
      I1 => Q(0),
      O => \xb_1_fu_342[40]_i_5_n_40\
    );
\xb_1_fu_342[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(41),
      I1 => Q(0),
      O => \xb_1_fu_342[40]_i_6_n_40\
    );
\xb_1_fu_342[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(40),
      I1 => Q(0),
      O => \xb_1_fu_342[40]_i_7_n_40\
    );
\xb_1_fu_342[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(45),
      I1 => D(45),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(34),
      O => \xb_1_fu_342[40]_i_9_n_40\
    );
\xb_1_fu_342[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => D(15),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(11),
      O => \xb_1_fu_342[8]_i_10_n_40\
    );
\xb_1_fu_342[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => D(14),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(10),
      O => \xb_1_fu_342[8]_i_11_n_40\
    );
\xb_1_fu_342[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => D(13),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(9),
      O => \xb_1_fu_342[8]_i_12_n_40\
    );
\xb_1_fu_342[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => D(12),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(8),
      O => \xb_1_fu_342[8]_i_13_n_40\
    );
\xb_1_fu_342[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => D(11),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(7),
      O => \xb_1_fu_342[8]_i_14_n_40\
    );
\xb_1_fu_342[8]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => D(10),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(6),
      O => \xb_1_fu_342[8]_i_15_n_40\
    );
\xb_1_fu_342[8]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => D(9),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(5),
      O => \xb_1_fu_342[8]_i_16_n_40\
    );
\xb_1_fu_342[8]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => D(8),
      I2 => Q(0),
      I3 => sext_ln244_1_fu_884_p1(4),
      O => \xb_1_fu_342[8]_i_17_n_40\
    );
\xb_1_fu_342[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(15),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_2_n_40\
    );
\xb_1_fu_342[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(14),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_3_n_40\
    );
\xb_1_fu_342[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(13),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_4_n_40\
    );
\xb_1_fu_342[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(12),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_5_n_40\
    );
\xb_1_fu_342[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(11),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_6_n_40\
    );
\xb_1_fu_342[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(10),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_7_n_40\
    );
\xb_1_fu_342[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(9),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_8_n_40\
    );
\xb_1_fu_342[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_product__1\(8),
      I1 => Q(0),
      O => \xb_1_fu_342[8]_i_9_n_40\
    );
\xb_1_fu_342_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xb_1_fu_342_reg[0]_i_1_n_40\,
      CO(6) => \xb_1_fu_342_reg[0]_i_1_n_41\,
      CO(5) => \xb_1_fu_342_reg[0]_i_1_n_42\,
      CO(4) => \xb_1_fu_342_reg[0]_i_1_n_43\,
      CO(3) => \xb_1_fu_342_reg[0]_i_1_n_44\,
      CO(2) => \xb_1_fu_342_reg[0]_i_1_n_45\,
      CO(1) => \xb_1_fu_342_reg[0]_i_1_n_46\,
      CO(0) => \xb_1_fu_342_reg[0]_i_1_n_47\,
      DI(7) => \xb_1_fu_342[0]_i_2_n_40\,
      DI(6) => \xb_1_fu_342[0]_i_3_n_40\,
      DI(5) => \xb_1_fu_342[0]_i_4_n_40\,
      DI(4) => \xb_1_fu_342[0]_i_5_n_40\,
      DI(3) => \xb_1_fu_342[0]_i_6_n_40\,
      DI(2) => \xb_1_fu_342[0]_i_7_n_40\,
      DI(1) => \xb_1_fu_342[0]_i_8_n_40\,
      DI(0) => \xb_1_fu_342[0]_i_9_n_40\,
      O(7 downto 0) => O(7 downto 0),
      S(7) => \xb_1_fu_342[0]_i_10_n_40\,
      S(6) => \xb_1_fu_342[0]_i_11_n_40\,
      S(5) => \xb_1_fu_342[0]_i_12_n_40\,
      S(4) => \xb_1_fu_342[0]_i_13_n_40\,
      S(3) => \xb_1_fu_342[0]_i_14_n_40\,
      S(2) => \xb_1_fu_342[0]_i_15_n_40\,
      S(1) => \xb_1_fu_342[0]_i_16_n_40\,
      S(0) => \xb_1_fu_342[0]_i_17_n_40\
    );
\xb_1_fu_342_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_342_reg[8]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_342_reg[16]_i_1_n_40\,
      CO(6) => \xb_1_fu_342_reg[16]_i_1_n_41\,
      CO(5) => \xb_1_fu_342_reg[16]_i_1_n_42\,
      CO(4) => \xb_1_fu_342_reg[16]_i_1_n_43\,
      CO(3) => \xb_1_fu_342_reg[16]_i_1_n_44\,
      CO(2) => \xb_1_fu_342_reg[16]_i_1_n_45\,
      CO(1) => \xb_1_fu_342_reg[16]_i_1_n_46\,
      CO(0) => \xb_1_fu_342_reg[16]_i_1_n_47\,
      DI(7) => \xb_1_fu_342[16]_i_2_n_40\,
      DI(6) => \xb_1_fu_342[16]_i_3_n_40\,
      DI(5) => \xb_1_fu_342[16]_i_4_n_40\,
      DI(4) => \xb_1_fu_342[16]_i_5_n_40\,
      DI(3) => \xb_1_fu_342[16]_i_6_n_40\,
      DI(2) => \xb_1_fu_342[16]_i_7_n_40\,
      DI(1) => \xb_1_fu_342[16]_i_8_n_40\,
      DI(0) => \xb_1_fu_342[16]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_0\(7 downto 0),
      S(7) => \xb_1_fu_342[16]_i_10_n_40\,
      S(6) => \xb_1_fu_342[16]_i_11_n_40\,
      S(5) => \xb_1_fu_342[16]_i_12_n_40\,
      S(4) => \xb_1_fu_342[16]_i_13_n_40\,
      S(3) => \xb_1_fu_342[16]_i_14_n_40\,
      S(2) => \xb_1_fu_342[16]_i_15_n_40\,
      S(1) => \xb_1_fu_342[16]_i_16_n_40\,
      S(0) => \xb_1_fu_342[16]_i_17_n_40\
    );
\xb_1_fu_342_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_342_reg[16]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_342_reg[24]_i_1_n_40\,
      CO(6) => \xb_1_fu_342_reg[24]_i_1_n_41\,
      CO(5) => \xb_1_fu_342_reg[24]_i_1_n_42\,
      CO(4) => \xb_1_fu_342_reg[24]_i_1_n_43\,
      CO(3) => \xb_1_fu_342_reg[24]_i_1_n_44\,
      CO(2) => \xb_1_fu_342_reg[24]_i_1_n_45\,
      CO(1) => \xb_1_fu_342_reg[24]_i_1_n_46\,
      CO(0) => \xb_1_fu_342_reg[24]_i_1_n_47\,
      DI(7) => \xb_1_fu_342[24]_i_2_n_40\,
      DI(6) => \xb_1_fu_342[24]_i_3_n_40\,
      DI(5) => \xb_1_fu_342[24]_i_4_n_40\,
      DI(4) => \xb_1_fu_342[24]_i_5_n_40\,
      DI(3) => \xb_1_fu_342[24]_i_6_n_40\,
      DI(2) => \xb_1_fu_342[24]_i_7_n_40\,
      DI(1) => \xb_1_fu_342[24]_i_8_n_40\,
      DI(0) => \xb_1_fu_342[24]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_1\(7 downto 0),
      S(7) => \xb_1_fu_342[24]_i_10_n_40\,
      S(6) => \xb_1_fu_342[24]_i_11_n_40\,
      S(5) => \xb_1_fu_342[24]_i_12_n_40\,
      S(4) => \xb_1_fu_342[24]_i_13_n_40\,
      S(3) => \xb_1_fu_342[24]_i_14_n_40\,
      S(2) => \xb_1_fu_342[24]_i_15_n_40\,
      S(1) => \xb_1_fu_342[24]_i_16_n_40\,
      S(0) => \xb_1_fu_342[24]_i_17_n_40\
    );
\xb_1_fu_342_reg[32]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_342_reg[24]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_342_reg[32]_i_1_n_40\,
      CO(6) => \xb_1_fu_342_reg[32]_i_1_n_41\,
      CO(5) => \xb_1_fu_342_reg[32]_i_1_n_42\,
      CO(4) => \xb_1_fu_342_reg[32]_i_1_n_43\,
      CO(3) => \xb_1_fu_342_reg[32]_i_1_n_44\,
      CO(2) => \xb_1_fu_342_reg[32]_i_1_n_45\,
      CO(1) => \xb_1_fu_342_reg[32]_i_1_n_46\,
      CO(0) => \xb_1_fu_342_reg[32]_i_1_n_47\,
      DI(7) => \xb_1_fu_342[32]_i_2_n_40\,
      DI(6) => \xb_1_fu_342[32]_i_3_n_40\,
      DI(5) => \xb_1_fu_342[32]_i_4_n_40\,
      DI(4) => \xb_1_fu_342[32]_i_5_n_40\,
      DI(3) => \xb_1_fu_342[32]_i_6_n_40\,
      DI(2) => \xb_1_fu_342[32]_i_7_n_40\,
      DI(1) => \xb_1_fu_342[32]_i_8_n_40\,
      DI(0) => \xb_1_fu_342[32]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]_2\(7 downto 0),
      S(7) => \xb_1_fu_342[32]_i_10_n_40\,
      S(6) => \xb_1_fu_342[32]_i_11_n_40\,
      S(5) => \xb_1_fu_342[32]_i_12_n_40\,
      S(4) => \xb_1_fu_342[32]_i_13_n_40\,
      S(3) => \xb_1_fu_342[32]_i_14_n_40\,
      S(2) => \xb_1_fu_342[32]_i_15_n_40\,
      S(1) => \xb_1_fu_342[32]_i_16_n_40\,
      S(0) => \xb_1_fu_342[32]_i_17_n_40\
    );
\xb_1_fu_342_reg[40]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_342_reg[32]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_xb_1_fu_342_reg[40]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \xb_1_fu_342_reg[40]_i_1_n_42\,
      CO(4) => \xb_1_fu_342_reg[40]_i_1_n_43\,
      CO(3) => \xb_1_fu_342_reg[40]_i_1_n_44\,
      CO(2) => \xb_1_fu_342_reg[40]_i_1_n_45\,
      CO(1) => \xb_1_fu_342_reg[40]_i_1_n_46\,
      CO(0) => \xb_1_fu_342_reg[40]_i_1_n_47\,
      DI(7 downto 6) => B"00",
      DI(5) => \xb_1_fu_342[40]_i_2_n_40\,
      DI(4) => \xb_1_fu_342[40]_i_3_n_40\,
      DI(3) => \xb_1_fu_342[40]_i_4_n_40\,
      DI(2) => \xb_1_fu_342[40]_i_5_n_40\,
      DI(1) => \xb_1_fu_342[40]_i_6_n_40\,
      DI(0) => \xb_1_fu_342[40]_i_7_n_40\,
      O(7) => \NLW_xb_1_fu_342_reg[40]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \ap_CS_fsm_reg[1]_3\(6 downto 0),
      S(7) => '0',
      S(6) => S(0),
      S(5) => \xb_1_fu_342[40]_i_9_n_40\,
      S(4) => \xb_1_fu_342[40]_i_10_n_40\,
      S(3) => \xb_1_fu_342[40]_i_11_n_40\,
      S(2) => \xb_1_fu_342[40]_i_12_n_40\,
      S(1) => \xb_1_fu_342[40]_i_13_n_40\,
      S(0) => \xb_1_fu_342[40]_i_14_n_40\
    );
\xb_1_fu_342_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xb_1_fu_342_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xb_1_fu_342_reg[8]_i_1_n_40\,
      CO(6) => \xb_1_fu_342_reg[8]_i_1_n_41\,
      CO(5) => \xb_1_fu_342_reg[8]_i_1_n_42\,
      CO(4) => \xb_1_fu_342_reg[8]_i_1_n_43\,
      CO(3) => \xb_1_fu_342_reg[8]_i_1_n_44\,
      CO(2) => \xb_1_fu_342_reg[8]_i_1_n_45\,
      CO(1) => \xb_1_fu_342_reg[8]_i_1_n_46\,
      CO(0) => \xb_1_fu_342_reg[8]_i_1_n_47\,
      DI(7) => \xb_1_fu_342[8]_i_2_n_40\,
      DI(6) => \xb_1_fu_342[8]_i_3_n_40\,
      DI(5) => \xb_1_fu_342[8]_i_4_n_40\,
      DI(4) => \xb_1_fu_342[8]_i_5_n_40\,
      DI(3) => \xb_1_fu_342[8]_i_6_n_40\,
      DI(2) => \xb_1_fu_342[8]_i_7_n_40\,
      DI(1) => \xb_1_fu_342[8]_i_8_n_40\,
      DI(0) => \xb_1_fu_342[8]_i_9_n_40\,
      O(7 downto 0) => \ap_CS_fsm_reg[1]\(7 downto 0),
      S(7) => \xb_1_fu_342[8]_i_10_n_40\,
      S(6) => \xb_1_fu_342[8]_i_11_n_40\,
      S(5) => \xb_1_fu_342[8]_i_12_n_40\,
      S(4) => \xb_1_fu_342[8]_i_13_n_40\,
      S(3) => \xb_1_fu_342[8]_i_14_n_40\,
      S(2) => \xb_1_fu_342[8]_i_15_n_40\,
      S(1) => \xb_1_fu_342[8]_i_16_n_40\,
      S(0) => \xb_1_fu_342[8]_i_17_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1 is
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => DSP_ALU_INST_0(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DSP_ALU_INST(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_114,
      P(30 downto 15) => D(15 downto 0),
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln535_reg_2880_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \icmp_ln535_reg_2880_reg[0]_0\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln350_reg_2874_reg[31]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln350_reg_2874_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13 is
  signal \^p\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \add_ln350_reg_2874[15]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln350_reg_2874_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal \icmp_ln535_reg_2880[0]_i_2_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_2880[0]_i_3_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_2880[0]_i_4_n_40\ : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal \NLW_add_ln350_reg_2874_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln350_reg_2874_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln350_reg_2874_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln350_reg_2874_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln350_reg_2874_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(15 downto 0) <= \^p\(15 downto 0);
\add_ln350_reg_2874[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(8),
      I1 => \add_ln350_reg_2874_reg[31]\(8),
      O => \add_ln350_reg_2874[15]_i_10_n_40\
    );
\add_ln350_reg_2874[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln350_reg_2874_reg[31]\(15),
      I1 => \^p\(15),
      O => \add_ln350_reg_2874[15]_i_3_n_40\
    );
\add_ln350_reg_2874[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(14),
      I1 => \add_ln350_reg_2874_reg[31]\(14),
      O => \add_ln350_reg_2874[15]_i_4_n_40\
    );
\add_ln350_reg_2874[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(13),
      I1 => \add_ln350_reg_2874_reg[31]\(13),
      O => \add_ln350_reg_2874[15]_i_5_n_40\
    );
\add_ln350_reg_2874[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(12),
      I1 => \add_ln350_reg_2874_reg[31]\(12),
      O => \add_ln350_reg_2874[15]_i_6_n_40\
    );
\add_ln350_reg_2874[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(11),
      I1 => \add_ln350_reg_2874_reg[31]\(11),
      O => \add_ln350_reg_2874[15]_i_7_n_40\
    );
\add_ln350_reg_2874[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(10),
      I1 => \add_ln350_reg_2874_reg[31]\(10),
      O => \add_ln350_reg_2874[15]_i_8_n_40\
    );
\add_ln350_reg_2874[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(9),
      I1 => \add_ln350_reg_2874_reg[31]\(9),
      O => \add_ln350_reg_2874[15]_i_9_n_40\
    );
\add_ln350_reg_2874[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(7),
      I1 => \add_ln350_reg_2874_reg[31]\(7),
      O => \add_ln350_reg_2874[7]_i_2_n_40\
    );
\add_ln350_reg_2874[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(6),
      I1 => \add_ln350_reg_2874_reg[31]\(6),
      O => \add_ln350_reg_2874[7]_i_3_n_40\
    );
\add_ln350_reg_2874[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(5),
      I1 => \add_ln350_reg_2874_reg[31]\(5),
      O => \add_ln350_reg_2874[7]_i_4_n_40\
    );
\add_ln350_reg_2874[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \add_ln350_reg_2874_reg[31]\(4),
      O => \add_ln350_reg_2874[7]_i_5_n_40\
    );
\add_ln350_reg_2874[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(3),
      I1 => \add_ln350_reg_2874_reg[31]\(3),
      O => \add_ln350_reg_2874[7]_i_6_n_40\
    );
\add_ln350_reg_2874[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(2),
      I1 => \add_ln350_reg_2874_reg[31]\(2),
      O => \add_ln350_reg_2874[7]_i_7_n_40\
    );
\add_ln350_reg_2874[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(1),
      I1 => \add_ln350_reg_2874_reg[31]\(1),
      O => \add_ln350_reg_2874[7]_i_8_n_40\
    );
\add_ln350_reg_2874[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \add_ln350_reg_2874_reg[31]\(0),
      O => \add_ln350_reg_2874[7]_i_9_n_40\
    );
\add_ln350_reg_2874_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln350_reg_2874_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln350_reg_2874_reg[15]_i_1_n_40\,
      CO(6) => \add_ln350_reg_2874_reg[15]_i_1_n_41\,
      CO(5) => \add_ln350_reg_2874_reg[15]_i_1_n_42\,
      CO(4) => \add_ln350_reg_2874_reg[15]_i_1_n_43\,
      CO(3) => \add_ln350_reg_2874_reg[15]_i_1_n_44\,
      CO(2) => \add_ln350_reg_2874_reg[15]_i_1_n_45\,
      CO(1) => \add_ln350_reg_2874_reg[15]_i_1_n_46\,
      CO(0) => \add_ln350_reg_2874_reg[15]_i_1_n_47\,
      DI(7) => DI(0),
      DI(6 downto 0) => \^p\(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln350_reg_2874[15]_i_3_n_40\,
      S(6) => \add_ln350_reg_2874[15]_i_4_n_40\,
      S(5) => \add_ln350_reg_2874[15]_i_5_n_40\,
      S(4) => \add_ln350_reg_2874[15]_i_6_n_40\,
      S(3) => \add_ln350_reg_2874[15]_i_7_n_40\,
      S(2) => \add_ln350_reg_2874[15]_i_8_n_40\,
      S(1) => \add_ln350_reg_2874[15]_i_9_n_40\,
      S(0) => \add_ln350_reg_2874[15]_i_10_n_40\
    );
\add_ln350_reg_2874_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln350_reg_2874_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln350_reg_2874_reg[23]_i_1_n_40\,
      CO(6) => \add_ln350_reg_2874_reg[23]_i_1_n_41\,
      CO(5) => \add_ln350_reg_2874_reg[23]_i_1_n_42\,
      CO(4) => \add_ln350_reg_2874_reg[23]_i_1_n_43\,
      CO(3) => \add_ln350_reg_2874_reg[23]_i_1_n_44\,
      CO(2) => \add_ln350_reg_2874_reg[23]_i_1_n_45\,
      CO(1) => \add_ln350_reg_2874_reg[23]_i_1_n_46\,
      CO(0) => \add_ln350_reg_2874_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \add_ln350_reg_2874_reg[31]\(22 downto 15),
      O(7 downto 0) => D(23 downto 16),
      S(7 downto 0) => S(7 downto 0)
    );
\add_ln350_reg_2874_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln350_reg_2874_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln350_reg_2874_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln350_reg_2874_reg[31]_i_1_n_41\,
      CO(5) => \add_ln350_reg_2874_reg[31]_i_1_n_42\,
      CO(4) => \add_ln350_reg_2874_reg[31]_i_1_n_43\,
      CO(3) => \add_ln350_reg_2874_reg[31]_i_1_n_44\,
      CO(2) => \add_ln350_reg_2874_reg[31]_i_1_n_45\,
      CO(1) => \add_ln350_reg_2874_reg[31]_i_1_n_46\,
      CO(0) => \add_ln350_reg_2874_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln350_reg_2874_reg[31]\(29 downto 23),
      O(7 downto 0) => D(31 downto 24),
      S(7 downto 0) => \add_ln350_reg_2874_reg[31]_0\(7 downto 0)
    );
\add_ln350_reg_2874_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln350_reg_2874_reg[7]_i_1_n_40\,
      CO(6) => \add_ln350_reg_2874_reg[7]_i_1_n_41\,
      CO(5) => \add_ln350_reg_2874_reg[7]_i_1_n_42\,
      CO(4) => \add_ln350_reg_2874_reg[7]_i_1_n_43\,
      CO(3) => \add_ln350_reg_2874_reg[7]_i_1_n_44\,
      CO(2) => \add_ln350_reg_2874_reg[7]_i_1_n_45\,
      CO(1) => \add_ln350_reg_2874_reg[7]_i_1_n_46\,
      CO(0) => \add_ln350_reg_2874_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \^p\(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln350_reg_2874[7]_i_2_n_40\,
      S(6) => \add_ln350_reg_2874[7]_i_3_n_40\,
      S(5) => \add_ln350_reg_2874[7]_i_4_n_40\,
      S(4) => \add_ln350_reg_2874[7]_i_5_n_40\,
      S(3) => \add_ln350_reg_2874[7]_i_6_n_40\,
      S(2) => \add_ln350_reg_2874[7]_i_7_n_40\,
      S(1) => \add_ln350_reg_2874[7]_i_8_n_40\,
      S(0) => \add_ln350_reg_2874[7]_i_9_n_40\
    );
\icmp_ln535_reg_2880[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A3A0A0A0A0A"
    )
        port map (
      I0 => \icmp_ln535_reg_2880_reg[0]_0\,
      I1 => \^p\(13),
      I2 => Q(1),
      I3 => \^p\(1),
      I4 => \icmp_ln535_reg_2880[0]_i_2_n_40\,
      I5 => \icmp_ln535_reg_2880[0]_i_3_n_40\,
      O => \icmp_ln535_reg_2880_reg[0]\
    );
\icmp_ln535_reg_2880[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^p\(15),
      I1 => \^p\(6),
      I2 => \^p\(4),
      I3 => \^p\(8),
      I4 => \icmp_ln535_reg_2880[0]_i_4_n_40\,
      O => \icmp_ln535_reg_2880[0]_i_2_n_40\
    );
\icmp_ln535_reg_2880[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^p\(14),
      I1 => \^p\(5),
      I2 => \^p\(11),
      I3 => \^p\(12),
      I4 => \^p\(2),
      I5 => \^p\(9),
      O => \icmp_ln535_reg_2880[0]_i_3_n_40\
    );
\icmp_ln535_reg_2880[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^p\(10),
      I1 => \^p\(0),
      I2 => \^p\(7),
      I3 => \^p\(3),
      O => \icmp_ln535_reg_2880[0]_i_4_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => DSP_ALU_INST(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => E(0),
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_114,
      P(30 downto 15) => \^p\(15 downto 0),
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln345_fu_1097_p1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln347_reg_2868_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14 : entity is "adpcm_main_mul_16s_15ns_31_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14 is
  signal \add_ln347_reg_2868[15]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln347_reg_2868_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal sext_ln346_2_fu_1156_p1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal \NLW_add_ln347_reg_2868_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2868_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2868_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2868_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln347_reg_2868_reg[7]_i_1\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\add_ln347_reg_2868[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(8),
      I1 => trunc_ln345_fu_1097_p1(8),
      O => \add_ln347_reg_2868[15]_i_10_n_40\
    );
\add_ln347_reg_2868[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(15),
      I1 => sext_ln346_2_fu_1156_p1(15),
      O => \add_ln347_reg_2868[15]_i_3_n_40\
    );
\add_ln347_reg_2868[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(14),
      I1 => trunc_ln345_fu_1097_p1(14),
      O => \add_ln347_reg_2868[15]_i_4_n_40\
    );
\add_ln347_reg_2868[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(13),
      I1 => trunc_ln345_fu_1097_p1(13),
      O => \add_ln347_reg_2868[15]_i_5_n_40\
    );
\add_ln347_reg_2868[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(12),
      I1 => trunc_ln345_fu_1097_p1(12),
      O => \add_ln347_reg_2868[15]_i_6_n_40\
    );
\add_ln347_reg_2868[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(11),
      I1 => trunc_ln345_fu_1097_p1(11),
      O => \add_ln347_reg_2868[15]_i_7_n_40\
    );
\add_ln347_reg_2868[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(10),
      I1 => trunc_ln345_fu_1097_p1(10),
      O => \add_ln347_reg_2868[15]_i_8_n_40\
    );
\add_ln347_reg_2868[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(9),
      I1 => trunc_ln345_fu_1097_p1(9),
      O => \add_ln347_reg_2868[15]_i_9_n_40\
    );
\add_ln347_reg_2868[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(7),
      I1 => trunc_ln345_fu_1097_p1(7),
      O => \add_ln347_reg_2868[7]_i_2_n_40\
    );
\add_ln347_reg_2868[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(6),
      I1 => trunc_ln345_fu_1097_p1(6),
      O => \add_ln347_reg_2868[7]_i_3_n_40\
    );
\add_ln347_reg_2868[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(5),
      I1 => trunc_ln345_fu_1097_p1(5),
      O => \add_ln347_reg_2868[7]_i_4_n_40\
    );
\add_ln347_reg_2868[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(4),
      I1 => trunc_ln345_fu_1097_p1(4),
      O => \add_ln347_reg_2868[7]_i_5_n_40\
    );
\add_ln347_reg_2868[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(3),
      I1 => trunc_ln345_fu_1097_p1(3),
      O => \add_ln347_reg_2868[7]_i_6_n_40\
    );
\add_ln347_reg_2868[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(2),
      I1 => trunc_ln345_fu_1097_p1(2),
      O => \add_ln347_reg_2868[7]_i_7_n_40\
    );
\add_ln347_reg_2868[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(1),
      I1 => trunc_ln345_fu_1097_p1(1),
      O => \add_ln347_reg_2868[7]_i_8_n_40\
    );
\add_ln347_reg_2868[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_2_fu_1156_p1(0),
      I1 => trunc_ln345_fu_1097_p1(0),
      O => \add_ln347_reg_2868[7]_i_9_n_40\
    );
\add_ln347_reg_2868_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_2868_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_2868_reg[15]_i_1_n_40\,
      CO(6) => \add_ln347_reg_2868_reg[15]_i_1_n_41\,
      CO(5) => \add_ln347_reg_2868_reg[15]_i_1_n_42\,
      CO(4) => \add_ln347_reg_2868_reg[15]_i_1_n_43\,
      CO(3) => \add_ln347_reg_2868_reg[15]_i_1_n_44\,
      CO(2) => \add_ln347_reg_2868_reg[15]_i_1_n_45\,
      CO(1) => \add_ln347_reg_2868_reg[15]_i_1_n_46\,
      CO(0) => \add_ln347_reg_2868_reg[15]_i_1_n_47\,
      DI(7) => DI(0),
      DI(6 downto 0) => sext_ln346_2_fu_1156_p1(14 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => \add_ln347_reg_2868[15]_i_3_n_40\,
      S(6) => \add_ln347_reg_2868[15]_i_4_n_40\,
      S(5) => \add_ln347_reg_2868[15]_i_5_n_40\,
      S(4) => \add_ln347_reg_2868[15]_i_6_n_40\,
      S(3) => \add_ln347_reg_2868[15]_i_7_n_40\,
      S(2) => \add_ln347_reg_2868[15]_i_8_n_40\,
      S(1) => \add_ln347_reg_2868[15]_i_9_n_40\,
      S(0) => \add_ln347_reg_2868[15]_i_10_n_40\
    );
\add_ln347_reg_2868_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_2868_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_2868_reg[23]_i_1_n_40\,
      CO(6) => \add_ln347_reg_2868_reg[23]_i_1_n_41\,
      CO(5) => \add_ln347_reg_2868_reg[23]_i_1_n_42\,
      CO(4) => \add_ln347_reg_2868_reg[23]_i_1_n_43\,
      CO(3) => \add_ln347_reg_2868_reg[23]_i_1_n_44\,
      CO(2) => \add_ln347_reg_2868_reg[23]_i_1_n_45\,
      CO(1) => \add_ln347_reg_2868_reg[23]_i_1_n_46\,
      CO(0) => \add_ln347_reg_2868_reg[23]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln345_fu_1097_p1(22 downto 15),
      O(7 downto 0) => D(23 downto 16),
      S(7 downto 0) => S(7 downto 0)
    );
\add_ln347_reg_2868_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln347_reg_2868_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln347_reg_2868_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln347_reg_2868_reg[31]_i_1_n_41\,
      CO(5) => \add_ln347_reg_2868_reg[31]_i_1_n_42\,
      CO(4) => \add_ln347_reg_2868_reg[31]_i_1_n_43\,
      CO(3) => \add_ln347_reg_2868_reg[31]_i_1_n_44\,
      CO(2) => \add_ln347_reg_2868_reg[31]_i_1_n_45\,
      CO(1) => \add_ln347_reg_2868_reg[31]_i_1_n_46\,
      CO(0) => \add_ln347_reg_2868_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => trunc_ln345_fu_1097_p1(29 downto 23),
      O(7 downto 0) => D(31 downto 24),
      S(7 downto 0) => \add_ln347_reg_2868_reg[31]\(7 downto 0)
    );
\add_ln347_reg_2868_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln347_reg_2868_reg[7]_i_1_n_40\,
      CO(6) => \add_ln347_reg_2868_reg[7]_i_1_n_41\,
      CO(5) => \add_ln347_reg_2868_reg[7]_i_1_n_42\,
      CO(4) => \add_ln347_reg_2868_reg[7]_i_1_n_43\,
      CO(3) => \add_ln347_reg_2868_reg[7]_i_1_n_44\,
      CO(2) => \add_ln347_reg_2868_reg[7]_i_1_n_45\,
      CO(1) => \add_ln347_reg_2868_reg[7]_i_1_n_46\,
      CO(0) => \add_ln347_reg_2868_reg[7]_i_1_n_47\,
      DI(7 downto 0) => sext_ln346_2_fu_1156_p1(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \add_ln347_reg_2868[7]_i_2_n_40\,
      S(6) => \add_ln347_reg_2868[7]_i_3_n_40\,
      S(5) => \add_ln347_reg_2868[7]_i_4_n_40\,
      S(4) => \add_ln347_reg_2868[7]_i_5_n_40\,
      S(3) => \add_ln347_reg_2868[7]_i_6_n_40\,
      S(2) => \add_ln347_reg_2868[7]_i_7_n_40\,
      S(1) => \add_ln347_reg_2868[7]_i_8_n_40\,
      S(0) => \add_ln347_reg_2868[7]_i_9_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(12),
      A(28) => A(12),
      A(27) => A(12),
      A(26) => A(12),
      A(25) => A(12),
      A(24) => A(12),
      A(23) => A(12),
      A(22) => A(12),
      A(21) => A(12),
      A(20) => A(12),
      A(19) => A(12),
      A(18) => A(12),
      A(17) => A(12),
      A(16) => A(12),
      A(15 downto 3) => A(12 downto 0),
      A(2 downto 0) => B"000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 3) => DSP_ALU_INST(11 downto 0),
      B(2 downto 0) => B"000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => tmp_product_n_114,
      P(30 downto 15) => sext_ln346_2_fu_1156_p1(15 downto 0),
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1 is
  port (
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[18]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[18]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1 : entity is "adpcm_main_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
ram_reg_0_7_14_14_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(7),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(1)
    );
ram_reg_0_7_14_14_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(6),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(0)
    );
ram_reg_0_7_14_14_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(13),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(7)
    );
ram_reg_0_7_14_14_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(12),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(6)
    );
ram_reg_0_7_14_14_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(11),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(5)
    );
ram_reg_0_7_14_14_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(10),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(4)
    );
ram_reg_0_7_14_14_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(9),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(3)
    );
ram_reg_0_7_14_14_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(8),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_1\(2)
    );
ram_reg_0_7_22_22_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(15),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(1)
    );
ram_reg_0_7_22_22_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(14),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(0)
    );
ram_reg_0_7_22_22_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(21),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(7)
    );
ram_reg_0_7_22_22_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(20),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(6)
    );
ram_reg_0_7_22_22_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(19),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(5)
    );
ram_reg_0_7_22_22_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(18),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(4)
    );
ram_reg_0_7_22_22_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(17),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(3)
    );
ram_reg_0_7_22_22_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(16),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_2\(2)
    );
ram_reg_0_7_30_30_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(23),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]\(1)
    );
ram_reg_0_7_30_30_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(22),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]\(0)
    );
ram_reg_0_7_6_6_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(5),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_0\(5)
    );
ram_reg_0_7_6_6_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(4),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_0\(4)
    );
ram_reg_0_7_6_6_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(3),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_0\(3)
    );
ram_reg_0_7_6_6_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(2),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_0\(2)
    );
ram_reg_0_7_6_6_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(1),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_0\(1)
    );
ram_reg_0_7_6_6_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => ram_reg_0_7_30_30_i_2(0),
      I1 => Q(2),
      I2 => sel,
      O => \ap_CS_fsm_reg[18]_0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(15),
      B(16) => D(15),
      B(15 downto 0) => D(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => Q(1),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15 is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15 : entity is "adpcm_main_mul_16s_16s_32_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15 is
  signal sel : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
\ram_reg_0_7_14_14_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(7),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(1)
    );
\ram_reg_0_7_14_14_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(6),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(0)
    );
\ram_reg_0_7_14_14_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(13),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(7)
    );
\ram_reg_0_7_14_14_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(12),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(6)
    );
\ram_reg_0_7_14_14_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(11),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(5)
    );
\ram_reg_0_7_14_14_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(10),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(4)
    );
\ram_reg_0_7_14_14_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(9),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(3)
    );
\ram_reg_0_7_14_14_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(8),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_1\(2)
    );
\ram_reg_0_7_22_22_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(15),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(1)
    );
\ram_reg_0_7_22_22_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(14),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(0)
    );
\ram_reg_0_7_22_22_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(21),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(7)
    );
\ram_reg_0_7_22_22_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(20),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(6)
    );
\ram_reg_0_7_22_22_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(19),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(5)
    );
\ram_reg_0_7_22_22_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(18),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(4)
    );
\ram_reg_0_7_22_22_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(17),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(3)
    );
\ram_reg_0_7_22_22_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(16),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_2\(2)
    );
\ram_reg_0_7_30_30_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(23),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]\(1)
    );
\ram_reg_0_7_30_30_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(22),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]\(0)
    );
\ram_reg_0_7_6_6_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(5),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_0\(5)
    );
\ram_reg_0_7_6_6_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(4),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_0\(4)
    );
\ram_reg_0_7_6_6_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(3),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_0\(3)
    );
\ram_reg_0_7_6_6_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(2),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_0\(2)
    );
\ram_reg_0_7_6_6_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(1),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_0\(1)
    );
\ram_reg_0_7_6_6_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \ram_reg_0_7_30_30_i_2__1\(0),
      I1 => Q(1),
      I2 => sel,
      O => \ap_CS_fsm_reg[8]_0\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => P(15),
      B(16) => P(15),
      B(15 downto 0) => P(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_tmp_product_P_UNCONNECTED(47 downto 32),
      P(31) => sel,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1 is
  port (
    DSP_ALU_INST : out STD_LOGIC_VECTOR ( 45 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1 : entity is "adpcm_main_mul_16s_32s_47_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1 is
  signal grp_fu_714_p0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_714_p1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \tmp_product_i_10__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \tmp_product_i_11__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_product_i_12__0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \tmp_product_i_13__0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_product_i_14__1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \tmp_product_i_15__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of tmp_product_i_16 : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of tmp_product_i_17 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of tmp_product_i_18 : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of tmp_product_i_19 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of tmp_product_i_20 : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of tmp_product_i_21 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of tmp_product_i_22 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of tmp_product_i_23 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of tmp_product_i_24 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of tmp_product_i_25 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of tmp_product_i_26 : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of tmp_product_i_27 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of tmp_product_i_28 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of tmp_product_i_29 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tmp_product_i_2__1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of tmp_product_i_30 : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of tmp_product_i_31 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_product_i_32__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_product_i_3__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_product_i_4__0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \tmp_product_i_5__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_product_i_6__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \tmp_product_i_7__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_product_i_8__0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \tmp_product_i_9__0\ : label is "soft_lutpair238";
begin
\reg_824[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__1\(46),
      I1 => P(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => grp_fu_714_p1(16 downto 1),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_714_p0(15),
      B(16) => grp_fu_714_p0(15),
      B(15 downto 0) => grp_fu_714_p0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => DSP_ALU_INST(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_714_p0(15),
      A(28) => grp_fu_714_p0(15),
      A(27) => grp_fu_714_p0(15),
      A(26) => grp_fu_714_p0(15),
      A(25) => grp_fu_714_p0(15),
      A(24) => grp_fu_714_p0(15),
      A(23) => grp_fu_714_p0(15),
      A(22) => grp_fu_714_p0(15),
      A(21) => grp_fu_714_p0(15),
      A(20) => grp_fu_714_p0(15),
      A(19) => grp_fu_714_p0(15),
      A(18) => grp_fu_714_p0(15),
      A(17) => grp_fu_714_p0(15),
      A(16) => grp_fu_714_p0(15),
      A(15 downto 0) => grp_fu_714_p0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_714_p1(31),
      B(16) => grp_fu_714_p1(31),
      B(15) => grp_fu_714_p1(31),
      B(14 downto 0) => grp_fu_714_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__1\(46),
      P(28 downto 0) => DSP_ALU_INST(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(30),
      O => grp_fu_714_p1(31)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(21),
      O => grp_fu_714_p1(22)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(20),
      O => grp_fu_714_p1(21)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(19),
      O => grp_fu_714_p1(20)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(18),
      O => grp_fu_714_p1(19)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(17),
      O => grp_fu_714_p1(18)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(16),
      O => grp_fu_714_p1(17)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(29),
      O => grp_fu_714_p1(30)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(28),
      O => grp_fu_714_p1(29)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(27),
      O => grp_fu_714_p1(28)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(26),
      O => grp_fu_714_p1(27)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(25),
      O => grp_fu_714_p1(26)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(24),
      O => grp_fu_714_p1(25)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(23),
      O => grp_fu_714_p1(24)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(22),
      O => grp_fu_714_p1(23)
    );
tmp_product_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => grp_fu_714_p0(15)
    );
\tmp_product_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => grp_fu_714_p0(6)
    );
\tmp_product_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => grp_fu_714_p0(5)
    );
\tmp_product_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => grp_fu_714_p0(4)
    );
\tmp_product_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => grp_fu_714_p0(3)
    );
\tmp_product_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => grp_fu_714_p0(2)
    );
\tmp_product_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => grp_fu_714_p0(1)
    );
tmp_product_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => grp_fu_714_p0(0)
    );
tmp_product_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(15),
      O => grp_fu_714_p1(16)
    );
tmp_product_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(14),
      O => grp_fu_714_p1(15)
    );
tmp_product_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(13),
      O => grp_fu_714_p1(14)
    );
tmp_product_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(12),
      O => grp_fu_714_p1(13)
    );
tmp_product_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(11),
      O => grp_fu_714_p1(12)
    );
tmp_product_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(10),
      O => grp_fu_714_p1(11)
    );
tmp_product_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(9),
      O => grp_fu_714_p1(10)
    );
tmp_product_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(8),
      O => grp_fu_714_p1(9)
    );
tmp_product_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(7),
      O => grp_fu_714_p1(8)
    );
tmp_product_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(6),
      O => grp_fu_714_p1(7)
    );
tmp_product_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(5),
      O => grp_fu_714_p1(6)
    );
tmp_product_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(4),
      O => grp_fu_714_p1(5)
    );
tmp_product_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(3),
      O => grp_fu_714_p1(4)
    );
\tmp_product_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => grp_fu_714_p0(14)
    );
tmp_product_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(2),
      O => grp_fu_714_p1(3)
    );
tmp_product_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(1),
      O => grp_fu_714_p1(2)
    );
\tmp_product_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(0),
      O => grp_fu_714_p1(1)
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => grp_fu_714_p0(13)
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => grp_fu_714_p0(12)
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => grp_fu_714_p0(11)
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => grp_fu_714_p0(10)
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => grp_fu_714_p0(9)
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => grp_fu_714_p0(8)
    );
\tmp_product_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => grp_fu_714_p0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16 is
  port (
    \tmp_product__1\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16 : entity is "adpcm_main_mul_16s_32s_47_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16 is
  signal grp_fu_651_p0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_fu_651_p1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__3\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \tmp_product_i_10__5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \tmp_product_i_11__5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_product_i_12__5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \tmp_product_i_13__5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_product_i_14__5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_product_i_15__4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_product_i_16__3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \tmp_product_i_17__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_product_i_18__3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \tmp_product_i_19__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_product_i_1__4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_product_i_20__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_product_i_21__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_product_i_22__3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_product_i_23__3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_product_i_24__3\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \tmp_product_i_25__3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_product_i_26__3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \tmp_product_i_27__3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product_i_28__3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \tmp_product_i_29__3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp_product_i_2__8\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_product_i_30__3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \tmp_product_i_31__3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmp_product_i_32__3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \tmp_product_i_3__5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_product_i_4__5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \tmp_product_i_5__5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_product_i_6__5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \tmp_product_i_7__5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_product_i_8__5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_product_i_9__5\ : label is "soft_lutpair36";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 1) => grp_fu_651_p1(16 downto 1),
      A(0) => '0',
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_651_p0(15),
      B(16) => grp_fu_651_p0(15),
      B(15 downto 0) => grp_fu_651_p0(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_651_p0(15),
      A(28) => grp_fu_651_p0(15),
      A(27) => grp_fu_651_p0(15),
      A(26) => grp_fu_651_p0(15),
      A(25) => grp_fu_651_p0(15),
      A(24) => grp_fu_651_p0(15),
      A(23) => grp_fu_651_p0(15),
      A(22) => grp_fu_651_p0(15),
      A(21) => grp_fu_651_p0(15),
      A(20) => grp_fu_651_p0(15),
      A(19) => grp_fu_651_p0(15),
      A(18) => grp_fu_651_p0(15),
      A(17) => grp_fu_651_p0(15),
      A(16) => grp_fu_651_p0(15),
      A(15 downto 0) => grp_fu_651_p0(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_651_p1(31),
      B(16) => grp_fu_651_p1(31),
      B(15) => grp_fu_651_p1(31),
      B(14 downto 0) => grp_fu_651_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29 downto 0) => \tmp_product__1\(46 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(21),
      O => grp_fu_651_p1(22)
    );
\tmp_product__0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(20),
      O => grp_fu_651_p1(21)
    );
\tmp_product__0_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(19),
      O => grp_fu_651_p1(20)
    );
\tmp_product__0_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(18),
      O => grp_fu_651_p1(19)
    );
\tmp_product__0_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(17),
      O => grp_fu_651_p1(18)
    );
\tmp_product__0_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(16),
      O => grp_fu_651_p1(17)
    );
\tmp_product__0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(30),
      O => grp_fu_651_p1(31)
    );
\tmp_product__0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(29),
      O => grp_fu_651_p1(30)
    );
\tmp_product__0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(28),
      O => grp_fu_651_p1(29)
    );
\tmp_product__0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(27),
      O => grp_fu_651_p1(28)
    );
\tmp_product__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(26),
      O => grp_fu_651_p1(27)
    );
\tmp_product__0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(25),
      O => grp_fu_651_p1(26)
    );
\tmp_product__0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(24),
      O => grp_fu_651_p1(25)
    );
\tmp_product__0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(23),
      O => grp_fu_651_p1(24)
    );
\tmp_product__0_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(22),
      O => grp_fu_651_p1(23)
    );
\tmp_product_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => grp_fu_651_p0(6)
    );
\tmp_product_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => grp_fu_651_p0(5)
    );
\tmp_product_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => grp_fu_651_p0(4)
    );
\tmp_product_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => grp_fu_651_p0(3)
    );
\tmp_product_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => grp_fu_651_p0(2)
    );
\tmp_product_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => grp_fu_651_p0(1)
    );
\tmp_product_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => grp_fu_651_p0(0)
    );
\tmp_product_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(15),
      O => grp_fu_651_p1(16)
    );
\tmp_product_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(14),
      O => grp_fu_651_p1(15)
    );
\tmp_product_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(13),
      O => grp_fu_651_p1(14)
    );
\tmp_product_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => grp_fu_651_p0(15)
    );
\tmp_product_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(12),
      O => grp_fu_651_p1(13)
    );
\tmp_product_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(11),
      O => grp_fu_651_p1(12)
    );
\tmp_product_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(10),
      O => grp_fu_651_p1(11)
    );
\tmp_product_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(9),
      O => grp_fu_651_p1(10)
    );
\tmp_product_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(8),
      O => grp_fu_651_p1(9)
    );
\tmp_product_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(7),
      O => grp_fu_651_p1(8)
    );
\tmp_product_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(6),
      O => grp_fu_651_p1(7)
    );
\tmp_product_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(5),
      O => grp_fu_651_p1(6)
    );
\tmp_product_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(4),
      O => grp_fu_651_p1(5)
    );
\tmp_product_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(3),
      O => grp_fu_651_p1(4)
    );
\tmp_product_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => grp_fu_651_p0(14)
    );
\tmp_product_i_30__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(2),
      O => grp_fu_651_p1(3)
    );
\tmp_product_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(1),
      O => grp_fu_651_p1(2)
    );
\tmp_product_i_32__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(0),
      O => grp_fu_651_p1(1)
    );
\tmp_product_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => grp_fu_651_p0(13)
    );
\tmp_product_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => grp_fu_651_p0(12)
    );
\tmp_product_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => grp_fu_651_p0(11)
    );
\tmp_product_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => grp_fu_651_p0(10)
    );
\tmp_product_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => grp_fu_651_p0(9)
    );
\tmp_product_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => grp_fu_651_p0(8)
    );
\tmp_product_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => grp_fu_651_p0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_1_fu_358_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1 : entity is "adpcm_main_mul_16s_32s_48_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1 is
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_2_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_3_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_4_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_5_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_6_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_7_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_8_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[15]_i_9_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_2_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_3_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_4_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_5_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_6_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_7_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_8_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[23]_i_9_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_2_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_3_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_4_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_5_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_6_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_7_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_8_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[31]_i_9_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_2_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_3_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_4_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_5_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_6_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_7_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_8_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[39]_i_9_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[45]_i_2_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[45]_i_3_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[45]_i_4_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[45]_i_5_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[45]_i_6_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[45]_i_7_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_2_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_3_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_4_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_5_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_6_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_7_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_8_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358[7]_i_9_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_41\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_42\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_43\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_44\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_45\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_46\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[39]_i_1_n_47\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[45]_i_1_n_43\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[45]_i_1_n_44\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[45]_i_1_n_45\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[45]_i_1_n_46\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[45]_i_1_n_47\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \zl_1_fu_358_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_1_fu_358_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_1_fu_358_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => D(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => A(15),
      B(16) => A(15),
      B(15 downto 0) => A(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(15),
      A(28) => A(15),
      A(27) => A(15),
      A(26) => A(15),
      A(25) => A(15),
      A(24) => A(15),
      A(23) => A(15),
      A(22) => A(15),
      A(21) => A(15),
      A(20) => A(15),
      A(19) => A(15),
      A(18) => A(15),
      A(17) => A(15),
      A(16) => A(15),
      A(15 downto 0) => A(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(31),
      B(16) => D(31),
      B(15) => D(31),
      B(14 downto 0) => D(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_1_fu_358[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_1_fu_358[15]_i_2_n_40\
    );
\zl_1_fu_358[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_1_fu_358[15]_i_3_n_40\
    );
\zl_1_fu_358[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_1_fu_358[15]_i_4_n_40\
    );
\zl_1_fu_358[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_1_fu_358[15]_i_5_n_40\
    );
\zl_1_fu_358[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_1_fu_358[15]_i_6_n_40\
    );
\zl_1_fu_358[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_1_fu_358[15]_i_7_n_40\
    );
\zl_1_fu_358[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_1_fu_358[15]_i_8_n_40\
    );
\zl_1_fu_358[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_1_fu_358[15]_i_9_n_40\
    );
\zl_1_fu_358[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_1_fu_358[23]_i_2_n_40\
    );
\zl_1_fu_358[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_1_fu_358[23]_i_3_n_40\
    );
\zl_1_fu_358[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_1_fu_358[23]_i_4_n_40\
    );
\zl_1_fu_358[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_1_fu_358[23]_i_5_n_40\
    );
\zl_1_fu_358[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_1_fu_358[23]_i_6_n_40\
    );
\zl_1_fu_358[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_1_fu_358[23]_i_7_n_40\
    );
\zl_1_fu_358[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_1_fu_358[23]_i_8_n_40\
    );
\zl_1_fu_358[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_1_fu_358[23]_i_9_n_40\
    );
\zl_1_fu_358[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_1_fu_358[31]_i_2_n_40\
    );
\zl_1_fu_358[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_1_fu_358[31]_i_3_n_40\
    );
\zl_1_fu_358[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_1_fu_358[31]_i_4_n_40\
    );
\zl_1_fu_358[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_1_fu_358[31]_i_5_n_40\
    );
\zl_1_fu_358[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_1_fu_358[31]_i_6_n_40\
    );
\zl_1_fu_358[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_1_fu_358[31]_i_7_n_40\
    );
\zl_1_fu_358[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_1_fu_358[31]_i_8_n_40\
    );
\zl_1_fu_358[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_1_fu_358[31]_i_9_n_40\
    );
\zl_1_fu_358[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_1_fu_358[39]_i_2_n_40\
    );
\zl_1_fu_358[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_1_fu_358[39]_i_3_n_40\
    );
\zl_1_fu_358[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_1_fu_358[39]_i_4_n_40\
    );
\zl_1_fu_358[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_1_fu_358[39]_i_5_n_40\
    );
\zl_1_fu_358[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_1_fu_358[39]_i_6_n_40\
    );
\zl_1_fu_358[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_1_fu_358[39]_i_7_n_40\
    );
\zl_1_fu_358[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_1_fu_358[39]_i_8_n_40\
    );
\zl_1_fu_358[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_1_fu_358[39]_i_9_n_40\
    );
\zl_1_fu_358[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_1_fu_358[45]_i_2_n_40\
    );
\zl_1_fu_358[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_1_fu_358[45]_i_3_n_40\
    );
\zl_1_fu_358[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_1_fu_358[45]_i_4_n_40\
    );
\zl_1_fu_358[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_1_fu_358[45]_i_5_n_40\
    );
\zl_1_fu_358[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_1_fu_358[45]_i_6_n_40\
    );
\zl_1_fu_358[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_1_fu_358[45]_i_7_n_40\
    );
\zl_1_fu_358[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_1_fu_358[7]_i_2_n_40\
    );
\zl_1_fu_358[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_1_fu_358[7]_i_3_n_40\
    );
\zl_1_fu_358[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_1_fu_358[7]_i_4_n_40\
    );
\zl_1_fu_358[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_1_fu_358[7]_i_5_n_40\
    );
\zl_1_fu_358[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_1_fu_358[7]_i_6_n_40\
    );
\zl_1_fu_358[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_1_fu_358[7]_i_7_n_40\
    );
\zl_1_fu_358[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_1_fu_358[7]_i_8_n_40\
    );
\zl_1_fu_358[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_1_fu_358_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_1_fu_358[7]_i_9_n_40\
    );
\zl_1_fu_358_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_358_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_358_reg[15]_i_1_n_40\,
      CO(6) => \zl_1_fu_358_reg[15]_i_1_n_41\,
      CO(5) => \zl_1_fu_358_reg[15]_i_1_n_42\,
      CO(4) => \zl_1_fu_358_reg[15]_i_1_n_43\,
      CO(3) => \zl_1_fu_358_reg[15]_i_1_n_44\,
      CO(2) => \zl_1_fu_358_reg[15]_i_1_n_45\,
      CO(1) => \zl_1_fu_358_reg[15]_i_1_n_46\,
      CO(0) => \zl_1_fu_358_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => \out\(15 downto 8),
      S(7) => \zl_1_fu_358[15]_i_2_n_40\,
      S(6) => \zl_1_fu_358[15]_i_3_n_40\,
      S(5) => \zl_1_fu_358[15]_i_4_n_40\,
      S(4) => \zl_1_fu_358[15]_i_5_n_40\,
      S(3) => \zl_1_fu_358[15]_i_6_n_40\,
      S(2) => \zl_1_fu_358[15]_i_7_n_40\,
      S(1) => \zl_1_fu_358[15]_i_8_n_40\,
      S(0) => \zl_1_fu_358[15]_i_9_n_40\
    );
\zl_1_fu_358_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_358_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_358_reg[23]_i_1_n_40\,
      CO(6) => \zl_1_fu_358_reg[23]_i_1_n_41\,
      CO(5) => \zl_1_fu_358_reg[23]_i_1_n_42\,
      CO(4) => \zl_1_fu_358_reg[23]_i_1_n_43\,
      CO(3) => \zl_1_fu_358_reg[23]_i_1_n_44\,
      CO(2) => \zl_1_fu_358_reg[23]_i_1_n_45\,
      CO(1) => \zl_1_fu_358_reg[23]_i_1_n_46\,
      CO(0) => \zl_1_fu_358_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => \out\(23 downto 16),
      S(7) => \zl_1_fu_358[23]_i_2_n_40\,
      S(6) => \zl_1_fu_358[23]_i_3_n_40\,
      S(5) => \zl_1_fu_358[23]_i_4_n_40\,
      S(4) => \zl_1_fu_358[23]_i_5_n_40\,
      S(3) => \zl_1_fu_358[23]_i_6_n_40\,
      S(2) => \zl_1_fu_358[23]_i_7_n_40\,
      S(1) => \zl_1_fu_358[23]_i_8_n_40\,
      S(0) => \zl_1_fu_358[23]_i_9_n_40\
    );
\zl_1_fu_358_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_358_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_358_reg[31]_i_1_n_40\,
      CO(6) => \zl_1_fu_358_reg[31]_i_1_n_41\,
      CO(5) => \zl_1_fu_358_reg[31]_i_1_n_42\,
      CO(4) => \zl_1_fu_358_reg[31]_i_1_n_43\,
      CO(3) => \zl_1_fu_358_reg[31]_i_1_n_44\,
      CO(2) => \zl_1_fu_358_reg[31]_i_1_n_45\,
      CO(1) => \zl_1_fu_358_reg[31]_i_1_n_46\,
      CO(0) => \zl_1_fu_358_reg[31]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => \out\(31 downto 24),
      S(7) => \zl_1_fu_358[31]_i_2_n_40\,
      S(6) => \zl_1_fu_358[31]_i_3_n_40\,
      S(5) => \zl_1_fu_358[31]_i_4_n_40\,
      S(4) => \zl_1_fu_358[31]_i_5_n_40\,
      S(3) => \zl_1_fu_358[31]_i_6_n_40\,
      S(2) => \zl_1_fu_358[31]_i_7_n_40\,
      S(1) => \zl_1_fu_358[31]_i_8_n_40\,
      S(0) => \zl_1_fu_358[31]_i_9_n_40\
    );
\zl_1_fu_358_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_358_reg[31]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_1_fu_358_reg[39]_i_1_n_40\,
      CO(6) => \zl_1_fu_358_reg[39]_i_1_n_41\,
      CO(5) => \zl_1_fu_358_reg[39]_i_1_n_42\,
      CO(4) => \zl_1_fu_358_reg[39]_i_1_n_43\,
      CO(3) => \zl_1_fu_358_reg[39]_i_1_n_44\,
      CO(2) => \zl_1_fu_358_reg[39]_i_1_n_45\,
      CO(1) => \zl_1_fu_358_reg[39]_i_1_n_46\,
      CO(0) => \zl_1_fu_358_reg[39]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => \out\(39 downto 32),
      S(7) => \zl_1_fu_358[39]_i_2_n_40\,
      S(6) => \zl_1_fu_358[39]_i_3_n_40\,
      S(5) => \zl_1_fu_358[39]_i_4_n_40\,
      S(4) => \zl_1_fu_358[39]_i_5_n_40\,
      S(3) => \zl_1_fu_358[39]_i_6_n_40\,
      S(2) => \zl_1_fu_358[39]_i_7_n_40\,
      S(1) => \zl_1_fu_358[39]_i_8_n_40\,
      S(0) => \zl_1_fu_358[39]_i_9_n_40\
    );
\zl_1_fu_358_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_1_fu_358_reg[39]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_1_fu_358_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_1_fu_358_reg[45]_i_1_n_43\,
      CO(3) => \zl_1_fu_358_reg[45]_i_1_n_44\,
      CO(2) => \zl_1_fu_358_reg[45]_i_1_n_45\,
      CO(1) => \zl_1_fu_358_reg[45]_i_1_n_46\,
      CO(0) => \zl_1_fu_358_reg[45]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_1_fu_358_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \out\(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_1_fu_358[45]_i_2_n_40\,
      S(4) => \zl_1_fu_358[45]_i_3_n_40\,
      S(3) => \zl_1_fu_358[45]_i_4_n_40\,
      S(2) => \zl_1_fu_358[45]_i_5_n_40\,
      S(1) => \zl_1_fu_358[45]_i_6_n_40\,
      S(0) => \zl_1_fu_358[45]_i_7_n_40\
    );
\zl_1_fu_358_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_1_fu_358_reg[7]_i_1_n_40\,
      CO(6) => \zl_1_fu_358_reg[7]_i_1_n_41\,
      CO(5) => \zl_1_fu_358_reg[7]_i_1_n_42\,
      CO(4) => \zl_1_fu_358_reg[7]_i_1_n_43\,
      CO(3) => \zl_1_fu_358_reg[7]_i_1_n_44\,
      CO(2) => \zl_1_fu_358_reg[7]_i_1_n_45\,
      CO(1) => \zl_1_fu_358_reg[7]_i_1_n_46\,
      CO(0) => \zl_1_fu_358_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => \out\(7 downto 0),
      S(7) => \zl_1_fu_358[7]_i_2_n_40\,
      S(6) => \zl_1_fu_358[7]_i_3_n_40\,
      S(5) => \zl_1_fu_358[7]_i_4_n_40\,
      S(4) => \zl_1_fu_358[7]_i_5_n_40\,
      S(3) => \zl_1_fu_358[7]_i_6_n_40\,
      S(2) => \zl_1_fu_358[7]_i_7_n_40\,
      S(1) => \zl_1_fu_358[7]_i_8_n_40\,
      S(0) => \zl_1_fu_358[7]_i_9_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17 is
  port (
    ap_clk_0 : out STD_LOGIC_VECTOR ( 45 downto 0 );
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zl_6_fu_302_reg[45]\ : in STD_LOGIC_VECTOR ( 45 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17 : entity is "adpcm_main_mul_16s_32s_48_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17 is
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_2_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_3_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_4_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_5_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_6_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_7_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_8_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[15]_i_9_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_2_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_3_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_4_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_5_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_6_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_7_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_8_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[23]_i_9_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_2_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_3_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_4_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_5_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_6_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_7_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_8_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[31]_i_9_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_2_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_3_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_4_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_5_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_6_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_7_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_8_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[39]_i_9_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[45]_i_2_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[45]_i_3_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[45]_i_4_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[45]_i_5_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[45]_i_6_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[45]_i_7_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_2_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_3_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_4_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_5_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_6_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_7_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_8_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302[7]_i_9_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_41\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_42\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_43\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_44\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_45\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_46\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[39]_i_1_n_47\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[45]_i_1_n_43\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[45]_i_1_n_44\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[45]_i_1_n_45\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[45]_i_1_n_46\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[45]_i_1_n_47\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \zl_6_fu_302_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_zl_6_fu_302_reg[45]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_zl_6_fu_302_reg[45]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => D(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => DSP_ALU_INST(15),
      B(16) => DSP_ALU_INST(15),
      B(15 downto 0) => DSP_ALU_INST(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16 downto 0) => \tmp_product__1\(16 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DSP_ALU_INST(15),
      A(28) => DSP_ALU_INST(15),
      A(27) => DSP_ALU_INST(15),
      A(26) => DSP_ALU_INST(15),
      A(25) => DSP_ALU_INST(15),
      A(24) => DSP_ALU_INST(15),
      A(23) => DSP_ALU_INST(15),
      A(22) => DSP_ALU_INST(15),
      A(21) => DSP_ALU_INST(15),
      A(20) => DSP_ALU_INST(15),
      A(19) => DSP_ALU_INST(15),
      A(18) => DSP_ALU_INST(15),
      A(17) => DSP_ALU_INST(15),
      A(16) => DSP_ALU_INST(15),
      A(15 downto 0) => DSP_ALU_INST(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => D(31),
      B(16) => D(31),
      B(15) => D(31),
      B(14 downto 0) => D(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEA2,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28 downto 0) => \tmp_product__1\(45 downto 17),
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\zl_6_fu_302[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(15),
      I2 => \tmp_product__1\(15),
      O => \zl_6_fu_302[15]_i_2_n_40\
    );
\zl_6_fu_302[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(14),
      I2 => \tmp_product__1\(14),
      O => \zl_6_fu_302[15]_i_3_n_40\
    );
\zl_6_fu_302[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(13),
      I2 => \tmp_product__1\(13),
      O => \zl_6_fu_302[15]_i_4_n_40\
    );
\zl_6_fu_302[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(12),
      I2 => \tmp_product__1\(12),
      O => \zl_6_fu_302[15]_i_5_n_40\
    );
\zl_6_fu_302[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(11),
      I2 => \tmp_product__1\(11),
      O => \zl_6_fu_302[15]_i_6_n_40\
    );
\zl_6_fu_302[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(10),
      I2 => \tmp_product__1\(10),
      O => \zl_6_fu_302[15]_i_7_n_40\
    );
\zl_6_fu_302[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(9),
      I2 => \tmp_product__1\(9),
      O => \zl_6_fu_302[15]_i_8_n_40\
    );
\zl_6_fu_302[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(8),
      I2 => \tmp_product__1\(8),
      O => \zl_6_fu_302[15]_i_9_n_40\
    );
\zl_6_fu_302[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(23),
      I2 => \tmp_product__1\(23),
      O => \zl_6_fu_302[23]_i_2_n_40\
    );
\zl_6_fu_302[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(22),
      I2 => \tmp_product__1\(22),
      O => \zl_6_fu_302[23]_i_3_n_40\
    );
\zl_6_fu_302[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(21),
      I2 => \tmp_product__1\(21),
      O => \zl_6_fu_302[23]_i_4_n_40\
    );
\zl_6_fu_302[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(20),
      I2 => \tmp_product__1\(20),
      O => \zl_6_fu_302[23]_i_5_n_40\
    );
\zl_6_fu_302[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(19),
      I2 => \tmp_product__1\(19),
      O => \zl_6_fu_302[23]_i_6_n_40\
    );
\zl_6_fu_302[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(18),
      I2 => \tmp_product__1\(18),
      O => \zl_6_fu_302[23]_i_7_n_40\
    );
\zl_6_fu_302[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(17),
      I2 => \tmp_product__1\(17),
      O => \zl_6_fu_302[23]_i_8_n_40\
    );
\zl_6_fu_302[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(16),
      I2 => \tmp_product__1\(16),
      O => \zl_6_fu_302[23]_i_9_n_40\
    );
\zl_6_fu_302[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(31),
      I2 => \tmp_product__1\(31),
      O => \zl_6_fu_302[31]_i_2_n_40\
    );
\zl_6_fu_302[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(30),
      I2 => \tmp_product__1\(30),
      O => \zl_6_fu_302[31]_i_3_n_40\
    );
\zl_6_fu_302[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(29),
      I2 => \tmp_product__1\(29),
      O => \zl_6_fu_302[31]_i_4_n_40\
    );
\zl_6_fu_302[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(28),
      I2 => \tmp_product__1\(28),
      O => \zl_6_fu_302[31]_i_5_n_40\
    );
\zl_6_fu_302[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(27),
      I2 => \tmp_product__1\(27),
      O => \zl_6_fu_302[31]_i_6_n_40\
    );
\zl_6_fu_302[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(26),
      I2 => \tmp_product__1\(26),
      O => \zl_6_fu_302[31]_i_7_n_40\
    );
\zl_6_fu_302[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(25),
      I2 => \tmp_product__1\(25),
      O => \zl_6_fu_302[31]_i_8_n_40\
    );
\zl_6_fu_302[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(24),
      I2 => \tmp_product__1\(24),
      O => \zl_6_fu_302[31]_i_9_n_40\
    );
\zl_6_fu_302[39]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(39),
      I2 => \tmp_product__1\(39),
      O => \zl_6_fu_302[39]_i_2_n_40\
    );
\zl_6_fu_302[39]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(38),
      I2 => \tmp_product__1\(38),
      O => \zl_6_fu_302[39]_i_3_n_40\
    );
\zl_6_fu_302[39]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(37),
      I2 => \tmp_product__1\(37),
      O => \zl_6_fu_302[39]_i_4_n_40\
    );
\zl_6_fu_302[39]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(36),
      I2 => \tmp_product__1\(36),
      O => \zl_6_fu_302[39]_i_5_n_40\
    );
\zl_6_fu_302[39]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(35),
      I2 => \tmp_product__1\(35),
      O => \zl_6_fu_302[39]_i_6_n_40\
    );
\zl_6_fu_302[39]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(34),
      I2 => \tmp_product__1\(34),
      O => \zl_6_fu_302[39]_i_7_n_40\
    );
\zl_6_fu_302[39]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(33),
      I2 => \tmp_product__1\(33),
      O => \zl_6_fu_302[39]_i_8_n_40\
    );
\zl_6_fu_302[39]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(32),
      I2 => \tmp_product__1\(32),
      O => \zl_6_fu_302[39]_i_9_n_40\
    );
\zl_6_fu_302[45]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(45),
      I2 => \tmp_product__1\(45),
      O => \zl_6_fu_302[45]_i_2_n_40\
    );
\zl_6_fu_302[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(44),
      I2 => \tmp_product__1\(44),
      O => \zl_6_fu_302[45]_i_3_n_40\
    );
\zl_6_fu_302[45]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(43),
      I2 => \tmp_product__1\(43),
      O => \zl_6_fu_302[45]_i_4_n_40\
    );
\zl_6_fu_302[45]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(42),
      I2 => \tmp_product__1\(42),
      O => \zl_6_fu_302[45]_i_5_n_40\
    );
\zl_6_fu_302[45]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(41),
      I2 => \tmp_product__1\(41),
      O => \zl_6_fu_302[45]_i_6_n_40\
    );
\zl_6_fu_302[45]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(40),
      I2 => \tmp_product__1\(40),
      O => \zl_6_fu_302[45]_i_7_n_40\
    );
\zl_6_fu_302[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(7),
      I2 => \tmp_product__1\(7),
      O => \zl_6_fu_302[7]_i_2_n_40\
    );
\zl_6_fu_302[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(6),
      I2 => \tmp_product__1\(6),
      O => \zl_6_fu_302[7]_i_3_n_40\
    );
\zl_6_fu_302[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(5),
      I2 => \tmp_product__1\(5),
      O => \zl_6_fu_302[7]_i_4_n_40\
    );
\zl_6_fu_302[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(4),
      I2 => \tmp_product__1\(4),
      O => \zl_6_fu_302[7]_i_5_n_40\
    );
\zl_6_fu_302[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(3),
      I2 => \tmp_product__1\(3),
      O => \zl_6_fu_302[7]_i_6_n_40\
    );
\zl_6_fu_302[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(2),
      I2 => \tmp_product__1\(2),
      O => \zl_6_fu_302[7]_i_7_n_40\
    );
\zl_6_fu_302[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(1),
      I2 => \tmp_product__1\(1),
      O => \zl_6_fu_302[7]_i_8_n_40\
    );
\zl_6_fu_302[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => Q(0),
      I1 => \zl_6_fu_302_reg[45]\(0),
      I2 => \tmp_product__1\(0),
      O => \zl_6_fu_302[7]_i_9_n_40\
    );
\zl_6_fu_302_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_6_fu_302_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_6_fu_302_reg[15]_i_1_n_40\,
      CO(6) => \zl_6_fu_302_reg[15]_i_1_n_41\,
      CO(5) => \zl_6_fu_302_reg[15]_i_1_n_42\,
      CO(4) => \zl_6_fu_302_reg[15]_i_1_n_43\,
      CO(3) => \zl_6_fu_302_reg[15]_i_1_n_44\,
      CO(2) => \zl_6_fu_302_reg[15]_i_1_n_45\,
      CO(1) => \zl_6_fu_302_reg[15]_i_1_n_46\,
      CO(0) => \zl_6_fu_302_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(15 downto 8),
      O(7 downto 0) => ap_clk_0(15 downto 8),
      S(7) => \zl_6_fu_302[15]_i_2_n_40\,
      S(6) => \zl_6_fu_302[15]_i_3_n_40\,
      S(5) => \zl_6_fu_302[15]_i_4_n_40\,
      S(4) => \zl_6_fu_302[15]_i_5_n_40\,
      S(3) => \zl_6_fu_302[15]_i_6_n_40\,
      S(2) => \zl_6_fu_302[15]_i_7_n_40\,
      S(1) => \zl_6_fu_302[15]_i_8_n_40\,
      S(0) => \zl_6_fu_302[15]_i_9_n_40\
    );
\zl_6_fu_302_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_6_fu_302_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_6_fu_302_reg[23]_i_1_n_40\,
      CO(6) => \zl_6_fu_302_reg[23]_i_1_n_41\,
      CO(5) => \zl_6_fu_302_reg[23]_i_1_n_42\,
      CO(4) => \zl_6_fu_302_reg[23]_i_1_n_43\,
      CO(3) => \zl_6_fu_302_reg[23]_i_1_n_44\,
      CO(2) => \zl_6_fu_302_reg[23]_i_1_n_45\,
      CO(1) => \zl_6_fu_302_reg[23]_i_1_n_46\,
      CO(0) => \zl_6_fu_302_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(23 downto 16),
      O(7 downto 0) => ap_clk_0(23 downto 16),
      S(7) => \zl_6_fu_302[23]_i_2_n_40\,
      S(6) => \zl_6_fu_302[23]_i_3_n_40\,
      S(5) => \zl_6_fu_302[23]_i_4_n_40\,
      S(4) => \zl_6_fu_302[23]_i_5_n_40\,
      S(3) => \zl_6_fu_302[23]_i_6_n_40\,
      S(2) => \zl_6_fu_302[23]_i_7_n_40\,
      S(1) => \zl_6_fu_302[23]_i_8_n_40\,
      S(0) => \zl_6_fu_302[23]_i_9_n_40\
    );
\zl_6_fu_302_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_6_fu_302_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_6_fu_302_reg[31]_i_1_n_40\,
      CO(6) => \zl_6_fu_302_reg[31]_i_1_n_41\,
      CO(5) => \zl_6_fu_302_reg[31]_i_1_n_42\,
      CO(4) => \zl_6_fu_302_reg[31]_i_1_n_43\,
      CO(3) => \zl_6_fu_302_reg[31]_i_1_n_44\,
      CO(2) => \zl_6_fu_302_reg[31]_i_1_n_45\,
      CO(1) => \zl_6_fu_302_reg[31]_i_1_n_46\,
      CO(0) => \zl_6_fu_302_reg[31]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(31 downto 24),
      O(7 downto 0) => ap_clk_0(31 downto 24),
      S(7) => \zl_6_fu_302[31]_i_2_n_40\,
      S(6) => \zl_6_fu_302[31]_i_3_n_40\,
      S(5) => \zl_6_fu_302[31]_i_4_n_40\,
      S(4) => \zl_6_fu_302[31]_i_5_n_40\,
      S(3) => \zl_6_fu_302[31]_i_6_n_40\,
      S(2) => \zl_6_fu_302[31]_i_7_n_40\,
      S(1) => \zl_6_fu_302[31]_i_8_n_40\,
      S(0) => \zl_6_fu_302[31]_i_9_n_40\
    );
\zl_6_fu_302_reg[39]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_6_fu_302_reg[31]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \zl_6_fu_302_reg[39]_i_1_n_40\,
      CO(6) => \zl_6_fu_302_reg[39]_i_1_n_41\,
      CO(5) => \zl_6_fu_302_reg[39]_i_1_n_42\,
      CO(4) => \zl_6_fu_302_reg[39]_i_1_n_43\,
      CO(3) => \zl_6_fu_302_reg[39]_i_1_n_44\,
      CO(2) => \zl_6_fu_302_reg[39]_i_1_n_45\,
      CO(1) => \zl_6_fu_302_reg[39]_i_1_n_46\,
      CO(0) => \zl_6_fu_302_reg[39]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(39 downto 32),
      O(7 downto 0) => ap_clk_0(39 downto 32),
      S(7) => \zl_6_fu_302[39]_i_2_n_40\,
      S(6) => \zl_6_fu_302[39]_i_3_n_40\,
      S(5) => \zl_6_fu_302[39]_i_4_n_40\,
      S(4) => \zl_6_fu_302[39]_i_5_n_40\,
      S(3) => \zl_6_fu_302[39]_i_6_n_40\,
      S(2) => \zl_6_fu_302[39]_i_7_n_40\,
      S(1) => \zl_6_fu_302[39]_i_8_n_40\,
      S(0) => \zl_6_fu_302[39]_i_9_n_40\
    );
\zl_6_fu_302_reg[45]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \zl_6_fu_302_reg[39]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_zl_6_fu_302_reg[45]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \zl_6_fu_302_reg[45]_i_1_n_43\,
      CO(3) => \zl_6_fu_302_reg[45]_i_1_n_44\,
      CO(2) => \zl_6_fu_302_reg[45]_i_1_n_45\,
      CO(1) => \zl_6_fu_302_reg[45]_i_1_n_46\,
      CO(0) => \zl_6_fu_302_reg[45]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \tmp_product__1\(44 downto 40),
      O(7 downto 6) => \NLW_zl_6_fu_302_reg[45]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => ap_clk_0(45 downto 40),
      S(7 downto 6) => B"00",
      S(5) => \zl_6_fu_302[45]_i_2_n_40\,
      S(4) => \zl_6_fu_302[45]_i_3_n_40\,
      S(3) => \zl_6_fu_302[45]_i_4_n_40\,
      S(2) => \zl_6_fu_302[45]_i_5_n_40\,
      S(1) => \zl_6_fu_302[45]_i_6_n_40\,
      S(0) => \zl_6_fu_302[45]_i_7_n_40\
    );
\zl_6_fu_302_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \zl_6_fu_302_reg[7]_i_1_n_40\,
      CO(6) => \zl_6_fu_302_reg[7]_i_1_n_41\,
      CO(5) => \zl_6_fu_302_reg[7]_i_1_n_42\,
      CO(4) => \zl_6_fu_302_reg[7]_i_1_n_43\,
      CO(3) => \zl_6_fu_302_reg[7]_i_1_n_44\,
      CO(2) => \zl_6_fu_302_reg[7]_i_1_n_45\,
      CO(1) => \zl_6_fu_302_reg[7]_i_1_n_46\,
      CO(0) => \zl_6_fu_302_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \tmp_product__1\(7 downto 0),
      O(7 downto 0) => ap_clk_0(7 downto 0),
      S(7) => \zl_6_fu_302[7]_i_2_n_40\,
      S(6) => \zl_6_fu_302[7]_i_3_n_40\,
      S(5) => \zl_6_fu_302[7]_i_4_n_40\,
      S(4) => \zl_6_fu_302[7]_i_5_n_40\,
      S(3) => \zl_6_fu_302[7]_i_6_n_40\,
      S(2) => \zl_6_fu_302[7]_i_7_n_40\,
      S(1) => \zl_6_fu_302[7]_i_8_n_40\,
      S(0) => \zl_6_fu_302[7]_i_9_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1 is
  port (
    grp_fu_722_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \al1_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \apl2_3_reg_3416_reg[15]_i_1_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \ah1_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sext_ln580_1_fu_1771_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl2_reg_3273_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_reg_3273_reg[15]_0\ : in STD_LOGIC;
    \apl2_reg_3273_reg[15]_1\ : in STD_LOGIC;
    sext_ln580_3_fu_2649_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl2_3_reg_3416_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_3_reg_3416_reg[15]_0\ : in STD_LOGIC;
    \apl2_3_reg_3416_reg[15]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln599_fu_1813_p1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl1_reg_3279_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \apl1_reg_3279_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl2_3_reg_3416_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln599_1_fu_2691_p1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl1_4_reg_3422_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \apl1_4_reg_3422_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl2_reg_3273_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_reg_3273_reg[7]\ : in STD_LOGIC;
    \apl2_reg_3273_reg[7]_0\ : in STD_LOGIC;
    \apl2_reg_3273_reg[7]_1\ : in STD_LOGIC;
    \apl2_reg_3273_reg[7]_2\ : in STD_LOGIC;
    \apl2_3_reg_3416_reg[7]\ : in STD_LOGIC;
    \apl2_3_reg_3416_reg[7]_0\ : in STD_LOGIC;
    \apl2_3_reg_3416_reg[7]_1\ : in STD_LOGIC;
    \apl2_3_reg_3416_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1 is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \apl1_4_reg_3422[12]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[12]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[12]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_2_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_2_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal grp_fu_722_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^grp_fu_722_p1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln574_2_fu_1736_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sext_ln574_3_fu_2614_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_174\ : STD_LOGIC;
  signal \tmp_product__1_n_175\ : STD_LOGIC;
  signal \tmp_product__1_n_176\ : STD_LOGIC;
  signal \tmp_product__1_n_177\ : STD_LOGIC;
  signal \tmp_product__1_n_178\ : STD_LOGIC;
  signal \tmp_product__1_n_179\ : STD_LOGIC;
  signal \tmp_product__1_n_180\ : STD_LOGIC;
  signal \tmp_product__1_n_181\ : STD_LOGIC;
  signal \tmp_product__1_n_182\ : STD_LOGIC;
  signal \tmp_product__1_n_183\ : STD_LOGIC;
  signal \tmp_product__1_n_184\ : STD_LOGIC;
  signal \tmp_product__1_n_185\ : STD_LOGIC;
  signal \tmp_product__1_n_186\ : STD_LOGIC;
  signal \tmp_product__1_n_187\ : STD_LOGIC;
  signal \tmp_product__1_n_188\ : STD_LOGIC;
  signal \tmp_product__1_n_189\ : STD_LOGIC;
  signal \tmp_product__1_n_190\ : STD_LOGIC;
  signal \tmp_product__1_n_191\ : STD_LOGIC;
  signal \tmp_product__1_n_192\ : STD_LOGIC;
  signal \tmp_product__1_n_193\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_74\ : STD_LOGIC;
  signal \tmp_product__1_n_75\ : STD_LOGIC;
  signal \tmp_product__1_n_76\ : STD_LOGIC;
  signal \tmp_product__1_n_77\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_126\ : STD_LOGIC;
  signal \tmp_product__2_n_127\ : STD_LOGIC;
  signal \tmp_product__2_n_128\ : STD_LOGIC;
  signal \tmp_product__2_n_129\ : STD_LOGIC;
  signal \tmp_product__2_n_130\ : STD_LOGIC;
  signal \tmp_product__2_n_131\ : STD_LOGIC;
  signal \tmp_product__2_n_132\ : STD_LOGIC;
  signal \tmp_product__2_n_133\ : STD_LOGIC;
  signal \tmp_product__2_n_134\ : STD_LOGIC;
  signal \tmp_product__2_n_135\ : STD_LOGIC;
  signal \tmp_product__2_n_136\ : STD_LOGIC;
  signal \tmp_product__2_n_137\ : STD_LOGIC;
  signal \tmp_product__2_n_138\ : STD_LOGIC;
  signal \tmp_product__2_n_139\ : STD_LOGIC;
  signal \tmp_product__2_n_140\ : STD_LOGIC;
  signal \tmp_product__2_n_141\ : STD_LOGIC;
  signal \tmp_product__2_n_142\ : STD_LOGIC;
  signal \tmp_product__2_n_143\ : STD_LOGIC;
  signal \tmp_product__2_n_144\ : STD_LOGIC;
  signal \tmp_product__2_n_145\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_47\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__0_n_40\ : STD_LOGIC;
  signal tmp_product_carry_n_40 : STD_LOGIC;
  signal tmp_product_carry_n_41 : STD_LOGIC;
  signal tmp_product_carry_n_42 : STD_LOGIC;
  signal tmp_product_carry_n_43 : STD_LOGIC;
  signal tmp_product_carry_n_44 : STD_LOGIC;
  signal tmp_product_carry_n_45 : STD_LOGIC;
  signal tmp_product_carry_n_46 : STD_LOGIC;
  signal tmp_product_carry_n_47 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_apl1_4_reg_3422_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl1_4_reg_3422_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl1_reg_3279_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl1_reg_3279_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_3_reg_3416_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_3_reg_3416_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_apl2_reg_3273_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_reg_3273_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tmp_product__0_i_1__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__1\ : label is "soft_lutpair285";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__0\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__0\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__0\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__0\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__0\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__0\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__0\ : label is "soft_lutpair269";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \tmp_product_i_11__3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \tmp_product_i_12__3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \tmp_product_i_13__3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \tmp_product_i_14__3\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \tmp_product_i_15__2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \tmp_product_i_16__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \tmp_product_i_17__1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \tmp_product_i_18__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tmp_product_i_19__1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \tmp_product_i_1__2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tmp_product_i_20__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tmp_product_i_21__1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \tmp_product_i_22__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tmp_product_i_23__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \tmp_product_i_24__1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \tmp_product_i_25__1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \tmp_product_i_26__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tmp_product_i_27__1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \tmp_product_i_28__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tmp_product_i_29__1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \tmp_product_i_2__4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \tmp_product_i_30__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tmp_product_i_31__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \tmp_product_i_32__1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \tmp_product_i_3__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tmp_product_i_4__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \tmp_product_i_5__3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tmp_product_i_6__3\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \tmp_product_i_7__3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tmp_product_i_8__3\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \tmp_product_i_9__3\ : label is "soft_lutpair278";
begin
  O(0) <= \^o\(0);
  grp_fu_722_p1(31 downto 0) <= \^grp_fu_722_p1\(31 downto 0);
\apl1_4_reg_3422[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_4_reg_3422[12]_i_2_n_40\
    );
\apl1_4_reg_3422[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_4_reg_3422[12]_i_3_n_40\
    );
\apl1_4_reg_3422[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(3),
      I1 => \^o\(0),
      O => \apl1_4_reg_3422[12]_i_8_n_40\
    );
\apl1_4_reg_3422[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sext_ln599_1_fu_2691_p1(2),
      O => \apl1_4_reg_3422[12]_i_9_n_40\
    );
\apl1_4_reg_3422_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_4_reg_3422_reg[12]_i_1_n_40\,
      CO(6) => \apl1_4_reg_3422_reg[12]_i_1_n_41\,
      CO(5) => \apl1_4_reg_3422_reg[12]_i_1_n_42\,
      CO(4) => \apl1_4_reg_3422_reg[12]_i_1_n_43\,
      CO(3) => \apl1_4_reg_3422_reg[12]_i_1_n_44\,
      CO(2) => \apl1_4_reg_3422_reg[12]_i_1_n_45\,
      CO(1) => \apl1_4_reg_3422_reg[12]_i_1_n_46\,
      CO(0) => \apl1_4_reg_3422_reg[12]_i_1_n_47\,
      DI(7 downto 4) => sext_ln599_1_fu_2691_p1(6 downto 3),
      DI(3) => \apl1_4_reg_3422[12]_i_2_n_40\,
      DI(2) => \apl1_4_reg_3422[12]_i_3_n_40\,
      DI(1) => sext_ln599_1_fu_2691_p1(1),
      DI(0) => '0',
      O(7 downto 0) => \ah1_reg[14]\(7 downto 0),
      S(7 downto 4) => \apl1_4_reg_3422_reg[12]\(4 downto 1),
      S(3) => \apl1_4_reg_3422[12]_i_8_n_40\,
      S(2) => \apl1_4_reg_3422[12]_i_9_n_40\,
      S(1) => \apl1_4_reg_3422_reg[12]\(0),
      S(0) => sext_ln599_1_fu_2691_p1(0)
    );
\apl1_4_reg_3422_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_4_reg_3422_reg[12]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_apl1_4_reg_3422_reg[17]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \apl1_4_reg_3422_reg[17]_i_1_n_44\,
      CO(2) => \apl1_4_reg_3422_reg[17]_i_1_n_45\,
      CO(1) => \apl1_4_reg_3422_reg[17]_i_1_n_46\,
      CO(0) => \apl1_4_reg_3422_reg[17]_i_1_n_47\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_1_fu_2691_p1(10 downto 7),
      O(7 downto 5) => \NLW_apl1_4_reg_3422_reg[17]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \ah1_reg[14]\(12 downto 8),
      S(7 downto 4) => B"0001",
      S(3 downto 0) => \apl1_4_reg_3422_reg[17]\(3 downto 0)
    );
\apl1_reg_3279[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_reg_3279[12]_i_2_n_40\
    );
\apl1_reg_3279[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_reg_3279[12]_i_3_n_40\
    );
\apl1_reg_3279[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(3),
      I1 => \^o\(0),
      O => \apl1_reg_3279[12]_i_8_n_40\
    );
\apl1_reg_3279[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sext_ln599_fu_1813_p1(2),
      O => \apl1_reg_3279[12]_i_9_n_40\
    );
\apl1_reg_3279_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_reg_3279_reg[12]_i_1_n_40\,
      CO(6) => \apl1_reg_3279_reg[12]_i_1_n_41\,
      CO(5) => \apl1_reg_3279_reg[12]_i_1_n_42\,
      CO(4) => \apl1_reg_3279_reg[12]_i_1_n_43\,
      CO(3) => \apl1_reg_3279_reg[12]_i_1_n_44\,
      CO(2) => \apl1_reg_3279_reg[12]_i_1_n_45\,
      CO(1) => \apl1_reg_3279_reg[12]_i_1_n_46\,
      CO(0) => \apl1_reg_3279_reg[12]_i_1_n_47\,
      DI(7 downto 4) => sext_ln599_fu_1813_p1(6 downto 3),
      DI(3) => \apl1_reg_3279[12]_i_2_n_40\,
      DI(2) => \apl1_reg_3279[12]_i_3_n_40\,
      DI(1) => sext_ln599_fu_1813_p1(1),
      DI(0) => '0',
      O(7 downto 0) => \al1_reg[14]\(7 downto 0),
      S(7 downto 4) => \apl1_reg_3279_reg[12]\(4 downto 1),
      S(3) => \apl1_reg_3279[12]_i_8_n_40\,
      S(2) => \apl1_reg_3279[12]_i_9_n_40\,
      S(1) => \apl1_reg_3279_reg[12]\(0),
      S(0) => sext_ln599_fu_1813_p1(0)
    );
\apl1_reg_3279_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_3279_reg[12]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_apl1_reg_3279_reg[17]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \apl1_reg_3279_reg[17]_i_1_n_44\,
      CO(2) => \apl1_reg_3279_reg[17]_i_1_n_45\,
      CO(1) => \apl1_reg_3279_reg[17]_i_1_n_46\,
      CO(0) => \apl1_reg_3279_reg[17]_i_1_n_47\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_fu_1813_p1(10 downto 7),
      O(7 downto 5) => \NLW_apl1_reg_3279_reg[17]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \al1_reg[14]\(12 downto 8),
      S(7 downto 4) => B"0001",
      S(3 downto 0) => \apl1_reg_3279_reg[17]\(3 downto 0)
    );
\apl2_3_reg_3416[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAABA45405545"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_3_reg_3416_reg[15]\(10),
      I3 => \apl2_3_reg_3416[15]_i_21_n_40\,
      I4 => sext_ln580_3_fu_2649_p1(10),
      I5 => sext_ln580_3_fu_2649_p1(12),
      O => \apl2_3_reg_3416[15]_i_11_n_40\
    );
\apl2_3_reg_3416[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966699999699"
    )
        port map (
      I0 => \apl2_3_reg_3416[15]_i_4_n_40\,
      I1 => sext_ln580_3_fu_2649_p1(11),
      I2 => \^o\(0),
      I3 => \apl2_3_reg_3416_reg[15]\(10),
      I4 => \apl2_3_reg_3416[15]_i_21_n_40\,
      I5 => sext_ln580_3_fu_2649_p1(10),
      O => \apl2_3_reg_3416[15]_i_12_n_40\
    );
\apl2_3_reg_3416[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \apl2_3_reg_3416[15]_i_5_n_40\,
      I1 => sext_ln580_3_fu_2649_p1(10),
      I2 => \apl2_3_reg_3416[15]_i_21_n_40\,
      I3 => \apl2_3_reg_3416_reg[15]\(10),
      I4 => sext_ln580_3_fu_2649_p1(9),
      I5 => \apl2_3_reg_3416[15]_i_23_n_40\,
      O => \apl2_3_reg_3416[15]_i_13_n_40\
    );
\apl2_3_reg_3416[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44BB4B44B4BB4"
    )
        port map (
      I0 => \apl2_3_reg_3416[7]_i_2_n_40\,
      I1 => sext_ln580_3_fu_2649_p1(8),
      I2 => \apl2_3_reg_3416[15]_i_23_n_40\,
      I3 => sext_ln580_3_fu_2649_p1(9),
      I4 => \apl2_reg_3273_reg[15]_2\(0),
      I5 => sext_ln574_3_fu_2614_p1(8),
      O => \apl2_3_reg_3416[15]_i_14_n_40\
    );
\apl2_3_reg_3416[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^o\(0),
      I1 => \apl2_3_reg_3416_reg[15]\(8),
      I2 => \apl2_3_reg_3416_reg[15]\(6),
      I3 => \apl2_3_reg_3416_reg[15]_1\,
      I4 => \apl2_3_reg_3416_reg[15]\(7),
      I5 => \apl2_3_reg_3416_reg[15]\(9),
      O => \apl2_3_reg_3416[15]_i_21_n_40\
    );
\apl2_3_reg_3416[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => \apl2_3_reg_3416_reg[15]\(9),
      I1 => \apl2_3_reg_3416_reg[15]\(8),
      I2 => \apl2_3_reg_3416_reg[15]\(6),
      I3 => \apl2_3_reg_3416_reg[15]_1\,
      I4 => \apl2_3_reg_3416_reg[15]\(7),
      I5 => \^o\(0),
      O => \apl2_3_reg_3416[15]_i_23_n_40\
    );
\apl2_3_reg_3416[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => \apl2_3_reg_3416_reg[15]\(8),
      I1 => \^o\(0),
      I2 => \apl2_3_reg_3416_reg[15]\(7),
      I3 => \apl2_3_reg_3416_reg[15]_1\,
      I4 => \apl2_3_reg_3416_reg[15]\(6),
      O => sext_ln574_3_fu_2614_p1(8)
    );
\apl2_3_reg_3416[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAABA"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_3_reg_3416_reg[15]\(10),
      I3 => \apl2_3_reg_3416[15]_i_21_n_40\,
      I4 => sext_ln580_3_fu_2649_p1(10),
      O => \apl2_3_reg_3416[15]_i_3_n_40\
    );
\apl2_3_reg_3416[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8233832328CC2"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(9),
      I1 => \apl2_3_reg_3416_reg[15]\(10),
      I2 => \apl2_3_reg_3416_reg[15]\(9),
      I3 => \apl2_3_reg_3416_reg[15]_0\,
      I4 => \^o\(0),
      I5 => sext_ln580_3_fu_2649_p1(10),
      O => \apl2_3_reg_3416[15]_i_4_n_40\
    );
\apl2_3_reg_3416[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \apl2_3_reg_3416[7]_i_2_n_40\,
      I1 => sext_ln580_3_fu_2649_p1(8),
      I2 => \apl2_3_reg_3416[15]_i_23_n_40\,
      I3 => sext_ln580_3_fu_2649_p1(9),
      O => \apl2_3_reg_3416[15]_i_5_n_40\
    );
\apl2_3_reg_3416[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \apl2_3_reg_3416[7]_i_2_n_40\,
      I1 => sext_ln580_3_fu_2649_p1(8),
      I2 => \apl2_3_reg_3416[15]_i_23_n_40\,
      I3 => sext_ln580_3_fu_2649_p1(9),
      O => \apl2_3_reg_3416[15]_i_6_n_40\
    );
\apl2_3_reg_3416[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF01FF0100FE"
    )
        port map (
      I0 => \apl2_3_reg_3416_reg[15]\(6),
      I1 => \apl2_3_reg_3416_reg[15]_1\,
      I2 => \apl2_3_reg_3416_reg[15]\(7),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_3416_reg[15]\(8),
      I5 => \apl2_reg_3273_reg[15]_2\(0),
      O => \apl2_3_reg_3416[15]_i_7_n_40\
    );
\apl2_3_reg_3416[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AA56"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(2),
      I1 => \apl2_3_reg_3416_reg[7]_0\,
      I2 => \apl2_3_reg_3416_reg[15]\(1),
      I3 => \^o\(0),
      I4 => \apl2_3_reg_3416_reg[15]\(2),
      O => \apl2_3_reg_3416[7]_i_10_n_40\
    );
\apl2_3_reg_3416[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(1),
      I1 => \apl2_3_reg_3416_reg[7]_0\,
      I2 => \^o\(0),
      I3 => \apl2_3_reg_3416_reg[15]\(1),
      O => \apl2_3_reg_3416[7]_i_11_n_40\
    );
\apl2_3_reg_3416[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(0),
      I1 => \apl2_3_reg_3416_reg[7]\,
      I2 => \^o\(0),
      I3 => \apl2_3_reg_3416_reg[15]\(0),
      O => \apl2_3_reg_3416[7]_i_12_n_40\
    );
\apl2_3_reg_3416[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6665"
    )
        port map (
      I0 => \apl2_3_reg_3416_reg[15]\(7),
      I1 => \^o\(0),
      I2 => \apl2_3_reg_3416_reg[15]\(6),
      I3 => \apl2_3_reg_3416_reg[15]_1\,
      O => \apl2_3_reg_3416[7]_i_2_n_40\
    );
\apl2_3_reg_3416[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_3_reg_3416[7]_i_2_n_40\,
      I1 => sext_ln580_3_fu_2649_p1(7),
      O => \apl2_3_reg_3416[7]_i_5_n_40\
    );
\apl2_3_reg_3416[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(6),
      I1 => \apl2_3_reg_3416_reg[15]_1\,
      I2 => \^o\(0),
      I3 => \apl2_3_reg_3416_reg[15]\(6),
      O => \apl2_3_reg_3416[7]_i_6_n_40\
    );
\apl2_3_reg_3416[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(5),
      I1 => \apl2_3_reg_3416_reg[7]_2\,
      I2 => \^o\(0),
      I3 => \apl2_3_reg_3416_reg[15]\(5),
      O => \apl2_3_reg_3416[7]_i_7_n_40\
    );
\apl2_3_reg_3416[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(4),
      I1 => \apl2_3_reg_3416_reg[7]_1\,
      I2 => \^o\(0),
      I3 => \apl2_3_reg_3416_reg[15]\(4),
      O => \apl2_3_reg_3416[7]_i_8_n_40\
    );
\apl2_3_reg_3416[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA9AAAA5556"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(3),
      I1 => \apl2_3_reg_3416_reg[15]\(1),
      I2 => \apl2_3_reg_3416_reg[7]_0\,
      I3 => \apl2_3_reg_3416_reg[15]\(2),
      I4 => \^o\(0),
      I5 => \apl2_3_reg_3416_reg[15]\(3),
      O => \apl2_3_reg_3416[7]_i_9_n_40\
    );
\apl2_3_reg_3416_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_3416_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_3416_reg[15]_i_1_n_40\,
      CO(6) => \apl2_3_reg_3416_reg[15]_i_1_n_41\,
      CO(5) => \apl2_3_reg_3416_reg[15]_i_1_n_42\,
      CO(4) => \apl2_3_reg_3416_reg[15]_i_1_n_43\,
      CO(3) => \apl2_3_reg_3416_reg[15]_i_1_n_44\,
      CO(2) => \apl2_3_reg_3416_reg[15]_i_1_n_45\,
      CO(1) => \apl2_3_reg_3416_reg[15]_i_1_n_46\,
      CO(0) => \apl2_3_reg_3416_reg[15]_i_1_n_47\,
      DI(7 downto 5) => sext_ln580_3_fu_2649_p1(14 downto 12),
      DI(4) => \apl2_3_reg_3416[15]_i_3_n_40\,
      DI(3) => \apl2_3_reg_3416[15]_i_4_n_40\,
      DI(2) => \apl2_3_reg_3416[15]_i_5_n_40\,
      DI(1) => \apl2_3_reg_3416[15]_i_6_n_40\,
      DI(0) => \apl2_3_reg_3416[15]_i_7_n_40\,
      O(7 downto 0) => \apl2_3_reg_3416_reg[15]_i_1_0\(15 downto 8),
      S(7 downto 5) => \apl2_3_reg_3416_reg[15]_2\(3 downto 1),
      S(4) => \apl2_3_reg_3416[15]_i_11_n_40\,
      S(3) => \apl2_3_reg_3416[15]_i_12_n_40\,
      S(2) => \apl2_3_reg_3416[15]_i_13_n_40\,
      S(1) => \apl2_3_reg_3416[15]_i_14_n_40\,
      S(0) => \apl2_3_reg_3416_reg[15]_2\(0)
    );
\apl2_3_reg_3416_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_3416_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_3_reg_3416_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_3_reg_3416_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \apl2_3_reg_3416_reg[15]_i_1_0\(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_3_reg_3416_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_3416_reg[7]_i_1_n_40\,
      CO(6) => \apl2_3_reg_3416_reg[7]_i_1_n_41\,
      CO(5) => \apl2_3_reg_3416_reg[7]_i_1_n_42\,
      CO(4) => \apl2_3_reg_3416_reg[7]_i_1_n_43\,
      CO(3) => \apl2_3_reg_3416_reg[7]_i_1_n_44\,
      CO(2) => \apl2_3_reg_3416_reg[7]_i_1_n_45\,
      CO(1) => \apl2_3_reg_3416_reg[7]_i_1_n_46\,
      CO(0) => \apl2_3_reg_3416_reg[7]_i_1_n_47\,
      DI(7) => \apl2_3_reg_3416[7]_i_2_n_40\,
      DI(6 downto 0) => sext_ln580_3_fu_2649_p1(6 downto 0),
      O(7 downto 0) => \apl2_3_reg_3416_reg[15]_i_1_0\(7 downto 0),
      S(7) => \apl2_3_reg_3416[7]_i_5_n_40\,
      S(6) => \apl2_3_reg_3416[7]_i_6_n_40\,
      S(5) => \apl2_3_reg_3416[7]_i_7_n_40\,
      S(4) => \apl2_3_reg_3416[7]_i_8_n_40\,
      S(3) => \apl2_3_reg_3416[7]_i_9_n_40\,
      S(2) => \apl2_3_reg_3416[7]_i_10_n_40\,
      S(1) => \apl2_3_reg_3416[7]_i_11_n_40\,
      S(0) => \apl2_3_reg_3416[7]_i_12_n_40\
    );
\apl2_reg_3273[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAABA45405545"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_reg_3273_reg[15]\(10),
      I3 => \apl2_reg_3273[15]_i_21_n_40\,
      I4 => sext_ln580_1_fu_1771_p1(10),
      I5 => sext_ln580_1_fu_1771_p1(12),
      O => \apl2_reg_3273[15]_i_11_n_40\
    );
\apl2_reg_3273[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966699999699"
    )
        port map (
      I0 => \apl2_reg_3273[15]_i_4_n_40\,
      I1 => sext_ln580_1_fu_1771_p1(11),
      I2 => \^o\(0),
      I3 => \apl2_reg_3273_reg[15]\(10),
      I4 => \apl2_reg_3273[15]_i_21_n_40\,
      I5 => sext_ln580_1_fu_1771_p1(10),
      O => \apl2_reg_3273[15]_i_12_n_40\
    );
\apl2_reg_3273[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \apl2_reg_3273[15]_i_5_n_40\,
      I1 => sext_ln580_1_fu_1771_p1(10),
      I2 => \apl2_reg_3273[15]_i_21_n_40\,
      I3 => \apl2_reg_3273_reg[15]\(10),
      I4 => sext_ln580_1_fu_1771_p1(9),
      I5 => \apl2_reg_3273[15]_i_23_n_40\,
      O => \apl2_reg_3273[15]_i_13_n_40\
    );
\apl2_reg_3273[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44BB4B44B4BB4"
    )
        port map (
      I0 => \apl2_reg_3273[7]_i_2_n_40\,
      I1 => sext_ln580_1_fu_1771_p1(8),
      I2 => \apl2_reg_3273[15]_i_23_n_40\,
      I3 => sext_ln580_1_fu_1771_p1(9),
      I4 => \apl2_reg_3273_reg[15]_2\(0),
      I5 => sext_ln574_2_fu_1736_p1(8),
      O => \apl2_reg_3273[15]_i_14_n_40\
    );
\apl2_reg_3273[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^o\(0),
      I1 => \apl2_reg_3273_reg[15]\(8),
      I2 => \apl2_reg_3273_reg[15]\(6),
      I3 => \apl2_reg_3273_reg[15]_1\,
      I4 => \apl2_reg_3273_reg[15]\(7),
      I5 => \apl2_reg_3273_reg[15]\(9),
      O => \apl2_reg_3273[15]_i_21_n_40\
    );
\apl2_reg_3273[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => \apl2_reg_3273_reg[15]\(9),
      I1 => \apl2_reg_3273_reg[15]\(8),
      I2 => \apl2_reg_3273_reg[15]\(6),
      I3 => \apl2_reg_3273_reg[15]_1\,
      I4 => \apl2_reg_3273_reg[15]\(7),
      I5 => \^o\(0),
      O => \apl2_reg_3273[15]_i_23_n_40\
    );
\apl2_reg_3273[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => \apl2_reg_3273_reg[15]\(8),
      I1 => \^o\(0),
      I2 => \apl2_reg_3273_reg[15]\(7),
      I3 => \apl2_reg_3273_reg[15]_1\,
      I4 => \apl2_reg_3273_reg[15]\(6),
      O => sext_ln574_2_fu_1736_p1(8)
    );
\apl2_reg_3273[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAABA"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_reg_3273_reg[15]\(10),
      I3 => \apl2_reg_3273[15]_i_21_n_40\,
      I4 => sext_ln580_1_fu_1771_p1(10),
      O => \apl2_reg_3273[15]_i_3_n_40\
    );
\apl2_reg_3273[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8233832328CC2"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(9),
      I1 => \apl2_reg_3273_reg[15]\(10),
      I2 => \apl2_reg_3273_reg[15]\(9),
      I3 => \apl2_reg_3273_reg[15]_0\,
      I4 => \^o\(0),
      I5 => sext_ln580_1_fu_1771_p1(10),
      O => \apl2_reg_3273[15]_i_4_n_40\
    );
\apl2_reg_3273[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \apl2_reg_3273[7]_i_2_n_40\,
      I1 => sext_ln580_1_fu_1771_p1(8),
      I2 => \apl2_reg_3273[15]_i_23_n_40\,
      I3 => sext_ln580_1_fu_1771_p1(9),
      O => \apl2_reg_3273[15]_i_5_n_40\
    );
\apl2_reg_3273[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \apl2_reg_3273[7]_i_2_n_40\,
      I1 => sext_ln580_1_fu_1771_p1(8),
      I2 => \apl2_reg_3273[15]_i_23_n_40\,
      I3 => sext_ln580_1_fu_1771_p1(9),
      O => \apl2_reg_3273[15]_i_6_n_40\
    );
\apl2_reg_3273[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF01FF0100FE"
    )
        port map (
      I0 => \apl2_reg_3273_reg[15]\(6),
      I1 => \apl2_reg_3273_reg[15]_1\,
      I2 => \apl2_reg_3273_reg[15]\(7),
      I3 => \^o\(0),
      I4 => \apl2_reg_3273_reg[15]\(8),
      I5 => \apl2_reg_3273_reg[15]_2\(0),
      O => \apl2_reg_3273[15]_i_7_n_40\
    );
\apl2_reg_3273[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AA56"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(2),
      I1 => \apl2_reg_3273_reg[7]_0\,
      I2 => \apl2_reg_3273_reg[15]\(1),
      I3 => \^o\(0),
      I4 => \apl2_reg_3273_reg[15]\(2),
      O => \apl2_reg_3273[7]_i_10_n_40\
    );
\apl2_reg_3273[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(1),
      I1 => \apl2_reg_3273_reg[7]_0\,
      I2 => \^o\(0),
      I3 => \apl2_reg_3273_reg[15]\(1),
      O => \apl2_reg_3273[7]_i_11_n_40\
    );
\apl2_reg_3273[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(0),
      I1 => \apl2_reg_3273_reg[7]\,
      I2 => \^o\(0),
      I3 => \apl2_reg_3273_reg[15]\(0),
      O => \apl2_reg_3273[7]_i_12_n_40\
    );
\apl2_reg_3273[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6665"
    )
        port map (
      I0 => \apl2_reg_3273_reg[15]\(7),
      I1 => \^o\(0),
      I2 => \apl2_reg_3273_reg[15]\(6),
      I3 => \apl2_reg_3273_reg[15]_1\,
      O => \apl2_reg_3273[7]_i_2_n_40\
    );
\apl2_reg_3273[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_reg_3273[7]_i_2_n_40\,
      I1 => sext_ln580_1_fu_1771_p1(7),
      O => \apl2_reg_3273[7]_i_5_n_40\
    );
\apl2_reg_3273[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(6),
      I1 => \apl2_reg_3273_reg[15]_1\,
      I2 => \^o\(0),
      I3 => \apl2_reg_3273_reg[15]\(6),
      O => \apl2_reg_3273[7]_i_6_n_40\
    );
\apl2_reg_3273[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(5),
      I1 => \apl2_reg_3273_reg[7]_2\,
      I2 => \^o\(0),
      I3 => \apl2_reg_3273_reg[15]\(5),
      O => \apl2_reg_3273[7]_i_7_n_40\
    );
\apl2_reg_3273[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(4),
      I1 => \apl2_reg_3273_reg[7]_1\,
      I2 => \^o\(0),
      I3 => \apl2_reg_3273_reg[15]\(4),
      O => \apl2_reg_3273[7]_i_8_n_40\
    );
\apl2_reg_3273[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA9AAAA5556"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(3),
      I1 => \apl2_reg_3273_reg[15]\(1),
      I2 => \apl2_reg_3273_reg[7]_0\,
      I3 => \apl2_reg_3273_reg[15]\(2),
      I4 => \^o\(0),
      I5 => \apl2_reg_3273_reg[15]\(3),
      O => \apl2_reg_3273[7]_i_9_n_40\
    );
\apl2_reg_3273_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_3273_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_3273_reg[15]_i_1_n_40\,
      CO(6) => \apl2_reg_3273_reg[15]_i_1_n_41\,
      CO(5) => \apl2_reg_3273_reg[15]_i_1_n_42\,
      CO(4) => \apl2_reg_3273_reg[15]_i_1_n_43\,
      CO(3) => \apl2_reg_3273_reg[15]_i_1_n_44\,
      CO(2) => \apl2_reg_3273_reg[15]_i_1_n_45\,
      CO(1) => \apl2_reg_3273_reg[15]_i_1_n_46\,
      CO(0) => \apl2_reg_3273_reg[15]_i_1_n_47\,
      DI(7 downto 5) => sext_ln580_1_fu_1771_p1(14 downto 12),
      DI(4) => \apl2_reg_3273[15]_i_3_n_40\,
      DI(3) => \apl2_reg_3273[15]_i_4_n_40\,
      DI(2) => \apl2_reg_3273[15]_i_5_n_40\,
      DI(1) => \apl2_reg_3273[15]_i_6_n_40\,
      DI(0) => \apl2_reg_3273[15]_i_7_n_40\,
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 5) => S(3 downto 1),
      S(4) => \apl2_reg_3273[15]_i_11_n_40\,
      S(3) => \apl2_reg_3273[15]_i_12_n_40\,
      S(2) => \apl2_reg_3273[15]_i_13_n_40\,
      S(1) => \apl2_reg_3273[15]_i_14_n_40\,
      S(0) => S(0)
    );
\apl2_reg_3273_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_3273_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_reg_3273_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_reg_3273_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_reg_3273_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_reg_3273_reg[7]_i_1_n_40\,
      CO(6) => \apl2_reg_3273_reg[7]_i_1_n_41\,
      CO(5) => \apl2_reg_3273_reg[7]_i_1_n_42\,
      CO(4) => \apl2_reg_3273_reg[7]_i_1_n_43\,
      CO(3) => \apl2_reg_3273_reg[7]_i_1_n_44\,
      CO(2) => \apl2_reg_3273_reg[7]_i_1_n_45\,
      CO(1) => \apl2_reg_3273_reg[7]_i_1_n_46\,
      CO(0) => \apl2_reg_3273_reg[7]_i_1_n_47\,
      DI(7) => \apl2_reg_3273[7]_i_2_n_40\,
      DI(6 downto 0) => sext_ln580_1_fu_1771_p1(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \apl2_reg_3273[7]_i_5_n_40\,
      S(6) => \apl2_reg_3273[7]_i_6_n_40\,
      S(5) => \apl2_reg_3273[7]_i_7_n_40\,
      S(4) => \apl2_reg_3273[7]_i_8_n_40\,
      S(3) => \apl2_reg_3273[7]_i_9_n_40\,
      S(2) => \apl2_reg_3273[7]_i_10_n_40\,
      S(1) => \apl2_reg_3273[7]_i_11_n_40\,
      S(0) => \apl2_reg_3273[7]_i_12_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_fu_722_p1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_722_p0(31),
      B(16) => grp_fu_722_p0(31),
      B(15) => grp_fu_722_p0(31),
      B(14 downto 0) => grp_fu_722_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_722_p0(31),
      A(28) => grp_fu_722_p0(31),
      A(27) => grp_fu_722_p0(31),
      A(26) => grp_fu_722_p0(31),
      A(25) => grp_fu_722_p0(31),
      A(24) => grp_fu_722_p0(31),
      A(23) => grp_fu_722_p0(31),
      A(22) => grp_fu_722_p0(31),
      A(21) => grp_fu_722_p0(31),
      A(20) => grp_fu_722_p0(31),
      A(19) => grp_fu_722_p0(31),
      A(18) => grp_fu_722_p0(31),
      A(17) => grp_fu_722_p0(31),
      A(16) => grp_fu_722_p0(31),
      A(15) => grp_fu_722_p0(31),
      A(14 downto 0) => grp_fu_722_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^grp_fu_722_p1\(31),
      B(16) => \^grp_fu_722_p1\(31),
      B(15) => \^grp_fu_722_p1\(31),
      B(14 downto 0) => \^grp_fu_722_p1\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28) => \tmp_product__0_n_117\,
      P(27) => \tmp_product__0_n_118\,
      P(26) => \tmp_product__0_n_119\,
      P(25) => \tmp_product__0_n_120\,
      P(24) => \tmp_product__0_n_121\,
      P(23) => \tmp_product__0_n_122\,
      P(22) => \tmp_product__0_n_123\,
      P(21) => \tmp_product__0_n_124\,
      P(20) => \tmp_product__0_n_125\,
      P(19) => \tmp_product__0_n_126\,
      P(18) => \tmp_product__0_n_127\,
      P(17) => \tmp_product__0_n_128\,
      P(16) => \tmp_product__0_n_129\,
      P(15) => \tmp_product__0_n_130\,
      P(14) => \tmp_product__0_n_131\,
      P(13) => \tmp_product__0_n_132\,
      P(12) => \tmp_product__0_n_133\,
      P(11) => \tmp_product__0_n_134\,
      P(10) => \tmp_product__0_n_135\,
      P(9) => \tmp_product__0_n_136\,
      P(8) => \tmp_product__0_n_137\,
      P(7) => \tmp_product__0_n_138\,
      P(6) => \tmp_product__0_n_139\,
      P(5) => \tmp_product__0_n_140\,
      P(4) => \tmp_product__0_n_141\,
      P(3) => \tmp_product__0_n_142\,
      P(2) => \tmp_product__0_n_143\,
      P(1) => \tmp_product__0_n_144\,
      P(0) => \tmp_product__0_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(22),
      O => \^grp_fu_722_p1\(22)
    );
\tmp_product__0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(21),
      O => \^grp_fu_722_p1\(21)
    );
\tmp_product__0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(20),
      O => \^grp_fu_722_p1\(20)
    );
\tmp_product__0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(19),
      O => \^grp_fu_722_p1\(19)
    );
\tmp_product__0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(18),
      O => \^grp_fu_722_p1\(18)
    );
\tmp_product__0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(17),
      O => \^grp_fu_722_p1\(17)
    );
\tmp_product__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(31),
      O => \^grp_fu_722_p1\(31)
    );
\tmp_product__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(30),
      O => \^grp_fu_722_p1\(30)
    );
\tmp_product__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(29),
      O => \^grp_fu_722_p1\(29)
    );
\tmp_product__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(28),
      O => \^grp_fu_722_p1\(28)
    );
\tmp_product__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(27),
      O => \^grp_fu_722_p1\(27)
    );
\tmp_product__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(26),
      O => \^grp_fu_722_p1\(26)
    );
\tmp_product__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(25),
      O => \^grp_fu_722_p1\(25)
    );
\tmp_product__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(24),
      O => \^grp_fu_722_p1\(24)
    );
\tmp_product__0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(23),
      O => \^grp_fu_722_p1\(23)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_722_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_64\,
      ACOUT(28) => \tmp_product__1_n_65\,
      ACOUT(27) => \tmp_product__1_n_66\,
      ACOUT(26) => \tmp_product__1_n_67\,
      ACOUT(25) => \tmp_product__1_n_68\,
      ACOUT(24) => \tmp_product__1_n_69\,
      ACOUT(23) => \tmp_product__1_n_70\,
      ACOUT(22) => \tmp_product__1_n_71\,
      ACOUT(21) => \tmp_product__1_n_72\,
      ACOUT(20) => \tmp_product__1_n_73\,
      ACOUT(19) => \tmp_product__1_n_74\,
      ACOUT(18) => \tmp_product__1_n_75\,
      ACOUT(17) => \tmp_product__1_n_76\,
      ACOUT(16) => \tmp_product__1_n_77\,
      ACOUT(15) => \tmp_product__1_n_78\,
      ACOUT(14) => \tmp_product__1_n_79\,
      ACOUT(13) => \tmp_product__1_n_80\,
      ACOUT(12) => \tmp_product__1_n_81\,
      ACOUT(11) => \tmp_product__1_n_82\,
      ACOUT(10) => \tmp_product__1_n_83\,
      ACOUT(9) => \tmp_product__1_n_84\,
      ACOUT(8) => \tmp_product__1_n_85\,
      ACOUT(7) => \tmp_product__1_n_86\,
      ACOUT(6) => \tmp_product__1_n_87\,
      ACOUT(5) => \tmp_product__1_n_88\,
      ACOUT(4) => \tmp_product__1_n_89\,
      ACOUT(3) => \tmp_product__1_n_90\,
      ACOUT(2) => \tmp_product__1_n_91\,
      ACOUT(1) => \tmp_product__1_n_92\,
      ACOUT(0) => \tmp_product__1_n_93\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^grp_fu_722_p1\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_98\,
      P(46) => \tmp_product__1_n_99\,
      P(45) => \tmp_product__1_n_100\,
      P(44) => \tmp_product__1_n_101\,
      P(43) => \tmp_product__1_n_102\,
      P(42) => \tmp_product__1_n_103\,
      P(41) => \tmp_product__1_n_104\,
      P(40) => \tmp_product__1_n_105\,
      P(39) => \tmp_product__1_n_106\,
      P(38) => \tmp_product__1_n_107\,
      P(37) => \tmp_product__1_n_108\,
      P(36) => \tmp_product__1_n_109\,
      P(35) => \tmp_product__1_n_110\,
      P(34) => \tmp_product__1_n_111\,
      P(33) => \tmp_product__1_n_112\,
      P(32) => \tmp_product__1_n_113\,
      P(31) => \tmp_product__1_n_114\,
      P(30) => \tmp_product__1_n_115\,
      P(29) => \tmp_product__1_n_116\,
      P(28) => \tmp_product__1_n_117\,
      P(27) => \tmp_product__1_n_118\,
      P(26) => \tmp_product__1_n_119\,
      P(25) => \tmp_product__1_n_120\,
      P(24) => \tmp_product__1_n_121\,
      P(23) => \tmp_product__1_n_122\,
      P(22) => \tmp_product__1_n_123\,
      P(21) => \tmp_product__1_n_124\,
      P(20) => \tmp_product__1_n_125\,
      P(19) => \tmp_product__1_n_126\,
      P(18) => \tmp_product__1_n_127\,
      P(17) => \tmp_product__1_n_128\,
      P(16) => \tmp_product__1_n_129\,
      P(15) => \tmp_product__1_n_130\,
      P(14) => \tmp_product__1_n_131\,
      P(13) => \tmp_product__1_n_132\,
      P(12) => \tmp_product__1_n_133\,
      P(11) => \tmp_product__1_n_134\,
      P(10) => \tmp_product__1_n_135\,
      P(9) => \tmp_product__1_n_136\,
      P(8) => \tmp_product__1_n_137\,
      P(7) => \tmp_product__1_n_138\,
      P(6) => \tmp_product__1_n_139\,
      P(5) => \tmp_product__1_n_140\,
      P(4) => \tmp_product__1_n_141\,
      P(3) => \tmp_product__1_n_142\,
      P(2) => \tmp_product__1_n_143\,
      P(1) => \tmp_product__1_n_144\,
      P(0) => \tmp_product__1_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_146\,
      PCOUT(46) => \tmp_product__1_n_147\,
      PCOUT(45) => \tmp_product__1_n_148\,
      PCOUT(44) => \tmp_product__1_n_149\,
      PCOUT(43) => \tmp_product__1_n_150\,
      PCOUT(42) => \tmp_product__1_n_151\,
      PCOUT(41) => \tmp_product__1_n_152\,
      PCOUT(40) => \tmp_product__1_n_153\,
      PCOUT(39) => \tmp_product__1_n_154\,
      PCOUT(38) => \tmp_product__1_n_155\,
      PCOUT(37) => \tmp_product__1_n_156\,
      PCOUT(36) => \tmp_product__1_n_157\,
      PCOUT(35) => \tmp_product__1_n_158\,
      PCOUT(34) => \tmp_product__1_n_159\,
      PCOUT(33) => \tmp_product__1_n_160\,
      PCOUT(32) => \tmp_product__1_n_161\,
      PCOUT(31) => \tmp_product__1_n_162\,
      PCOUT(30) => \tmp_product__1_n_163\,
      PCOUT(29) => \tmp_product__1_n_164\,
      PCOUT(28) => \tmp_product__1_n_165\,
      PCOUT(27) => \tmp_product__1_n_166\,
      PCOUT(26) => \tmp_product__1_n_167\,
      PCOUT(25) => \tmp_product__1_n_168\,
      PCOUT(24) => \tmp_product__1_n_169\,
      PCOUT(23) => \tmp_product__1_n_170\,
      PCOUT(22) => \tmp_product__1_n_171\,
      PCOUT(21) => \tmp_product__1_n_172\,
      PCOUT(20) => \tmp_product__1_n_173\,
      PCOUT(19) => \tmp_product__1_n_174\,
      PCOUT(18) => \tmp_product__1_n_175\,
      PCOUT(17) => \tmp_product__1_n_176\,
      PCOUT(16) => \tmp_product__1_n_177\,
      PCOUT(15) => \tmp_product__1_n_178\,
      PCOUT(14) => \tmp_product__1_n_179\,
      PCOUT(13) => \tmp_product__1_n_180\,
      PCOUT(12) => \tmp_product__1_n_181\,
      PCOUT(11) => \tmp_product__1_n_182\,
      PCOUT(10) => \tmp_product__1_n_183\,
      PCOUT(9) => \tmp_product__1_n_184\,
      PCOUT(8) => \tmp_product__1_n_185\,
      PCOUT(7) => \tmp_product__1_n_186\,
      PCOUT(6) => \tmp_product__1_n_187\,
      PCOUT(5) => \tmp_product__1_n_188\,
      PCOUT(4) => \tmp_product__1_n_189\,
      PCOUT(3) => \tmp_product__1_n_190\,
      PCOUT(2) => \tmp_product__1_n_191\,
      PCOUT(1) => \tmp_product__1_n_192\,
      PCOUT(0) => \tmp_product__1_n_193\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(7),
      O => grp_fu_722_p0(7)
    );
\tmp_product__1_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(6),
      O => grp_fu_722_p0(6)
    );
\tmp_product__1_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(5),
      O => grp_fu_722_p0(5)
    );
\tmp_product__1_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(4),
      O => grp_fu_722_p0(4)
    );
\tmp_product__1_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(3),
      O => grp_fu_722_p0(3)
    );
\tmp_product__1_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(2),
      O => grp_fu_722_p0(2)
    );
\tmp_product__1_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(1),
      O => grp_fu_722_p0(1)
    );
\tmp_product__1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(0),
      O => grp_fu_722_p0(0)
    );
\tmp_product__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(16),
      O => grp_fu_722_p0(16)
    );
\tmp_product__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(15),
      O => grp_fu_722_p0(15)
    );
\tmp_product__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(14),
      O => grp_fu_722_p0(14)
    );
\tmp_product__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(13),
      O => grp_fu_722_p0(13)
    );
\tmp_product__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(12),
      O => grp_fu_722_p0(12)
    );
\tmp_product__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(11),
      O => grp_fu_722_p0(11)
    );
\tmp_product__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(10),
      O => grp_fu_722_p0(10)
    );
\tmp_product__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(9),
      O => grp_fu_722_p0(9)
    );
\tmp_product__1_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(8),
      O => grp_fu_722_p0(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_64\,
      ACIN(28) => \tmp_product__1_n_65\,
      ACIN(27) => \tmp_product__1_n_66\,
      ACIN(26) => \tmp_product__1_n_67\,
      ACIN(25) => \tmp_product__1_n_68\,
      ACIN(24) => \tmp_product__1_n_69\,
      ACIN(23) => \tmp_product__1_n_70\,
      ACIN(22) => \tmp_product__1_n_71\,
      ACIN(21) => \tmp_product__1_n_72\,
      ACIN(20) => \tmp_product__1_n_73\,
      ACIN(19) => \tmp_product__1_n_74\,
      ACIN(18) => \tmp_product__1_n_75\,
      ACIN(17) => \tmp_product__1_n_76\,
      ACIN(16) => \tmp_product__1_n_77\,
      ACIN(15) => \tmp_product__1_n_78\,
      ACIN(14) => \tmp_product__1_n_79\,
      ACIN(13) => \tmp_product__1_n_80\,
      ACIN(12) => \tmp_product__1_n_81\,
      ACIN(11) => \tmp_product__1_n_82\,
      ACIN(10) => \tmp_product__1_n_83\,
      ACIN(9) => \tmp_product__1_n_84\,
      ACIN(8) => \tmp_product__1_n_85\,
      ACIN(7) => \tmp_product__1_n_86\,
      ACIN(6) => \tmp_product__1_n_87\,
      ACIN(5) => \tmp_product__1_n_88\,
      ACIN(4) => \tmp_product__1_n_89\,
      ACIN(3) => \tmp_product__1_n_90\,
      ACIN(2) => \tmp_product__1_n_91\,
      ACIN(1) => \tmp_product__1_n_92\,
      ACIN(0) => \tmp_product__1_n_93\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^grp_fu_722_p1\(31),
      B(16) => \^grp_fu_722_p1\(31),
      B(15) => \^grp_fu_722_p1\(31),
      B(14 downto 0) => \^grp_fu_722_p1\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_98\,
      P(46) => \tmp_product__2_n_99\,
      P(45) => \tmp_product__2_n_100\,
      P(44) => \tmp_product__2_n_101\,
      P(43) => \tmp_product__2_n_102\,
      P(42) => \tmp_product__2_n_103\,
      P(41) => \tmp_product__2_n_104\,
      P(40) => \tmp_product__2_n_105\,
      P(39) => \tmp_product__2_n_106\,
      P(38) => \tmp_product__2_n_107\,
      P(37) => \tmp_product__2_n_108\,
      P(36) => \tmp_product__2_n_109\,
      P(35) => \tmp_product__2_n_110\,
      P(34) => \tmp_product__2_n_111\,
      P(33) => \tmp_product__2_n_112\,
      P(32) => \tmp_product__2_n_113\,
      P(31) => \tmp_product__2_n_114\,
      P(30) => \tmp_product__2_n_115\,
      P(29) => \tmp_product__2_n_116\,
      P(28) => \tmp_product__2_n_117\,
      P(27) => \tmp_product__2_n_118\,
      P(26) => \tmp_product__2_n_119\,
      P(25) => \tmp_product__2_n_120\,
      P(24) => \tmp_product__2_n_121\,
      P(23) => \tmp_product__2_n_122\,
      P(22) => \tmp_product__2_n_123\,
      P(21) => \tmp_product__2_n_124\,
      P(20) => \tmp_product__2_n_125\,
      P(19) => \tmp_product__2_n_126\,
      P(18) => \tmp_product__2_n_127\,
      P(17) => \tmp_product__2_n_128\,
      P(16) => \tmp_product__2_n_129\,
      P(15) => \tmp_product__2_n_130\,
      P(14) => \tmp_product__2_n_131\,
      P(13) => \tmp_product__2_n_132\,
      P(12) => \tmp_product__2_n_133\,
      P(11) => \tmp_product__2_n_134\,
      P(10) => \tmp_product__2_n_135\,
      P(9) => \tmp_product__2_n_136\,
      P(8) => \tmp_product__2_n_137\,
      P(7) => \tmp_product__2_n_138\,
      P(6) => \tmp_product__2_n_139\,
      P(5) => \tmp_product__2_n_140\,
      P(4) => \tmp_product__2_n_141\,
      P(3) => \tmp_product__2_n_142\,
      P(2) => \tmp_product__2_n_143\,
      P(1) => \tmp_product__2_n_144\,
      P(0) => \tmp_product__2_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_146\,
      PCIN(46) => \tmp_product__1_n_147\,
      PCIN(45) => \tmp_product__1_n_148\,
      PCIN(44) => \tmp_product__1_n_149\,
      PCIN(43) => \tmp_product__1_n_150\,
      PCIN(42) => \tmp_product__1_n_151\,
      PCIN(41) => \tmp_product__1_n_152\,
      PCIN(40) => \tmp_product__1_n_153\,
      PCIN(39) => \tmp_product__1_n_154\,
      PCIN(38) => \tmp_product__1_n_155\,
      PCIN(37) => \tmp_product__1_n_156\,
      PCIN(36) => \tmp_product__1_n_157\,
      PCIN(35) => \tmp_product__1_n_158\,
      PCIN(34) => \tmp_product__1_n_159\,
      PCIN(33) => \tmp_product__1_n_160\,
      PCIN(32) => \tmp_product__1_n_161\,
      PCIN(31) => \tmp_product__1_n_162\,
      PCIN(30) => \tmp_product__1_n_163\,
      PCIN(29) => \tmp_product__1_n_164\,
      PCIN(28) => \tmp_product__1_n_165\,
      PCIN(27) => \tmp_product__1_n_166\,
      PCIN(26) => \tmp_product__1_n_167\,
      PCIN(25) => \tmp_product__1_n_168\,
      PCIN(24) => \tmp_product__1_n_169\,
      PCIN(23) => \tmp_product__1_n_170\,
      PCIN(22) => \tmp_product__1_n_171\,
      PCIN(21) => \tmp_product__1_n_172\,
      PCIN(20) => \tmp_product__1_n_173\,
      PCIN(19) => \tmp_product__1_n_174\,
      PCIN(18) => \tmp_product__1_n_175\,
      PCIN(17) => \tmp_product__1_n_176\,
      PCIN(16) => \tmp_product__1_n_177\,
      PCIN(15) => \tmp_product__1_n_178\,
      PCIN(14) => \tmp_product__1_n_179\,
      PCIN(13) => \tmp_product__1_n_180\,
      PCIN(12) => \tmp_product__1_n_181\,
      PCIN(11) => \tmp_product__1_n_182\,
      PCIN(10) => \tmp_product__1_n_183\,
      PCIN(9) => \tmp_product__1_n_184\,
      PCIN(8) => \tmp_product__1_n_185\,
      PCIN(7) => \tmp_product__1_n_186\,
      PCIN(6) => \tmp_product__1_n_187\,
      PCIN(5) => \tmp_product__1_n_188\,
      PCIN(4) => \tmp_product__1_n_189\,
      PCIN(3) => \tmp_product__1_n_190\,
      PCIN(2) => \tmp_product__1_n_191\,
      PCIN(1) => \tmp_product__1_n_192\,
      PCIN(0) => \tmp_product__1_n_193\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_40,
      CO(6) => tmp_product_carry_n_41,
      CO(5) => tmp_product_carry_n_42,
      CO(4) => tmp_product_carry_n_43,
      CO(3) => tmp_product_carry_n_44,
      CO(2) => tmp_product_carry_n_45,
      CO(1) => tmp_product_carry_n_46,
      CO(0) => tmp_product_carry_n_47,
      DI(7) => \tmp_product__2_n_139\,
      DI(6) => \tmp_product__2_n_140\,
      DI(5) => \tmp_product__2_n_141\,
      DI(4) => \tmp_product__2_n_142\,
      DI(3) => \tmp_product__2_n_143\,
      DI(2) => \tmp_product__2_n_144\,
      DI(1) => \tmp_product__2_n_145\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__1_n_40\,
      S(6) => \tmp_product_carry_i_2__1_n_40\,
      S(5) => \tmp_product_carry_i_3__1_n_40\,
      S(4) => \tmp_product_carry_i_4__1_n_40\,
      S(3) => \tmp_product_carry_i_5__1_n_40\,
      S(2) => \tmp_product_carry_i_6__1_n_40\,
      S(1) => \tmp_product_carry_i_7__0_n_40\,
      S(0) => \tmp_product__1_n_129\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_40,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_40\,
      CO(6) => \tmp_product_carry__0_n_41\,
      CO(5) => \tmp_product_carry__0_n_42\,
      CO(4) => \tmp_product_carry__0_n_43\,
      CO(3) => \tmp_product_carry__0_n_44\,
      CO(2) => \tmp_product_carry__0_n_45\,
      CO(1) => \tmp_product_carry__0_n_46\,
      CO(0) => \tmp_product_carry__0_n_47\,
      DI(7) => \tmp_product__2_n_131\,
      DI(6) => \tmp_product__2_n_132\,
      DI(5) => \tmp_product__2_n_133\,
      DI(4) => \tmp_product__2_n_134\,
      DI(3) => \tmp_product__2_n_135\,
      DI(2) => \tmp_product__2_n_136\,
      DI(1) => \tmp_product__2_n_137\,
      DI(0) => \tmp_product__2_n_138\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__0_n_40\,
      S(6) => \tmp_product_carry__0_i_2__0_n_40\,
      S(5) => \tmp_product_carry__0_i_3__0_n_40\,
      S(4) => \tmp_product_carry__0_i_4__0_n_40\,
      S(3) => \tmp_product_carry__0_i_5__0_n_40\,
      S(2) => \tmp_product_carry__0_i_6__0_n_40\,
      S(1) => \tmp_product_carry__0_i_7__0_n_40\,
      S(0) => \tmp_product_carry__0_i_8__0_n_40\
    );
\tmp_product_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_131\,
      I1 => tmp_product_n_131,
      O => \tmp_product_carry__0_i_1__0_n_40\
    );
\tmp_product_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_132\,
      I1 => tmp_product_n_132,
      O => \tmp_product_carry__0_i_2__0_n_40\
    );
\tmp_product_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_133\,
      I1 => tmp_product_n_133,
      O => \tmp_product_carry__0_i_3__0_n_40\
    );
\tmp_product_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_134\,
      I1 => tmp_product_n_134,
      O => \tmp_product_carry__0_i_4__0_n_40\
    );
\tmp_product_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_135\,
      I1 => tmp_product_n_135,
      O => \tmp_product_carry__0_i_5__0_n_40\
    );
\tmp_product_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_136\,
      I1 => tmp_product_n_136,
      O => \tmp_product_carry__0_i_6__0_n_40\
    );
\tmp_product_carry__0_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_137\,
      I1 => tmp_product_n_137,
      O => \tmp_product_carry__0_i_7__0_n_40\
    );
\tmp_product_carry__0_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_138\,
      I1 => tmp_product_n_138,
      O => \tmp_product_carry__0_i_8__0_n_40\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_40\,
      CO(6) => \tmp_product_carry__1_n_41\,
      CO(5) => \tmp_product_carry__1_n_42\,
      CO(4) => \tmp_product_carry__1_n_43\,
      CO(3) => \tmp_product_carry__1_n_44\,
      CO(2) => \tmp_product_carry__1_n_45\,
      CO(1) => \tmp_product_carry__1_n_46\,
      CO(0) => \tmp_product_carry__1_n_47\,
      DI(7) => \tmp_product__2_n_123\,
      DI(6) => \tmp_product__2_n_124\,
      DI(5) => \tmp_product__2_n_125\,
      DI(4) => \tmp_product__2_n_126\,
      DI(3) => \tmp_product__2_n_127\,
      DI(2) => \tmp_product__2_n_128\,
      DI(1) => \tmp_product__2_n_129\,
      DI(0) => \tmp_product__2_n_130\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__0_n_40\,
      S(6) => \tmp_product_carry__1_i_2__0_n_40\,
      S(5) => \tmp_product_carry__1_i_3__0_n_40\,
      S(4) => \tmp_product_carry__1_i_4__0_n_40\,
      S(3) => \tmp_product_carry__1_i_5__0_n_40\,
      S(2) => \tmp_product_carry__1_i_6__0_n_40\,
      S(1) => \tmp_product_carry__1_i_7__0_n_40\,
      S(0) => \tmp_product_carry__1_i_8__0_n_40\
    );
\tmp_product_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => \tmp_product__0_n_140\,
      O => \tmp_product_carry__1_i_1__0_n_40\
    );
\tmp_product_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => \tmp_product__0_n_141\,
      O => \tmp_product_carry__1_i_2__0_n_40\
    );
\tmp_product_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => \tmp_product__0_n_142\,
      O => \tmp_product_carry__1_i_3__0_n_40\
    );
\tmp_product_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_126\,
      I1 => \tmp_product__0_n_143\,
      O => \tmp_product_carry__1_i_4__0_n_40\
    );
\tmp_product_carry__1_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_127\,
      I1 => \tmp_product__0_n_144\,
      O => \tmp_product_carry__1_i_5__0_n_40\
    );
\tmp_product_carry__1_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_128\,
      I1 => \tmp_product__0_n_145\,
      O => \tmp_product_carry__1_i_6__0_n_40\
    );
\tmp_product_carry__1_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_129\,
      I1 => tmp_product_n_129,
      O => \tmp_product_carry__1_i_7__0_n_40\
    );
\tmp_product_carry__1_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_130\,
      I1 => tmp_product_n_130,
      O => \tmp_product_carry__1_i_8__0_n_40\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_40\,
      CO(6) => \tmp_product_carry__2_n_41\,
      CO(5) => \tmp_product_carry__2_n_42\,
      CO(4) => \tmp_product_carry__2_n_43\,
      CO(3) => \tmp_product_carry__2_n_44\,
      CO(2) => \tmp_product_carry__2_n_45\,
      CO(1) => \tmp_product_carry__2_n_46\,
      CO(0) => \tmp_product_carry__2_n_47\,
      DI(7) => \tmp_product__2_n_115\,
      DI(6) => \tmp_product__2_n_116\,
      DI(5) => \tmp_product__2_n_117\,
      DI(4) => \tmp_product__2_n_118\,
      DI(3) => \tmp_product__2_n_119\,
      DI(2) => \tmp_product__2_n_120\,
      DI(1) => \tmp_product__2_n_121\,
      DI(0) => \tmp_product__2_n_122\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__0_n_40\,
      S(6) => \tmp_product_carry__2_i_2__0_n_40\,
      S(5) => \tmp_product_carry__2_i_3__0_n_40\,
      S(4) => \tmp_product_carry__2_i_4__0_n_40\,
      S(3) => \tmp_product_carry__2_i_5__0_n_40\,
      S(2) => \tmp_product_carry__2_i_6__0_n_40\,
      S(1) => \tmp_product_carry__2_i_7__0_n_40\,
      S(0) => \tmp_product_carry__2_i_8__0_n_40\
    );
\tmp_product_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => \tmp_product__0_n_132\,
      O => \tmp_product_carry__2_i_1__0_n_40\
    );
\tmp_product_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => \tmp_product__0_n_133\,
      O => \tmp_product_carry__2_i_2__0_n_40\
    );
\tmp_product_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => \tmp_product__0_n_134\,
      O => \tmp_product_carry__2_i_3__0_n_40\
    );
\tmp_product_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => \tmp_product__0_n_135\,
      O => \tmp_product_carry__2_i_4__0_n_40\
    );
\tmp_product_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => \tmp_product__0_n_136\,
      O => \tmp_product_carry__2_i_5__0_n_40\
    );
\tmp_product_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => \tmp_product__0_n_137\,
      O => \tmp_product_carry__2_i_6__0_n_40\
    );
\tmp_product_carry__2_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => \tmp_product__0_n_138\,
      O => \tmp_product_carry__2_i_7__0_n_40\
    );
\tmp_product_carry__2_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => \tmp_product__0_n_139\,
      O => \tmp_product_carry__2_i_8__0_n_40\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_40\,
      CO(6) => \tmp_product_carry__3_n_41\,
      CO(5) => \tmp_product_carry__3_n_42\,
      CO(4) => \tmp_product_carry__3_n_43\,
      CO(3) => \tmp_product_carry__3_n_44\,
      CO(2) => \tmp_product_carry__3_n_45\,
      CO(1) => \tmp_product_carry__3_n_46\,
      CO(0) => \tmp_product_carry__3_n_47\,
      DI(7) => \tmp_product__2_n_107\,
      DI(6) => \tmp_product__2_n_108\,
      DI(5) => \tmp_product__2_n_109\,
      DI(4) => \tmp_product__2_n_110\,
      DI(3) => \tmp_product__2_n_111\,
      DI(2) => \tmp_product__2_n_112\,
      DI(1) => \tmp_product__2_n_113\,
      DI(0) => \tmp_product__2_n_114\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__0_n_40\,
      S(6) => \tmp_product_carry__3_i_2__0_n_40\,
      S(5) => \tmp_product_carry__3_i_3__0_n_40\,
      S(4) => \tmp_product_carry__3_i_4__0_n_40\,
      S(3) => \tmp_product_carry__3_i_5__0_n_40\,
      S(2) => \tmp_product_carry__3_i_6__0_n_40\,
      S(1) => \tmp_product_carry__3_i_7__0_n_40\,
      S(0) => \tmp_product_carry__3_i_8__0_n_40\
    );
\tmp_product_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__3_i_1__0_n_40\
    );
\tmp_product_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__3_i_2__0_n_40\
    );
\tmp_product_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => \tmp_product__0_n_126\,
      O => \tmp_product_carry__3_i_3__0_n_40\
    );
\tmp_product_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => \tmp_product__0_n_127\,
      O => \tmp_product_carry__3_i_4__0_n_40\
    );
\tmp_product_carry__3_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => \tmp_product__0_n_128\,
      O => \tmp_product_carry__3_i_5__0_n_40\
    );
\tmp_product_carry__3_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => \tmp_product__0_n_129\,
      O => \tmp_product_carry__3_i_6__0_n_40\
    );
\tmp_product_carry__3_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => \tmp_product__0_n_130\,
      O => \tmp_product_carry__3_i_7__0_n_40\
    );
\tmp_product_carry__3_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => \tmp_product__0_n_131\,
      O => \tmp_product_carry__3_i_8__0_n_40\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_41\,
      CO(5) => \tmp_product_carry__4_n_42\,
      CO(4) => \tmp_product_carry__4_n_43\,
      CO(3) => \tmp_product_carry__4_n_44\,
      CO(2) => \tmp_product_carry__4_n_45\,
      CO(1) => \tmp_product_carry__4_n_46\,
      CO(0) => \tmp_product_carry__4_n_47\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_100\,
      DI(5) => \tmp_product__2_n_101\,
      DI(4) => \tmp_product__2_n_102\,
      DI(3) => \tmp_product__2_n_103\,
      DI(2) => \tmp_product__2_n_104\,
      DI(1) => \tmp_product__2_n_105\,
      DI(0) => \tmp_product__2_n_106\,
      O(7) => \^o\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__0_n_40\,
      S(6) => \tmp_product_carry__4_i_2__0_n_40\,
      S(5) => \tmp_product_carry__4_i_3__0_n_40\,
      S(4) => \tmp_product_carry__4_i_4__0_n_40\,
      S(3) => \tmp_product_carry__4_i_5__0_n_40\,
      S(2) => \tmp_product_carry__4_i_6__0_n_40\,
      S(1) => \tmp_product_carry__4_i_7__0_n_40\,
      S(0) => \tmp_product_carry__4_i_8__0_n_40\
    );
\tmp_product_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_116\,
      I1 => \tmp_product__2_n_99\,
      O => \tmp_product_carry__4_i_1__0_n_40\
    );
\tmp_product_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__4_i_2__0_n_40\
    );
\tmp_product_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__4_i_3__0_n_40\
    );
\tmp_product_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__4_i_4__0_n_40\
    );
\tmp_product_carry__4_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__4_i_5__0_n_40\
    );
\tmp_product_carry__4_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__4_i_6__0_n_40\
    );
\tmp_product_carry__4_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__4_i_7__0_n_40\
    );
\tmp_product_carry__4_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__4_i_8__0_n_40\
    );
\tmp_product_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_139\,
      I1 => tmp_product_n_139,
      O => \tmp_product_carry_i_1__1_n_40\
    );
\tmp_product_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_140\,
      I1 => tmp_product_n_140,
      O => \tmp_product_carry_i_2__1_n_40\
    );
\tmp_product_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_141\,
      I1 => tmp_product_n_141,
      O => \tmp_product_carry_i_3__1_n_40\
    );
\tmp_product_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_142\,
      I1 => tmp_product_n_142,
      O => \tmp_product_carry_i_4__1_n_40\
    );
\tmp_product_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_143\,
      I1 => tmp_product_n_143,
      O => \tmp_product_carry_i_5__1_n_40\
    );
\tmp_product_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_144\,
      I1 => tmp_product_n_144,
      O => \tmp_product_carry_i_6__1_n_40\
    );
\tmp_product_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_145\,
      I1 => tmp_product_n_145,
      O => \tmp_product_carry_i_7__0_n_40\
    );
\tmp_product_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(22),
      O => grp_fu_722_p0(22)
    );
\tmp_product_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(21),
      O => grp_fu_722_p0(21)
    );
\tmp_product_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(20),
      O => grp_fu_722_p0(20)
    );
\tmp_product_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(19),
      O => grp_fu_722_p0(19)
    );
\tmp_product_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(18),
      O => grp_fu_722_p0(18)
    );
\tmp_product_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(17),
      O => grp_fu_722_p0(17)
    );
\tmp_product_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(16),
      O => \^grp_fu_722_p1\(16)
    );
\tmp_product_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => \^grp_fu_722_p1\(15)
    );
\tmp_product_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => \^grp_fu_722_p1\(14)
    );
\tmp_product_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => \^grp_fu_722_p1\(13)
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(31),
      O => grp_fu_722_p0(31)
    );
\tmp_product_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => \^grp_fu_722_p1\(12)
    );
\tmp_product_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => \^grp_fu_722_p1\(11)
    );
\tmp_product_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => \^grp_fu_722_p1\(10)
    );
\tmp_product_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => \^grp_fu_722_p1\(9)
    );
\tmp_product_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => \^grp_fu_722_p1\(8)
    );
\tmp_product_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => \^grp_fu_722_p1\(7)
    );
\tmp_product_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => \^grp_fu_722_p1\(6)
    );
\tmp_product_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => \^grp_fu_722_p1\(5)
    );
\tmp_product_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => \^grp_fu_722_p1\(4)
    );
\tmp_product_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => \^grp_fu_722_p1\(3)
    );
\tmp_product_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(30),
      O => grp_fu_722_p0(30)
    );
\tmp_product_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => \^grp_fu_722_p1\(2)
    );
\tmp_product_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => \^grp_fu_722_p1\(1)
    );
\tmp_product_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => \^grp_fu_722_p1\(0)
    );
\tmp_product_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(29),
      O => grp_fu_722_p0(29)
    );
\tmp_product_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(28),
      O => grp_fu_722_p0(28)
    );
\tmp_product_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(27),
      O => grp_fu_722_p0(27)
    );
\tmp_product_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(26),
      O => grp_fu_722_p0(26)
    );
\tmp_product_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(25),
      O => grp_fu_722_p0(25)
    );
\tmp_product_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(24),
      O => grp_fu_722_p0(24)
    );
\tmp_product_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(23),
      O => grp_fu_722_p0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18 is
  port (
    grp_fu_659_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dec_al1_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \apl2_8_reg_3069_reg[15]_i_1_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \dec_ah1_reg[14]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sext_ln580_4_fu_1329_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl2_reg_2926_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_reg_2926_reg[15]_0\ : in STD_LOGIC;
    \apl2_reg_2926_reg[15]_1\ : in STD_LOGIC;
    sext_ln580_6_fu_2122_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \apl2_8_reg_3069_reg[15]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl2_8_reg_3069_reg[15]_0\ : in STD_LOGIC;
    \apl2_8_reg_3069_reg[15]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln599_fu_1371_p1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl1_reg_2932_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \apl1_reg_2932_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl2_8_reg_3069_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln599_2_fu_2164_p1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl1_11_reg_3075_reg[12]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \apl1_11_reg_3075_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl2_reg_2926_reg[15]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_reg_2926_reg[7]\ : in STD_LOGIC;
    \apl2_reg_2926_reg[7]_0\ : in STD_LOGIC;
    \apl2_reg_2926_reg[7]_1\ : in STD_LOGIC;
    \apl2_reg_2926_reg[7]_2\ : in STD_LOGIC;
    \apl2_8_reg_3069_reg[7]\ : in STD_LOGIC;
    \apl2_8_reg_3069_reg[7]_0\ : in STD_LOGIC;
    \apl2_8_reg_3069_reg[7]_1\ : in STD_LOGIC;
    \apl2_8_reg_3069_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18 is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \apl1_11_reg_3075[12]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[12]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[12]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_2_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_11_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_12_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_2_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_5_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_6_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_7_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal grp_fu_659_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^grp_fu_659_p1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln574_4_fu_1294_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sext_ln574_5_fu_2087_p1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_174\ : STD_LOGIC;
  signal \tmp_product__1_n_175\ : STD_LOGIC;
  signal \tmp_product__1_n_176\ : STD_LOGIC;
  signal \tmp_product__1_n_177\ : STD_LOGIC;
  signal \tmp_product__1_n_178\ : STD_LOGIC;
  signal \tmp_product__1_n_179\ : STD_LOGIC;
  signal \tmp_product__1_n_180\ : STD_LOGIC;
  signal \tmp_product__1_n_181\ : STD_LOGIC;
  signal \tmp_product__1_n_182\ : STD_LOGIC;
  signal \tmp_product__1_n_183\ : STD_LOGIC;
  signal \tmp_product__1_n_184\ : STD_LOGIC;
  signal \tmp_product__1_n_185\ : STD_LOGIC;
  signal \tmp_product__1_n_186\ : STD_LOGIC;
  signal \tmp_product__1_n_187\ : STD_LOGIC;
  signal \tmp_product__1_n_188\ : STD_LOGIC;
  signal \tmp_product__1_n_189\ : STD_LOGIC;
  signal \tmp_product__1_n_190\ : STD_LOGIC;
  signal \tmp_product__1_n_191\ : STD_LOGIC;
  signal \tmp_product__1_n_192\ : STD_LOGIC;
  signal \tmp_product__1_n_193\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_74\ : STD_LOGIC;
  signal \tmp_product__1_n_75\ : STD_LOGIC;
  signal \tmp_product__1_n_76\ : STD_LOGIC;
  signal \tmp_product__1_n_77\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_126\ : STD_LOGIC;
  signal \tmp_product__2_n_127\ : STD_LOGIC;
  signal \tmp_product__2_n_128\ : STD_LOGIC;
  signal \tmp_product__2_n_129\ : STD_LOGIC;
  signal \tmp_product__2_n_130\ : STD_LOGIC;
  signal \tmp_product__2_n_131\ : STD_LOGIC;
  signal \tmp_product__2_n_132\ : STD_LOGIC;
  signal \tmp_product__2_n_133\ : STD_LOGIC;
  signal \tmp_product__2_n_134\ : STD_LOGIC;
  signal \tmp_product__2_n_135\ : STD_LOGIC;
  signal \tmp_product__2_n_136\ : STD_LOGIC;
  signal \tmp_product__2_n_137\ : STD_LOGIC;
  signal \tmp_product__2_n_138\ : STD_LOGIC;
  signal \tmp_product__2_n_139\ : STD_LOGIC;
  signal \tmp_product__2_n_140\ : STD_LOGIC;
  signal \tmp_product__2_n_141\ : STD_LOGIC;
  signal \tmp_product__2_n_142\ : STD_LOGIC;
  signal \tmp_product__2_n_143\ : STD_LOGIC;
  signal \tmp_product__2_n_144\ : STD_LOGIC;
  signal \tmp_product__2_n_145\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_8__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_47\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__2_n_40\ : STD_LOGIC;
  signal tmp_product_carry_n_40 : STD_LOGIC;
  signal tmp_product_carry_n_41 : STD_LOGIC;
  signal tmp_product_carry_n_42 : STD_LOGIC;
  signal tmp_product_carry_n_43 : STD_LOGIC;
  signal tmp_product_carry_n_44 : STD_LOGIC;
  signal tmp_product_carry_n_45 : STD_LOGIC;
  signal tmp_product_carry_n_46 : STD_LOGIC;
  signal tmp_product_carry_n_47 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal \NLW_apl1_11_reg_3075_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl1_11_reg_3075_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl1_reg_2932_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl1_reg_2932_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_8_reg_3069_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_8_reg_3069_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_apl2_reg_2926_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl2_reg_2926_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__0_i_10__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_product__0_i_11__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_product__0_i_12__4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \tmp_product__0_i_13__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_product__0_i_14__4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_product__0_i_15__4\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \tmp_product__0_i_1__4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_product__0_i_2__4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_product__0_i_3__4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_product__0_i_4__4\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \tmp_product__0_i_5__4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \tmp_product__0_i_6__4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \tmp_product__0_i_7__4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \tmp_product__0_i_8__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_product__0_i_9__4\ : label is "soft_lutpair83";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__2\ : label is "soft_lutpair67";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__7\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \tmp_product_i_11__7\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_product_i_12__7\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \tmp_product_i_13__7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_product_i_14__7\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \tmp_product_i_15__6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_product_i_16__4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_product_i_17__4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \tmp_product_i_18__4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmp_product_i_19__4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \tmp_product_i_1__6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_product_i_20__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_product_i_21__4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_product_i_22__4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_product_i_23__4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \tmp_product_i_24__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp_product_i_25__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \tmp_product_i_26__4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_product_i_27__4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \tmp_product_i_28__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_product_i_29__4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_product_i_2__10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_product_i_30__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_product_i_31__4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_product_i_32__4\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_product_i_3__7\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_product_i_4__7\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_product_i_5__7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_product_i_6__7\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \tmp_product_i_7__7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_product_i_8__7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \tmp_product_i_9__7\ : label is "soft_lutpair76";
begin
  O(0) <= \^o\(0);
  grp_fu_659_p1(31 downto 0) <= \^grp_fu_659_p1\(31 downto 0);
\apl1_11_reg_3075[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_11_reg_3075[12]_i_2_n_40\
    );
\apl1_11_reg_3075[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_11_reg_3075[12]_i_3_n_40\
    );
\apl1_11_reg_3075[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(3),
      I1 => \^o\(0),
      O => \apl1_11_reg_3075[12]_i_8_n_40\
    );
\apl1_11_reg_3075[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sext_ln599_2_fu_2164_p1(2),
      O => \apl1_11_reg_3075[12]_i_9_n_40\
    );
\apl1_11_reg_3075_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_11_reg_3075_reg[12]_i_1_n_40\,
      CO(6) => \apl1_11_reg_3075_reg[12]_i_1_n_41\,
      CO(5) => \apl1_11_reg_3075_reg[12]_i_1_n_42\,
      CO(4) => \apl1_11_reg_3075_reg[12]_i_1_n_43\,
      CO(3) => \apl1_11_reg_3075_reg[12]_i_1_n_44\,
      CO(2) => \apl1_11_reg_3075_reg[12]_i_1_n_45\,
      CO(1) => \apl1_11_reg_3075_reg[12]_i_1_n_46\,
      CO(0) => \apl1_11_reg_3075_reg[12]_i_1_n_47\,
      DI(7 downto 4) => sext_ln599_2_fu_2164_p1(6 downto 3),
      DI(3) => \apl1_11_reg_3075[12]_i_2_n_40\,
      DI(2) => \apl1_11_reg_3075[12]_i_3_n_40\,
      DI(1) => sext_ln599_2_fu_2164_p1(1),
      DI(0) => '0',
      O(7 downto 0) => \dec_ah1_reg[14]\(7 downto 0),
      S(7 downto 4) => \apl1_11_reg_3075_reg[12]\(4 downto 1),
      S(3) => \apl1_11_reg_3075[12]_i_8_n_40\,
      S(2) => \apl1_11_reg_3075[12]_i_9_n_40\,
      S(1) => \apl1_11_reg_3075_reg[12]\(0),
      S(0) => sext_ln599_2_fu_2164_p1(0)
    );
\apl1_11_reg_3075_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_11_reg_3075_reg[12]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_apl1_11_reg_3075_reg[17]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \apl1_11_reg_3075_reg[17]_i_1_n_44\,
      CO(2) => \apl1_11_reg_3075_reg[17]_i_1_n_45\,
      CO(1) => \apl1_11_reg_3075_reg[17]_i_1_n_46\,
      CO(0) => \apl1_11_reg_3075_reg[17]_i_1_n_47\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_2_fu_2164_p1(10 downto 7),
      O(7 downto 5) => \NLW_apl1_11_reg_3075_reg[17]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \dec_ah1_reg[14]\(12 downto 8),
      S(7 downto 4) => B"0001",
      S(3 downto 0) => \apl1_11_reg_3075_reg[17]\(3 downto 0)
    );
\apl1_reg_2932[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_reg_2932[12]_i_2_n_40\
    );
\apl1_reg_2932[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o\(0),
      O => \apl1_reg_2932[12]_i_3_n_40\
    );
\apl1_reg_2932[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(3),
      I1 => \^o\(0),
      O => \apl1_reg_2932[12]_i_8_n_40\
    );
\apl1_reg_2932[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^o\(0),
      I1 => sext_ln599_fu_1371_p1(2),
      O => \apl1_reg_2932[12]_i_9_n_40\
    );
\apl1_reg_2932_reg[12]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl1_reg_2932_reg[12]_i_1_n_40\,
      CO(6) => \apl1_reg_2932_reg[12]_i_1_n_41\,
      CO(5) => \apl1_reg_2932_reg[12]_i_1_n_42\,
      CO(4) => \apl1_reg_2932_reg[12]_i_1_n_43\,
      CO(3) => \apl1_reg_2932_reg[12]_i_1_n_44\,
      CO(2) => \apl1_reg_2932_reg[12]_i_1_n_45\,
      CO(1) => \apl1_reg_2932_reg[12]_i_1_n_46\,
      CO(0) => \apl1_reg_2932_reg[12]_i_1_n_47\,
      DI(7 downto 4) => sext_ln599_fu_1371_p1(6 downto 3),
      DI(3) => \apl1_reg_2932[12]_i_2_n_40\,
      DI(2) => \apl1_reg_2932[12]_i_3_n_40\,
      DI(1) => sext_ln599_fu_1371_p1(1),
      DI(0) => '0',
      O(7 downto 0) => \dec_al1_reg[14]\(7 downto 0),
      S(7 downto 4) => \apl1_reg_2932_reg[12]\(4 downto 1),
      S(3) => \apl1_reg_2932[12]_i_8_n_40\,
      S(2) => \apl1_reg_2932[12]_i_9_n_40\,
      S(1) => \apl1_reg_2932_reg[12]\(0),
      S(0) => sext_ln599_fu_1371_p1(0)
    );
\apl1_reg_2932_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_2932_reg[12]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_apl1_reg_2932_reg[17]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \apl1_reg_2932_reg[17]_i_1_n_44\,
      CO(2) => \apl1_reg_2932_reg[17]_i_1_n_45\,
      CO(1) => \apl1_reg_2932_reg[17]_i_1_n_46\,
      CO(0) => \apl1_reg_2932_reg[17]_i_1_n_47\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => sext_ln599_fu_1371_p1(10 downto 7),
      O(7 downto 5) => \NLW_apl1_reg_2932_reg[17]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => \dec_al1_reg[14]\(12 downto 8),
      S(7 downto 4) => B"0001",
      S(3 downto 0) => \apl1_reg_2932_reg[17]\(3 downto 0)
    );
\apl2_8_reg_3069[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAABA45405545"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_8_reg_3069_reg[15]\(10),
      I3 => \apl2_8_reg_3069[15]_i_21_n_40\,
      I4 => sext_ln580_6_fu_2122_p1(10),
      I5 => sext_ln580_6_fu_2122_p1(12),
      O => \apl2_8_reg_3069[15]_i_11_n_40\
    );
\apl2_8_reg_3069[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966699999699"
    )
        port map (
      I0 => \apl2_8_reg_3069[15]_i_4_n_40\,
      I1 => sext_ln580_6_fu_2122_p1(11),
      I2 => \^o\(0),
      I3 => \apl2_8_reg_3069_reg[15]\(10),
      I4 => \apl2_8_reg_3069[15]_i_21_n_40\,
      I5 => sext_ln580_6_fu_2122_p1(10),
      O => \apl2_8_reg_3069[15]_i_12_n_40\
    );
\apl2_8_reg_3069[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \apl2_8_reg_3069[15]_i_5_n_40\,
      I1 => sext_ln580_6_fu_2122_p1(10),
      I2 => \apl2_8_reg_3069[15]_i_21_n_40\,
      I3 => \apl2_8_reg_3069_reg[15]\(10),
      I4 => sext_ln580_6_fu_2122_p1(9),
      I5 => \apl2_8_reg_3069[15]_i_23_n_40\,
      O => \apl2_8_reg_3069[15]_i_13_n_40\
    );
\apl2_8_reg_3069[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44BB4B44B4BB4"
    )
        port map (
      I0 => \apl2_8_reg_3069[7]_i_2_n_40\,
      I1 => sext_ln580_6_fu_2122_p1(8),
      I2 => \apl2_8_reg_3069[15]_i_23_n_40\,
      I3 => sext_ln580_6_fu_2122_p1(9),
      I4 => \apl2_reg_2926_reg[15]_2\(0),
      I5 => sext_ln574_5_fu_2087_p1(8),
      O => \apl2_8_reg_3069[15]_i_14_n_40\
    );
\apl2_8_reg_3069[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^o\(0),
      I1 => \apl2_8_reg_3069_reg[15]\(8),
      I2 => \apl2_8_reg_3069_reg[15]\(6),
      I3 => \apl2_8_reg_3069_reg[15]_1\,
      I4 => \apl2_8_reg_3069_reg[15]\(7),
      I5 => \apl2_8_reg_3069_reg[15]\(9),
      O => \apl2_8_reg_3069[15]_i_21_n_40\
    );
\apl2_8_reg_3069[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => \apl2_8_reg_3069_reg[15]\(9),
      I1 => \apl2_8_reg_3069_reg[15]\(8),
      I2 => \apl2_8_reg_3069_reg[15]\(6),
      I3 => \apl2_8_reg_3069_reg[15]_1\,
      I4 => \apl2_8_reg_3069_reg[15]\(7),
      I5 => \^o\(0),
      O => \apl2_8_reg_3069[15]_i_23_n_40\
    );
\apl2_8_reg_3069[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => \apl2_8_reg_3069_reg[15]\(8),
      I1 => \^o\(0),
      I2 => \apl2_8_reg_3069_reg[15]\(7),
      I3 => \apl2_8_reg_3069_reg[15]_1\,
      I4 => \apl2_8_reg_3069_reg[15]\(6),
      O => sext_ln574_5_fu_2087_p1(8)
    );
\apl2_8_reg_3069[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAABA"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_8_reg_3069_reg[15]\(10),
      I3 => \apl2_8_reg_3069[15]_i_21_n_40\,
      I4 => sext_ln580_6_fu_2122_p1(10),
      O => \apl2_8_reg_3069[15]_i_3_n_40\
    );
\apl2_8_reg_3069[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8233832328CC2"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(9),
      I1 => \apl2_8_reg_3069_reg[15]\(10),
      I2 => \apl2_8_reg_3069_reg[15]\(9),
      I3 => \apl2_8_reg_3069_reg[15]_0\,
      I4 => \^o\(0),
      I5 => sext_ln580_6_fu_2122_p1(10),
      O => \apl2_8_reg_3069[15]_i_4_n_40\
    );
\apl2_8_reg_3069[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \apl2_8_reg_3069[7]_i_2_n_40\,
      I1 => sext_ln580_6_fu_2122_p1(8),
      I2 => \apl2_8_reg_3069[15]_i_23_n_40\,
      I3 => sext_ln580_6_fu_2122_p1(9),
      O => \apl2_8_reg_3069[15]_i_5_n_40\
    );
\apl2_8_reg_3069[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \apl2_8_reg_3069[7]_i_2_n_40\,
      I1 => sext_ln580_6_fu_2122_p1(8),
      I2 => \apl2_8_reg_3069[15]_i_23_n_40\,
      I3 => sext_ln580_6_fu_2122_p1(9),
      O => \apl2_8_reg_3069[15]_i_6_n_40\
    );
\apl2_8_reg_3069[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF01FF0100FE"
    )
        port map (
      I0 => \apl2_8_reg_3069_reg[15]\(6),
      I1 => \apl2_8_reg_3069_reg[15]_1\,
      I2 => \apl2_8_reg_3069_reg[15]\(7),
      I3 => \^o\(0),
      I4 => \apl2_8_reg_3069_reg[15]\(8),
      I5 => \apl2_reg_2926_reg[15]_2\(0),
      O => \apl2_8_reg_3069[15]_i_7_n_40\
    );
\apl2_8_reg_3069[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AA56"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(2),
      I1 => \apl2_8_reg_3069_reg[7]_0\,
      I2 => \apl2_8_reg_3069_reg[15]\(1),
      I3 => \^o\(0),
      I4 => \apl2_8_reg_3069_reg[15]\(2),
      O => \apl2_8_reg_3069[7]_i_10_n_40\
    );
\apl2_8_reg_3069[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(1),
      I1 => \apl2_8_reg_3069_reg[7]_0\,
      I2 => \^o\(0),
      I3 => \apl2_8_reg_3069_reg[15]\(1),
      O => \apl2_8_reg_3069[7]_i_11_n_40\
    );
\apl2_8_reg_3069[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(0),
      I1 => \apl2_8_reg_3069_reg[7]\,
      I2 => \^o\(0),
      I3 => \apl2_8_reg_3069_reg[15]\(0),
      O => \apl2_8_reg_3069[7]_i_12_n_40\
    );
\apl2_8_reg_3069[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6665"
    )
        port map (
      I0 => \apl2_8_reg_3069_reg[15]\(7),
      I1 => \^o\(0),
      I2 => \apl2_8_reg_3069_reg[15]\(6),
      I3 => \apl2_8_reg_3069_reg[15]_1\,
      O => \apl2_8_reg_3069[7]_i_2_n_40\
    );
\apl2_8_reg_3069[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_8_reg_3069[7]_i_2_n_40\,
      I1 => sext_ln580_6_fu_2122_p1(7),
      O => \apl2_8_reg_3069[7]_i_5_n_40\
    );
\apl2_8_reg_3069[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(6),
      I1 => \apl2_8_reg_3069_reg[15]_1\,
      I2 => \^o\(0),
      I3 => \apl2_8_reg_3069_reg[15]\(6),
      O => \apl2_8_reg_3069[7]_i_6_n_40\
    );
\apl2_8_reg_3069[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(5),
      I1 => \apl2_8_reg_3069_reg[7]_2\,
      I2 => \^o\(0),
      I3 => \apl2_8_reg_3069_reg[15]\(5),
      O => \apl2_8_reg_3069[7]_i_7_n_40\
    );
\apl2_8_reg_3069[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(4),
      I1 => \apl2_8_reg_3069_reg[7]_1\,
      I2 => \^o\(0),
      I3 => \apl2_8_reg_3069_reg[15]\(4),
      O => \apl2_8_reg_3069[7]_i_8_n_40\
    );
\apl2_8_reg_3069[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA9AAAA5556"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(3),
      I1 => \apl2_8_reg_3069_reg[15]\(1),
      I2 => \apl2_8_reg_3069_reg[7]_0\,
      I3 => \apl2_8_reg_3069_reg[15]\(2),
      I4 => \^o\(0),
      I5 => \apl2_8_reg_3069_reg[15]\(3),
      O => \apl2_8_reg_3069[7]_i_9_n_40\
    );
\apl2_8_reg_3069_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_3069_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_3069_reg[15]_i_1_n_40\,
      CO(6) => \apl2_8_reg_3069_reg[15]_i_1_n_41\,
      CO(5) => \apl2_8_reg_3069_reg[15]_i_1_n_42\,
      CO(4) => \apl2_8_reg_3069_reg[15]_i_1_n_43\,
      CO(3) => \apl2_8_reg_3069_reg[15]_i_1_n_44\,
      CO(2) => \apl2_8_reg_3069_reg[15]_i_1_n_45\,
      CO(1) => \apl2_8_reg_3069_reg[15]_i_1_n_46\,
      CO(0) => \apl2_8_reg_3069_reg[15]_i_1_n_47\,
      DI(7 downto 5) => sext_ln580_6_fu_2122_p1(14 downto 12),
      DI(4) => \apl2_8_reg_3069[15]_i_3_n_40\,
      DI(3) => \apl2_8_reg_3069[15]_i_4_n_40\,
      DI(2) => \apl2_8_reg_3069[15]_i_5_n_40\,
      DI(1) => \apl2_8_reg_3069[15]_i_6_n_40\,
      DI(0) => \apl2_8_reg_3069[15]_i_7_n_40\,
      O(7 downto 0) => \apl2_8_reg_3069_reg[15]_i_1_0\(15 downto 8),
      S(7 downto 5) => \apl2_8_reg_3069_reg[15]_2\(3 downto 1),
      S(4) => \apl2_8_reg_3069[15]_i_11_n_40\,
      S(3) => \apl2_8_reg_3069[15]_i_12_n_40\,
      S(2) => \apl2_8_reg_3069[15]_i_13_n_40\,
      S(1) => \apl2_8_reg_3069[15]_i_14_n_40\,
      S(0) => \apl2_8_reg_3069_reg[15]_2\(0)
    );
\apl2_8_reg_3069_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_3069_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_8_reg_3069_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_8_reg_3069_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \apl2_8_reg_3069_reg[15]_i_1_0\(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_8_reg_3069_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_3069_reg[7]_i_1_n_40\,
      CO(6) => \apl2_8_reg_3069_reg[7]_i_1_n_41\,
      CO(5) => \apl2_8_reg_3069_reg[7]_i_1_n_42\,
      CO(4) => \apl2_8_reg_3069_reg[7]_i_1_n_43\,
      CO(3) => \apl2_8_reg_3069_reg[7]_i_1_n_44\,
      CO(2) => \apl2_8_reg_3069_reg[7]_i_1_n_45\,
      CO(1) => \apl2_8_reg_3069_reg[7]_i_1_n_46\,
      CO(0) => \apl2_8_reg_3069_reg[7]_i_1_n_47\,
      DI(7) => \apl2_8_reg_3069[7]_i_2_n_40\,
      DI(6 downto 0) => sext_ln580_6_fu_2122_p1(6 downto 0),
      O(7 downto 0) => \apl2_8_reg_3069_reg[15]_i_1_0\(7 downto 0),
      S(7) => \apl2_8_reg_3069[7]_i_5_n_40\,
      S(6) => \apl2_8_reg_3069[7]_i_6_n_40\,
      S(5) => \apl2_8_reg_3069[7]_i_7_n_40\,
      S(4) => \apl2_8_reg_3069[7]_i_8_n_40\,
      S(3) => \apl2_8_reg_3069[7]_i_9_n_40\,
      S(2) => \apl2_8_reg_3069[7]_i_10_n_40\,
      S(1) => \apl2_8_reg_3069[7]_i_11_n_40\,
      S(0) => \apl2_8_reg_3069[7]_i_12_n_40\
    );
\apl2_reg_2926[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABFAABA45405545"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_reg_2926_reg[15]\(10),
      I3 => \apl2_reg_2926[15]_i_21_n_40\,
      I4 => sext_ln580_4_fu_1329_p1(10),
      I5 => sext_ln580_4_fu_1329_p1(12),
      O => \apl2_reg_2926[15]_i_11_n_40\
    );
\apl2_reg_2926[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699966699999699"
    )
        port map (
      I0 => \apl2_reg_2926[15]_i_4_n_40\,
      I1 => sext_ln580_4_fu_1329_p1(11),
      I2 => \^o\(0),
      I3 => \apl2_reg_2926_reg[15]\(10),
      I4 => \apl2_reg_2926[15]_i_21_n_40\,
      I5 => sext_ln580_4_fu_1329_p1(10),
      O => \apl2_reg_2926[15]_i_12_n_40\
    );
\apl2_reg_2926[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \apl2_reg_2926[15]_i_5_n_40\,
      I1 => sext_ln580_4_fu_1329_p1(10),
      I2 => \apl2_reg_2926[15]_i_21_n_40\,
      I3 => \apl2_reg_2926_reg[15]\(10),
      I4 => sext_ln580_4_fu_1329_p1(9),
      I5 => \apl2_reg_2926[15]_i_23_n_40\,
      O => \apl2_reg_2926[15]_i_13_n_40\
    );
\apl2_reg_2926[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB44BB4B44B4BB4"
    )
        port map (
      I0 => \apl2_reg_2926[7]_i_2_n_40\,
      I1 => sext_ln580_4_fu_1329_p1(8),
      I2 => \apl2_reg_2926[15]_i_23_n_40\,
      I3 => sext_ln580_4_fu_1329_p1(9),
      I4 => \apl2_reg_2926_reg[15]_2\(0),
      I5 => sext_ln574_4_fu_1294_p1(8),
      O => \apl2_reg_2926[15]_i_14_n_40\
    );
\apl2_reg_2926[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \^o\(0),
      I1 => \apl2_reg_2926_reg[15]\(8),
      I2 => \apl2_reg_2926_reg[15]\(6),
      I3 => \apl2_reg_2926_reg[15]_1\,
      I4 => \apl2_reg_2926_reg[15]\(7),
      I5 => \apl2_reg_2926_reg[15]\(9),
      O => \apl2_reg_2926[15]_i_21_n_40\
    );
\apl2_reg_2926[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => \apl2_reg_2926_reg[15]\(9),
      I1 => \apl2_reg_2926_reg[15]\(8),
      I2 => \apl2_reg_2926_reg[15]\(6),
      I3 => \apl2_reg_2926_reg[15]_1\,
      I4 => \apl2_reg_2926_reg[15]\(7),
      I5 => \^o\(0),
      O => \apl2_reg_2926[15]_i_23_n_40\
    );
\apl2_reg_2926[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999999A"
    )
        port map (
      I0 => \apl2_reg_2926_reg[15]\(8),
      I1 => \^o\(0),
      I2 => \apl2_reg_2926_reg[15]\(7),
      I3 => \apl2_reg_2926_reg[15]_1\,
      I4 => \apl2_reg_2926_reg[15]\(6),
      O => sext_ln574_4_fu_1294_p1(8)
    );
\apl2_reg_2926[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAABA"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(11),
      I1 => \^o\(0),
      I2 => \apl2_reg_2926_reg[15]\(10),
      I3 => \apl2_reg_2926[15]_i_21_n_40\,
      I4 => sext_ln580_4_fu_1329_p1(10),
      O => \apl2_reg_2926[15]_i_3_n_40\
    );
\apl2_reg_2926[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8233832328CC2"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(9),
      I1 => \apl2_reg_2926_reg[15]\(10),
      I2 => \apl2_reg_2926_reg[15]\(9),
      I3 => \apl2_reg_2926_reg[15]_0\,
      I4 => \^o\(0),
      I5 => sext_ln580_4_fu_1329_p1(10),
      O => \apl2_reg_2926[15]_i_4_n_40\
    );
\apl2_reg_2926[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \apl2_reg_2926[7]_i_2_n_40\,
      I1 => sext_ln580_4_fu_1329_p1(8),
      I2 => \apl2_reg_2926[15]_i_23_n_40\,
      I3 => sext_ln580_4_fu_1329_p1(9),
      O => \apl2_reg_2926[15]_i_5_n_40\
    );
\apl2_reg_2926[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \apl2_reg_2926[7]_i_2_n_40\,
      I1 => sext_ln580_4_fu_1329_p1(8),
      I2 => \apl2_reg_2926[15]_i_23_n_40\,
      I3 => sext_ln580_4_fu_1329_p1(9),
      O => \apl2_reg_2926[15]_i_6_n_40\
    );
\apl2_reg_2926[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FEFF01FF0100FE"
    )
        port map (
      I0 => \apl2_reg_2926_reg[15]\(6),
      I1 => \apl2_reg_2926_reg[15]_1\,
      I2 => \apl2_reg_2926_reg[15]\(7),
      I3 => \^o\(0),
      I4 => \apl2_reg_2926_reg[15]\(8),
      I5 => \apl2_reg_2926_reg[15]_2\(0),
      O => \apl2_reg_2926[15]_i_7_n_40\
    );
\apl2_reg_2926[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55A9AA56"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(2),
      I1 => \apl2_reg_2926_reg[7]_0\,
      I2 => \apl2_reg_2926_reg[15]\(1),
      I3 => \^o\(0),
      I4 => \apl2_reg_2926_reg[15]\(2),
      O => \apl2_reg_2926[7]_i_10_n_40\
    );
\apl2_reg_2926[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(1),
      I1 => \apl2_reg_2926_reg[7]_0\,
      I2 => \^o\(0),
      I3 => \apl2_reg_2926_reg[15]\(1),
      O => \apl2_reg_2926[7]_i_11_n_40\
    );
\apl2_reg_2926[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(0),
      I1 => \apl2_reg_2926_reg[7]\,
      I2 => \^o\(0),
      I3 => \apl2_reg_2926_reg[15]\(0),
      O => \apl2_reg_2926[7]_i_12_n_40\
    );
\apl2_reg_2926[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6665"
    )
        port map (
      I0 => \apl2_reg_2926_reg[15]\(7),
      I1 => \^o\(0),
      I2 => \apl2_reg_2926_reg[15]\(6),
      I3 => \apl2_reg_2926_reg[15]_1\,
      O => \apl2_reg_2926[7]_i_2_n_40\
    );
\apl2_reg_2926[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \apl2_reg_2926[7]_i_2_n_40\,
      I1 => sext_ln580_4_fu_1329_p1(7),
      O => \apl2_reg_2926[7]_i_5_n_40\
    );
\apl2_reg_2926[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(6),
      I1 => \apl2_reg_2926_reg[15]_1\,
      I2 => \^o\(0),
      I3 => \apl2_reg_2926_reg[15]\(6),
      O => \apl2_reg_2926[7]_i_6_n_40\
    );
\apl2_reg_2926[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(5),
      I1 => \apl2_reg_2926_reg[7]_2\,
      I2 => \^o\(0),
      I3 => \apl2_reg_2926_reg[15]\(5),
      O => \apl2_reg_2926[7]_i_7_n_40\
    );
\apl2_reg_2926[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(4),
      I1 => \apl2_reg_2926_reg[7]_1\,
      I2 => \^o\(0),
      I3 => \apl2_reg_2926_reg[15]\(4),
      O => \apl2_reg_2926[7]_i_8_n_40\
    );
\apl2_reg_2926[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAA9AAAA5556"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(3),
      I1 => \apl2_reg_2926_reg[15]\(1),
      I2 => \apl2_reg_2926_reg[7]_0\,
      I3 => \apl2_reg_2926_reg[15]\(2),
      I4 => \^o\(0),
      I5 => \apl2_reg_2926_reg[15]\(3),
      O => \apl2_reg_2926[7]_i_9_n_40\
    );
\apl2_reg_2926_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2926_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2926_reg[15]_i_1_n_40\,
      CO(6) => \apl2_reg_2926_reg[15]_i_1_n_41\,
      CO(5) => \apl2_reg_2926_reg[15]_i_1_n_42\,
      CO(4) => \apl2_reg_2926_reg[15]_i_1_n_43\,
      CO(3) => \apl2_reg_2926_reg[15]_i_1_n_44\,
      CO(2) => \apl2_reg_2926_reg[15]_i_1_n_45\,
      CO(1) => \apl2_reg_2926_reg[15]_i_1_n_46\,
      CO(0) => \apl2_reg_2926_reg[15]_i_1_n_47\,
      DI(7 downto 5) => sext_ln580_4_fu_1329_p1(14 downto 12),
      DI(4) => \apl2_reg_2926[15]_i_3_n_40\,
      DI(3) => \apl2_reg_2926[15]_i_4_n_40\,
      DI(2) => \apl2_reg_2926[15]_i_5_n_40\,
      DI(1) => \apl2_reg_2926[15]_i_6_n_40\,
      DI(0) => \apl2_reg_2926[15]_i_7_n_40\,
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 5) => S(3 downto 1),
      S(4) => \apl2_reg_2926[15]_i_11_n_40\,
      S(3) => \apl2_reg_2926[15]_i_12_n_40\,
      S(2) => \apl2_reg_2926[15]_i_13_n_40\,
      S(1) => \apl2_reg_2926[15]_i_14_n_40\,
      S(0) => S(0)
    );
\apl2_reg_2926_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2926_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_apl2_reg_2926_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_apl2_reg_2926_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => D(16),
      S(7 downto 0) => B"00000001"
    );
\apl2_reg_2926_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \apl2_reg_2926_reg[7]_i_1_n_40\,
      CO(6) => \apl2_reg_2926_reg[7]_i_1_n_41\,
      CO(5) => \apl2_reg_2926_reg[7]_i_1_n_42\,
      CO(4) => \apl2_reg_2926_reg[7]_i_1_n_43\,
      CO(3) => \apl2_reg_2926_reg[7]_i_1_n_44\,
      CO(2) => \apl2_reg_2926_reg[7]_i_1_n_45\,
      CO(1) => \apl2_reg_2926_reg[7]_i_1_n_46\,
      CO(0) => \apl2_reg_2926_reg[7]_i_1_n_47\,
      DI(7) => \apl2_reg_2926[7]_i_2_n_40\,
      DI(6 downto 0) => sext_ln580_4_fu_1329_p1(6 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \apl2_reg_2926[7]_i_5_n_40\,
      S(6) => \apl2_reg_2926[7]_i_6_n_40\,
      S(5) => \apl2_reg_2926[7]_i_7_n_40\,
      S(4) => \apl2_reg_2926[7]_i_8_n_40\,
      S(3) => \apl2_reg_2926[7]_i_9_n_40\,
      S(2) => \apl2_reg_2926[7]_i_10_n_40\,
      S(1) => \apl2_reg_2926[7]_i_11_n_40\,
      S(0) => \apl2_reg_2926[7]_i_12_n_40\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \^grp_fu_659_p1\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_659_p0(31),
      B(16) => grp_fu_659_p0(31),
      B(15) => grp_fu_659_p0(31),
      B(14 downto 0) => grp_fu_659_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_659_p0(31),
      A(28) => grp_fu_659_p0(31),
      A(27) => grp_fu_659_p0(31),
      A(26) => grp_fu_659_p0(31),
      A(25) => grp_fu_659_p0(31),
      A(24) => grp_fu_659_p0(31),
      A(23) => grp_fu_659_p0(31),
      A(22) => grp_fu_659_p0(31),
      A(21) => grp_fu_659_p0(31),
      A(20) => grp_fu_659_p0(31),
      A(19) => grp_fu_659_p0(31),
      A(18) => grp_fu_659_p0(31),
      A(17) => grp_fu_659_p0(31),
      A(16) => grp_fu_659_p0(31),
      A(15) => grp_fu_659_p0(31),
      A(14 downto 0) => grp_fu_659_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^grp_fu_659_p1\(31),
      B(16) => \^grp_fu_659_p1\(31),
      B(15) => \^grp_fu_659_p1\(31),
      B(14 downto 0) => \^grp_fu_659_p1\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28) => \tmp_product__0_n_117\,
      P(27) => \tmp_product__0_n_118\,
      P(26) => \tmp_product__0_n_119\,
      P(25) => \tmp_product__0_n_120\,
      P(24) => \tmp_product__0_n_121\,
      P(23) => \tmp_product__0_n_122\,
      P(22) => \tmp_product__0_n_123\,
      P(21) => \tmp_product__0_n_124\,
      P(20) => \tmp_product__0_n_125\,
      P(19) => \tmp_product__0_n_126\,
      P(18) => \tmp_product__0_n_127\,
      P(17) => \tmp_product__0_n_128\,
      P(16) => \tmp_product__0_n_129\,
      P(15) => \tmp_product__0_n_130\,
      P(14) => \tmp_product__0_n_131\,
      P(13) => \tmp_product__0_n_132\,
      P(12) => \tmp_product__0_n_133\,
      P(11) => \tmp_product__0_n_134\,
      P(10) => \tmp_product__0_n_135\,
      P(9) => \tmp_product__0_n_136\,
      P(8) => \tmp_product__0_n_137\,
      P(7) => \tmp_product__0_n_138\,
      P(6) => \tmp_product__0_n_139\,
      P(5) => \tmp_product__0_n_140\,
      P(4) => \tmp_product__0_n_141\,
      P(3) => \tmp_product__0_n_142\,
      P(2) => \tmp_product__0_n_143\,
      P(1) => \tmp_product__0_n_144\,
      P(0) => \tmp_product__0_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__0_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(22),
      O => \^grp_fu_659_p1\(22)
    );
\tmp_product__0_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(21),
      O => \^grp_fu_659_p1\(21)
    );
\tmp_product__0_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(20),
      O => \^grp_fu_659_p1\(20)
    );
\tmp_product__0_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(19),
      O => \^grp_fu_659_p1\(19)
    );
\tmp_product__0_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(18),
      O => \^grp_fu_659_p1\(18)
    );
\tmp_product__0_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(17),
      O => \^grp_fu_659_p1\(17)
    );
\tmp_product__0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(31),
      O => \^grp_fu_659_p1\(31)
    );
\tmp_product__0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(30),
      O => \^grp_fu_659_p1\(30)
    );
\tmp_product__0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(29),
      O => \^grp_fu_659_p1\(29)
    );
\tmp_product__0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(28),
      O => \^grp_fu_659_p1\(28)
    );
\tmp_product__0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(27),
      O => \^grp_fu_659_p1\(27)
    );
\tmp_product__0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(26),
      O => \^grp_fu_659_p1\(26)
    );
\tmp_product__0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(25),
      O => \^grp_fu_659_p1\(25)
    );
\tmp_product__0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(24),
      O => \^grp_fu_659_p1\(24)
    );
\tmp_product__0_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(23),
      O => \^grp_fu_659_p1\(23)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_659_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_64\,
      ACOUT(28) => \tmp_product__1_n_65\,
      ACOUT(27) => \tmp_product__1_n_66\,
      ACOUT(26) => \tmp_product__1_n_67\,
      ACOUT(25) => \tmp_product__1_n_68\,
      ACOUT(24) => \tmp_product__1_n_69\,
      ACOUT(23) => \tmp_product__1_n_70\,
      ACOUT(22) => \tmp_product__1_n_71\,
      ACOUT(21) => \tmp_product__1_n_72\,
      ACOUT(20) => \tmp_product__1_n_73\,
      ACOUT(19) => \tmp_product__1_n_74\,
      ACOUT(18) => \tmp_product__1_n_75\,
      ACOUT(17) => \tmp_product__1_n_76\,
      ACOUT(16) => \tmp_product__1_n_77\,
      ACOUT(15) => \tmp_product__1_n_78\,
      ACOUT(14) => \tmp_product__1_n_79\,
      ACOUT(13) => \tmp_product__1_n_80\,
      ACOUT(12) => \tmp_product__1_n_81\,
      ACOUT(11) => \tmp_product__1_n_82\,
      ACOUT(10) => \tmp_product__1_n_83\,
      ACOUT(9) => \tmp_product__1_n_84\,
      ACOUT(8) => \tmp_product__1_n_85\,
      ACOUT(7) => \tmp_product__1_n_86\,
      ACOUT(6) => \tmp_product__1_n_87\,
      ACOUT(5) => \tmp_product__1_n_88\,
      ACOUT(4) => \tmp_product__1_n_89\,
      ACOUT(3) => \tmp_product__1_n_90\,
      ACOUT(2) => \tmp_product__1_n_91\,
      ACOUT(1) => \tmp_product__1_n_92\,
      ACOUT(0) => \tmp_product__1_n_93\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \^grp_fu_659_p1\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_98\,
      P(46) => \tmp_product__1_n_99\,
      P(45) => \tmp_product__1_n_100\,
      P(44) => \tmp_product__1_n_101\,
      P(43) => \tmp_product__1_n_102\,
      P(42) => \tmp_product__1_n_103\,
      P(41) => \tmp_product__1_n_104\,
      P(40) => \tmp_product__1_n_105\,
      P(39) => \tmp_product__1_n_106\,
      P(38) => \tmp_product__1_n_107\,
      P(37) => \tmp_product__1_n_108\,
      P(36) => \tmp_product__1_n_109\,
      P(35) => \tmp_product__1_n_110\,
      P(34) => \tmp_product__1_n_111\,
      P(33) => \tmp_product__1_n_112\,
      P(32) => \tmp_product__1_n_113\,
      P(31) => \tmp_product__1_n_114\,
      P(30) => \tmp_product__1_n_115\,
      P(29) => \tmp_product__1_n_116\,
      P(28) => \tmp_product__1_n_117\,
      P(27) => \tmp_product__1_n_118\,
      P(26) => \tmp_product__1_n_119\,
      P(25) => \tmp_product__1_n_120\,
      P(24) => \tmp_product__1_n_121\,
      P(23) => \tmp_product__1_n_122\,
      P(22) => \tmp_product__1_n_123\,
      P(21) => \tmp_product__1_n_124\,
      P(20) => \tmp_product__1_n_125\,
      P(19) => \tmp_product__1_n_126\,
      P(18) => \tmp_product__1_n_127\,
      P(17) => \tmp_product__1_n_128\,
      P(16) => \tmp_product__1_n_129\,
      P(15) => \tmp_product__1_n_130\,
      P(14) => \tmp_product__1_n_131\,
      P(13) => \tmp_product__1_n_132\,
      P(12) => \tmp_product__1_n_133\,
      P(11) => \tmp_product__1_n_134\,
      P(10) => \tmp_product__1_n_135\,
      P(9) => \tmp_product__1_n_136\,
      P(8) => \tmp_product__1_n_137\,
      P(7) => \tmp_product__1_n_138\,
      P(6) => \tmp_product__1_n_139\,
      P(5) => \tmp_product__1_n_140\,
      P(4) => \tmp_product__1_n_141\,
      P(3) => \tmp_product__1_n_142\,
      P(2) => \tmp_product__1_n_143\,
      P(1) => \tmp_product__1_n_144\,
      P(0) => \tmp_product__1_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_146\,
      PCOUT(46) => \tmp_product__1_n_147\,
      PCOUT(45) => \tmp_product__1_n_148\,
      PCOUT(44) => \tmp_product__1_n_149\,
      PCOUT(43) => \tmp_product__1_n_150\,
      PCOUT(42) => \tmp_product__1_n_151\,
      PCOUT(41) => \tmp_product__1_n_152\,
      PCOUT(40) => \tmp_product__1_n_153\,
      PCOUT(39) => \tmp_product__1_n_154\,
      PCOUT(38) => \tmp_product__1_n_155\,
      PCOUT(37) => \tmp_product__1_n_156\,
      PCOUT(36) => \tmp_product__1_n_157\,
      PCOUT(35) => \tmp_product__1_n_158\,
      PCOUT(34) => \tmp_product__1_n_159\,
      PCOUT(33) => \tmp_product__1_n_160\,
      PCOUT(32) => \tmp_product__1_n_161\,
      PCOUT(31) => \tmp_product__1_n_162\,
      PCOUT(30) => \tmp_product__1_n_163\,
      PCOUT(29) => \tmp_product__1_n_164\,
      PCOUT(28) => \tmp_product__1_n_165\,
      PCOUT(27) => \tmp_product__1_n_166\,
      PCOUT(26) => \tmp_product__1_n_167\,
      PCOUT(25) => \tmp_product__1_n_168\,
      PCOUT(24) => \tmp_product__1_n_169\,
      PCOUT(23) => \tmp_product__1_n_170\,
      PCOUT(22) => \tmp_product__1_n_171\,
      PCOUT(21) => \tmp_product__1_n_172\,
      PCOUT(20) => \tmp_product__1_n_173\,
      PCOUT(19) => \tmp_product__1_n_174\,
      PCOUT(18) => \tmp_product__1_n_175\,
      PCOUT(17) => \tmp_product__1_n_176\,
      PCOUT(16) => \tmp_product__1_n_177\,
      PCOUT(15) => \tmp_product__1_n_178\,
      PCOUT(14) => \tmp_product__1_n_179\,
      PCOUT(13) => \tmp_product__1_n_180\,
      PCOUT(12) => \tmp_product__1_n_181\,
      PCOUT(11) => \tmp_product__1_n_182\,
      PCOUT(10) => \tmp_product__1_n_183\,
      PCOUT(9) => \tmp_product__1_n_184\,
      PCOUT(8) => \tmp_product__1_n_185\,
      PCOUT(7) => \tmp_product__1_n_186\,
      PCOUT(6) => \tmp_product__1_n_187\,
      PCOUT(5) => \tmp_product__1_n_188\,
      PCOUT(4) => \tmp_product__1_n_189\,
      PCOUT(3) => \tmp_product__1_n_190\,
      PCOUT(2) => \tmp_product__1_n_191\,
      PCOUT(1) => \tmp_product__1_n_192\,
      PCOUT(0) => \tmp_product__1_n_193\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(7),
      O => grp_fu_659_p0(7)
    );
\tmp_product__1_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(6),
      O => grp_fu_659_p0(6)
    );
\tmp_product__1_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(5),
      O => grp_fu_659_p0(5)
    );
\tmp_product__1_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(4),
      O => grp_fu_659_p0(4)
    );
\tmp_product__1_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(3),
      O => grp_fu_659_p0(3)
    );
\tmp_product__1_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(2),
      O => grp_fu_659_p0(2)
    );
\tmp_product__1_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(1),
      O => grp_fu_659_p0(1)
    );
\tmp_product__1_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(0),
      O => grp_fu_659_p0(0)
    );
\tmp_product__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(16),
      O => grp_fu_659_p0(16)
    );
\tmp_product__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(15),
      O => grp_fu_659_p0(15)
    );
\tmp_product__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(14),
      O => grp_fu_659_p0(14)
    );
\tmp_product__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(13),
      O => grp_fu_659_p0(13)
    );
\tmp_product__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(12),
      O => grp_fu_659_p0(12)
    );
\tmp_product__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(11),
      O => grp_fu_659_p0(11)
    );
\tmp_product__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(10),
      O => grp_fu_659_p0(10)
    );
\tmp_product__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(9),
      O => grp_fu_659_p0(9)
    );
\tmp_product__1_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(8),
      O => grp_fu_659_p0(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_64\,
      ACIN(28) => \tmp_product__1_n_65\,
      ACIN(27) => \tmp_product__1_n_66\,
      ACIN(26) => \tmp_product__1_n_67\,
      ACIN(25) => \tmp_product__1_n_68\,
      ACIN(24) => \tmp_product__1_n_69\,
      ACIN(23) => \tmp_product__1_n_70\,
      ACIN(22) => \tmp_product__1_n_71\,
      ACIN(21) => \tmp_product__1_n_72\,
      ACIN(20) => \tmp_product__1_n_73\,
      ACIN(19) => \tmp_product__1_n_74\,
      ACIN(18) => \tmp_product__1_n_75\,
      ACIN(17) => \tmp_product__1_n_76\,
      ACIN(16) => \tmp_product__1_n_77\,
      ACIN(15) => \tmp_product__1_n_78\,
      ACIN(14) => \tmp_product__1_n_79\,
      ACIN(13) => \tmp_product__1_n_80\,
      ACIN(12) => \tmp_product__1_n_81\,
      ACIN(11) => \tmp_product__1_n_82\,
      ACIN(10) => \tmp_product__1_n_83\,
      ACIN(9) => \tmp_product__1_n_84\,
      ACIN(8) => \tmp_product__1_n_85\,
      ACIN(7) => \tmp_product__1_n_86\,
      ACIN(6) => \tmp_product__1_n_87\,
      ACIN(5) => \tmp_product__1_n_88\,
      ACIN(4) => \tmp_product__1_n_89\,
      ACIN(3) => \tmp_product__1_n_90\,
      ACIN(2) => \tmp_product__1_n_91\,
      ACIN(1) => \tmp_product__1_n_92\,
      ACIN(0) => \tmp_product__1_n_93\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => \^grp_fu_659_p1\(31),
      B(16) => \^grp_fu_659_p1\(31),
      B(15) => \^grp_fu_659_p1\(31),
      B(14 downto 0) => \^grp_fu_659_p1\(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_98\,
      P(46) => \tmp_product__2_n_99\,
      P(45) => \tmp_product__2_n_100\,
      P(44) => \tmp_product__2_n_101\,
      P(43) => \tmp_product__2_n_102\,
      P(42) => \tmp_product__2_n_103\,
      P(41) => \tmp_product__2_n_104\,
      P(40) => \tmp_product__2_n_105\,
      P(39) => \tmp_product__2_n_106\,
      P(38) => \tmp_product__2_n_107\,
      P(37) => \tmp_product__2_n_108\,
      P(36) => \tmp_product__2_n_109\,
      P(35) => \tmp_product__2_n_110\,
      P(34) => \tmp_product__2_n_111\,
      P(33) => \tmp_product__2_n_112\,
      P(32) => \tmp_product__2_n_113\,
      P(31) => \tmp_product__2_n_114\,
      P(30) => \tmp_product__2_n_115\,
      P(29) => \tmp_product__2_n_116\,
      P(28) => \tmp_product__2_n_117\,
      P(27) => \tmp_product__2_n_118\,
      P(26) => \tmp_product__2_n_119\,
      P(25) => \tmp_product__2_n_120\,
      P(24) => \tmp_product__2_n_121\,
      P(23) => \tmp_product__2_n_122\,
      P(22) => \tmp_product__2_n_123\,
      P(21) => \tmp_product__2_n_124\,
      P(20) => \tmp_product__2_n_125\,
      P(19) => \tmp_product__2_n_126\,
      P(18) => \tmp_product__2_n_127\,
      P(17) => \tmp_product__2_n_128\,
      P(16) => \tmp_product__2_n_129\,
      P(15) => \tmp_product__2_n_130\,
      P(14) => \tmp_product__2_n_131\,
      P(13) => \tmp_product__2_n_132\,
      P(12) => \tmp_product__2_n_133\,
      P(11) => \tmp_product__2_n_134\,
      P(10) => \tmp_product__2_n_135\,
      P(9) => \tmp_product__2_n_136\,
      P(8) => \tmp_product__2_n_137\,
      P(7) => \tmp_product__2_n_138\,
      P(6) => \tmp_product__2_n_139\,
      P(5) => \tmp_product__2_n_140\,
      P(4) => \tmp_product__2_n_141\,
      P(3) => \tmp_product__2_n_142\,
      P(2) => \tmp_product__2_n_143\,
      P(1) => \tmp_product__2_n_144\,
      P(0) => \tmp_product__2_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_146\,
      PCIN(46) => \tmp_product__1_n_147\,
      PCIN(45) => \tmp_product__1_n_148\,
      PCIN(44) => \tmp_product__1_n_149\,
      PCIN(43) => \tmp_product__1_n_150\,
      PCIN(42) => \tmp_product__1_n_151\,
      PCIN(41) => \tmp_product__1_n_152\,
      PCIN(40) => \tmp_product__1_n_153\,
      PCIN(39) => \tmp_product__1_n_154\,
      PCIN(38) => \tmp_product__1_n_155\,
      PCIN(37) => \tmp_product__1_n_156\,
      PCIN(36) => \tmp_product__1_n_157\,
      PCIN(35) => \tmp_product__1_n_158\,
      PCIN(34) => \tmp_product__1_n_159\,
      PCIN(33) => \tmp_product__1_n_160\,
      PCIN(32) => \tmp_product__1_n_161\,
      PCIN(31) => \tmp_product__1_n_162\,
      PCIN(30) => \tmp_product__1_n_163\,
      PCIN(29) => \tmp_product__1_n_164\,
      PCIN(28) => \tmp_product__1_n_165\,
      PCIN(27) => \tmp_product__1_n_166\,
      PCIN(26) => \tmp_product__1_n_167\,
      PCIN(25) => \tmp_product__1_n_168\,
      PCIN(24) => \tmp_product__1_n_169\,
      PCIN(23) => \tmp_product__1_n_170\,
      PCIN(22) => \tmp_product__1_n_171\,
      PCIN(21) => \tmp_product__1_n_172\,
      PCIN(20) => \tmp_product__1_n_173\,
      PCIN(19) => \tmp_product__1_n_174\,
      PCIN(18) => \tmp_product__1_n_175\,
      PCIN(17) => \tmp_product__1_n_176\,
      PCIN(16) => \tmp_product__1_n_177\,
      PCIN(15) => \tmp_product__1_n_178\,
      PCIN(14) => \tmp_product__1_n_179\,
      PCIN(13) => \tmp_product__1_n_180\,
      PCIN(12) => \tmp_product__1_n_181\,
      PCIN(11) => \tmp_product__1_n_182\,
      PCIN(10) => \tmp_product__1_n_183\,
      PCIN(9) => \tmp_product__1_n_184\,
      PCIN(8) => \tmp_product__1_n_185\,
      PCIN(7) => \tmp_product__1_n_186\,
      PCIN(6) => \tmp_product__1_n_187\,
      PCIN(5) => \tmp_product__1_n_188\,
      PCIN(4) => \tmp_product__1_n_189\,
      PCIN(3) => \tmp_product__1_n_190\,
      PCIN(2) => \tmp_product__1_n_191\,
      PCIN(1) => \tmp_product__1_n_192\,
      PCIN(0) => \tmp_product__1_n_193\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_40,
      CO(6) => tmp_product_carry_n_41,
      CO(5) => tmp_product_carry_n_42,
      CO(4) => tmp_product_carry_n_43,
      CO(3) => tmp_product_carry_n_44,
      CO(2) => tmp_product_carry_n_45,
      CO(1) => tmp_product_carry_n_46,
      CO(0) => tmp_product_carry_n_47,
      DI(7) => \tmp_product__2_n_139\,
      DI(6) => \tmp_product__2_n_140\,
      DI(5) => \tmp_product__2_n_141\,
      DI(4) => \tmp_product__2_n_142\,
      DI(3) => \tmp_product__2_n_143\,
      DI(2) => \tmp_product__2_n_144\,
      DI(1) => \tmp_product__2_n_145\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__4_n_40\,
      S(6) => \tmp_product_carry_i_2__4_n_40\,
      S(5) => \tmp_product_carry_i_3__4_n_40\,
      S(4) => \tmp_product_carry_i_4__4_n_40\,
      S(3) => \tmp_product_carry_i_5__4_n_40\,
      S(2) => \tmp_product_carry_i_6__4_n_40\,
      S(1) => \tmp_product_carry_i_7__2_n_40\,
      S(0) => \tmp_product__1_n_129\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_40,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_40\,
      CO(6) => \tmp_product_carry__0_n_41\,
      CO(5) => \tmp_product_carry__0_n_42\,
      CO(4) => \tmp_product_carry__0_n_43\,
      CO(3) => \tmp_product_carry__0_n_44\,
      CO(2) => \tmp_product_carry__0_n_45\,
      CO(1) => \tmp_product_carry__0_n_46\,
      CO(0) => \tmp_product_carry__0_n_47\,
      DI(7) => \tmp_product__2_n_131\,
      DI(6) => \tmp_product__2_n_132\,
      DI(5) => \tmp_product__2_n_133\,
      DI(4) => \tmp_product__2_n_134\,
      DI(3) => \tmp_product__2_n_135\,
      DI(2) => \tmp_product__2_n_136\,
      DI(1) => \tmp_product__2_n_137\,
      DI(0) => \tmp_product__2_n_138\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__2_n_40\,
      S(6) => \tmp_product_carry__0_i_2__2_n_40\,
      S(5) => \tmp_product_carry__0_i_3__2_n_40\,
      S(4) => \tmp_product_carry__0_i_4__2_n_40\,
      S(3) => \tmp_product_carry__0_i_5__2_n_40\,
      S(2) => \tmp_product_carry__0_i_6__2_n_40\,
      S(1) => \tmp_product_carry__0_i_7__2_n_40\,
      S(0) => \tmp_product_carry__0_i_8__2_n_40\
    );
\tmp_product_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_131\,
      I1 => tmp_product_n_131,
      O => \tmp_product_carry__0_i_1__2_n_40\
    );
\tmp_product_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_132\,
      I1 => tmp_product_n_132,
      O => \tmp_product_carry__0_i_2__2_n_40\
    );
\tmp_product_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_133\,
      I1 => tmp_product_n_133,
      O => \tmp_product_carry__0_i_3__2_n_40\
    );
\tmp_product_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_134\,
      I1 => tmp_product_n_134,
      O => \tmp_product_carry__0_i_4__2_n_40\
    );
\tmp_product_carry__0_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_135\,
      I1 => tmp_product_n_135,
      O => \tmp_product_carry__0_i_5__2_n_40\
    );
\tmp_product_carry__0_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_136\,
      I1 => tmp_product_n_136,
      O => \tmp_product_carry__0_i_6__2_n_40\
    );
\tmp_product_carry__0_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_137\,
      I1 => tmp_product_n_137,
      O => \tmp_product_carry__0_i_7__2_n_40\
    );
\tmp_product_carry__0_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_138\,
      I1 => tmp_product_n_138,
      O => \tmp_product_carry__0_i_8__2_n_40\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_40\,
      CO(6) => \tmp_product_carry__1_n_41\,
      CO(5) => \tmp_product_carry__1_n_42\,
      CO(4) => \tmp_product_carry__1_n_43\,
      CO(3) => \tmp_product_carry__1_n_44\,
      CO(2) => \tmp_product_carry__1_n_45\,
      CO(1) => \tmp_product_carry__1_n_46\,
      CO(0) => \tmp_product_carry__1_n_47\,
      DI(7) => \tmp_product__2_n_123\,
      DI(6) => \tmp_product__2_n_124\,
      DI(5) => \tmp_product__2_n_125\,
      DI(4) => \tmp_product__2_n_126\,
      DI(3) => \tmp_product__2_n_127\,
      DI(2) => \tmp_product__2_n_128\,
      DI(1) => \tmp_product__2_n_129\,
      DI(0) => \tmp_product__2_n_130\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__2_n_40\,
      S(6) => \tmp_product_carry__1_i_2__2_n_40\,
      S(5) => \tmp_product_carry__1_i_3__2_n_40\,
      S(4) => \tmp_product_carry__1_i_4__2_n_40\,
      S(3) => \tmp_product_carry__1_i_5__2_n_40\,
      S(2) => \tmp_product_carry__1_i_6__2_n_40\,
      S(1) => \tmp_product_carry__1_i_7__2_n_40\,
      S(0) => \tmp_product_carry__1_i_8__2_n_40\
    );
\tmp_product_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => \tmp_product__0_n_140\,
      O => \tmp_product_carry__1_i_1__2_n_40\
    );
\tmp_product_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => \tmp_product__0_n_141\,
      O => \tmp_product_carry__1_i_2__2_n_40\
    );
\tmp_product_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => \tmp_product__0_n_142\,
      O => \tmp_product_carry__1_i_3__2_n_40\
    );
\tmp_product_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_126\,
      I1 => \tmp_product__0_n_143\,
      O => \tmp_product_carry__1_i_4__2_n_40\
    );
\tmp_product_carry__1_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_127\,
      I1 => \tmp_product__0_n_144\,
      O => \tmp_product_carry__1_i_5__2_n_40\
    );
\tmp_product_carry__1_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_128\,
      I1 => \tmp_product__0_n_145\,
      O => \tmp_product_carry__1_i_6__2_n_40\
    );
\tmp_product_carry__1_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_129\,
      I1 => tmp_product_n_129,
      O => \tmp_product_carry__1_i_7__2_n_40\
    );
\tmp_product_carry__1_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_130\,
      I1 => tmp_product_n_130,
      O => \tmp_product_carry__1_i_8__2_n_40\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_40\,
      CO(6) => \tmp_product_carry__2_n_41\,
      CO(5) => \tmp_product_carry__2_n_42\,
      CO(4) => \tmp_product_carry__2_n_43\,
      CO(3) => \tmp_product_carry__2_n_44\,
      CO(2) => \tmp_product_carry__2_n_45\,
      CO(1) => \tmp_product_carry__2_n_46\,
      CO(0) => \tmp_product_carry__2_n_47\,
      DI(7) => \tmp_product__2_n_115\,
      DI(6) => \tmp_product__2_n_116\,
      DI(5) => \tmp_product__2_n_117\,
      DI(4) => \tmp_product__2_n_118\,
      DI(3) => \tmp_product__2_n_119\,
      DI(2) => \tmp_product__2_n_120\,
      DI(1) => \tmp_product__2_n_121\,
      DI(0) => \tmp_product__2_n_122\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__2_n_40\,
      S(6) => \tmp_product_carry__2_i_2__2_n_40\,
      S(5) => \tmp_product_carry__2_i_3__2_n_40\,
      S(4) => \tmp_product_carry__2_i_4__2_n_40\,
      S(3) => \tmp_product_carry__2_i_5__2_n_40\,
      S(2) => \tmp_product_carry__2_i_6__2_n_40\,
      S(1) => \tmp_product_carry__2_i_7__2_n_40\,
      S(0) => \tmp_product_carry__2_i_8__2_n_40\
    );
\tmp_product_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => \tmp_product__0_n_132\,
      O => \tmp_product_carry__2_i_1__2_n_40\
    );
\tmp_product_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => \tmp_product__0_n_133\,
      O => \tmp_product_carry__2_i_2__2_n_40\
    );
\tmp_product_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => \tmp_product__0_n_134\,
      O => \tmp_product_carry__2_i_3__2_n_40\
    );
\tmp_product_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => \tmp_product__0_n_135\,
      O => \tmp_product_carry__2_i_4__2_n_40\
    );
\tmp_product_carry__2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => \tmp_product__0_n_136\,
      O => \tmp_product_carry__2_i_5__2_n_40\
    );
\tmp_product_carry__2_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => \tmp_product__0_n_137\,
      O => \tmp_product_carry__2_i_6__2_n_40\
    );
\tmp_product_carry__2_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => \tmp_product__0_n_138\,
      O => \tmp_product_carry__2_i_7__2_n_40\
    );
\tmp_product_carry__2_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => \tmp_product__0_n_139\,
      O => \tmp_product_carry__2_i_8__2_n_40\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_40\,
      CO(6) => \tmp_product_carry__3_n_41\,
      CO(5) => \tmp_product_carry__3_n_42\,
      CO(4) => \tmp_product_carry__3_n_43\,
      CO(3) => \tmp_product_carry__3_n_44\,
      CO(2) => \tmp_product_carry__3_n_45\,
      CO(1) => \tmp_product_carry__3_n_46\,
      CO(0) => \tmp_product_carry__3_n_47\,
      DI(7) => \tmp_product__2_n_107\,
      DI(6) => \tmp_product__2_n_108\,
      DI(5) => \tmp_product__2_n_109\,
      DI(4) => \tmp_product__2_n_110\,
      DI(3) => \tmp_product__2_n_111\,
      DI(2) => \tmp_product__2_n_112\,
      DI(1) => \tmp_product__2_n_113\,
      DI(0) => \tmp_product__2_n_114\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__2_n_40\,
      S(6) => \tmp_product_carry__3_i_2__2_n_40\,
      S(5) => \tmp_product_carry__3_i_3__2_n_40\,
      S(4) => \tmp_product_carry__3_i_4__2_n_40\,
      S(3) => \tmp_product_carry__3_i_5__2_n_40\,
      S(2) => \tmp_product_carry__3_i_6__2_n_40\,
      S(1) => \tmp_product_carry__3_i_7__2_n_40\,
      S(0) => \tmp_product_carry__3_i_8__2_n_40\
    );
\tmp_product_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__3_i_1__2_n_40\
    );
\tmp_product_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__3_i_2__2_n_40\
    );
\tmp_product_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => \tmp_product__0_n_126\,
      O => \tmp_product_carry__3_i_3__2_n_40\
    );
\tmp_product_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => \tmp_product__0_n_127\,
      O => \tmp_product_carry__3_i_4__2_n_40\
    );
\tmp_product_carry__3_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => \tmp_product__0_n_128\,
      O => \tmp_product_carry__3_i_5__2_n_40\
    );
\tmp_product_carry__3_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => \tmp_product__0_n_129\,
      O => \tmp_product_carry__3_i_6__2_n_40\
    );
\tmp_product_carry__3_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => \tmp_product__0_n_130\,
      O => \tmp_product_carry__3_i_7__2_n_40\
    );
\tmp_product_carry__3_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => \tmp_product__0_n_131\,
      O => \tmp_product_carry__3_i_8__2_n_40\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_41\,
      CO(5) => \tmp_product_carry__4_n_42\,
      CO(4) => \tmp_product_carry__4_n_43\,
      CO(3) => \tmp_product_carry__4_n_44\,
      CO(2) => \tmp_product_carry__4_n_45\,
      CO(1) => \tmp_product_carry__4_n_46\,
      CO(0) => \tmp_product_carry__4_n_47\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_100\,
      DI(5) => \tmp_product__2_n_101\,
      DI(4) => \tmp_product__2_n_102\,
      DI(3) => \tmp_product__2_n_103\,
      DI(2) => \tmp_product__2_n_104\,
      DI(1) => \tmp_product__2_n_105\,
      DI(0) => \tmp_product__2_n_106\,
      O(7) => \^o\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__2_n_40\,
      S(6) => \tmp_product_carry__4_i_2__2_n_40\,
      S(5) => \tmp_product_carry__4_i_3__2_n_40\,
      S(4) => \tmp_product_carry__4_i_4__2_n_40\,
      S(3) => \tmp_product_carry__4_i_5__2_n_40\,
      S(2) => \tmp_product_carry__4_i_6__2_n_40\,
      S(1) => \tmp_product_carry__4_i_7__2_n_40\,
      S(0) => \tmp_product_carry__4_i_8__2_n_40\
    );
\tmp_product_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_116\,
      I1 => \tmp_product__2_n_99\,
      O => \tmp_product_carry__4_i_1__2_n_40\
    );
\tmp_product_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__4_i_2__2_n_40\
    );
\tmp_product_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__4_i_3__2_n_40\
    );
\tmp_product_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__4_i_4__2_n_40\
    );
\tmp_product_carry__4_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__4_i_5__2_n_40\
    );
\tmp_product_carry__4_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__4_i_6__2_n_40\
    );
\tmp_product_carry__4_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__4_i_7__2_n_40\
    );
\tmp_product_carry__4_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__4_i_8__2_n_40\
    );
\tmp_product_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_139\,
      I1 => tmp_product_n_139,
      O => \tmp_product_carry_i_1__4_n_40\
    );
\tmp_product_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_140\,
      I1 => tmp_product_n_140,
      O => \tmp_product_carry_i_2__4_n_40\
    );
\tmp_product_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_141\,
      I1 => tmp_product_n_141,
      O => \tmp_product_carry_i_3__4_n_40\
    );
\tmp_product_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_142\,
      I1 => tmp_product_n_142,
      O => \tmp_product_carry_i_4__4_n_40\
    );
\tmp_product_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_143\,
      I1 => tmp_product_n_143,
      O => \tmp_product_carry_i_5__4_n_40\
    );
\tmp_product_carry_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_144\,
      I1 => tmp_product_n_144,
      O => \tmp_product_carry_i_6__4_n_40\
    );
\tmp_product_carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_145\,
      I1 => tmp_product_n_145,
      O => \tmp_product_carry_i_7__2_n_40\
    );
\tmp_product_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(22),
      O => grp_fu_659_p0(22)
    );
\tmp_product_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(21),
      O => grp_fu_659_p0(21)
    );
\tmp_product_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(20),
      O => grp_fu_659_p0(20)
    );
\tmp_product_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(19),
      O => grp_fu_659_p0(19)
    );
\tmp_product_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(18),
      O => grp_fu_659_p0(18)
    );
\tmp_product_i_15__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(17),
      O => grp_fu_659_p0(17)
    );
\tmp_product_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(16),
      O => \^grp_fu_659_p1\(16)
    );
\tmp_product_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => \^grp_fu_659_p1\(15)
    );
\tmp_product_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => \^grp_fu_659_p1\(14)
    );
\tmp_product_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => \^grp_fu_659_p1\(13)
    );
\tmp_product_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(31),
      O => grp_fu_659_p0(31)
    );
\tmp_product_i_20__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => \^grp_fu_659_p1\(12)
    );
\tmp_product_i_21__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => \^grp_fu_659_p1\(11)
    );
\tmp_product_i_22__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => \^grp_fu_659_p1\(10)
    );
\tmp_product_i_23__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => \^grp_fu_659_p1\(9)
    );
\tmp_product_i_24__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => \^grp_fu_659_p1\(8)
    );
\tmp_product_i_25__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => \^grp_fu_659_p1\(7)
    );
\tmp_product_i_26__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => \^grp_fu_659_p1\(6)
    );
\tmp_product_i_27__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => \^grp_fu_659_p1\(5)
    );
\tmp_product_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => \^grp_fu_659_p1\(4)
    );
\tmp_product_i_29__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => \^grp_fu_659_p1\(3)
    );
\tmp_product_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(30),
      O => grp_fu_659_p0(30)
    );
\tmp_product_i_30__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => \^grp_fu_659_p1\(2)
    );
\tmp_product_i_31__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => \^grp_fu_659_p1\(1)
    );
\tmp_product_i_32__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => \^grp_fu_659_p1\(0)
    );
\tmp_product_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(29),
      O => grp_fu_659_p0(29)
    );
\tmp_product_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(28),
      O => grp_fu_659_p0(28)
    );
\tmp_product_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(27),
      O => grp_fu_659_p0(27)
    );
\tmp_product_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(26),
      O => grp_fu_659_p0(26)
    );
\tmp_product_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(25),
      O => grp_fu_659_p0(25)
    );
\tmp_product_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(24),
      O => grp_fu_659_p0(24)
    );
\tmp_product_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_1(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_2(23),
      O => grp_fu_659_p0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19 is
  port (
    \tmp_product_carry__4_i_8__1_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_ah1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_659_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \apl2_reg_2926_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \apl2_reg_2926_reg[15]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln580_4_fu_1329_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_8_reg_3069_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \apl2_8_reg_3069_reg[15]_0\ : in STD_LOGIC;
    sext_ln580_6_fu_2122_p1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19 is
  signal grp_fu_663_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_174\ : STD_LOGIC;
  signal \tmp_product__1_n_175\ : STD_LOGIC;
  signal \tmp_product__1_n_176\ : STD_LOGIC;
  signal \tmp_product__1_n_177\ : STD_LOGIC;
  signal \tmp_product__1_n_178\ : STD_LOGIC;
  signal \tmp_product__1_n_179\ : STD_LOGIC;
  signal \tmp_product__1_n_180\ : STD_LOGIC;
  signal \tmp_product__1_n_181\ : STD_LOGIC;
  signal \tmp_product__1_n_182\ : STD_LOGIC;
  signal \tmp_product__1_n_183\ : STD_LOGIC;
  signal \tmp_product__1_n_184\ : STD_LOGIC;
  signal \tmp_product__1_n_185\ : STD_LOGIC;
  signal \tmp_product__1_n_186\ : STD_LOGIC;
  signal \tmp_product__1_n_187\ : STD_LOGIC;
  signal \tmp_product__1_n_188\ : STD_LOGIC;
  signal \tmp_product__1_n_189\ : STD_LOGIC;
  signal \tmp_product__1_n_190\ : STD_LOGIC;
  signal \tmp_product__1_n_191\ : STD_LOGIC;
  signal \tmp_product__1_n_192\ : STD_LOGIC;
  signal \tmp_product__1_n_193\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_74\ : STD_LOGIC;
  signal \tmp_product__1_n_75\ : STD_LOGIC;
  signal \tmp_product__1_n_76\ : STD_LOGIC;
  signal \tmp_product__1_n_77\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_126\ : STD_LOGIC;
  signal \tmp_product__2_n_127\ : STD_LOGIC;
  signal \tmp_product__2_n_128\ : STD_LOGIC;
  signal \tmp_product__2_n_129\ : STD_LOGIC;
  signal \tmp_product__2_n_130\ : STD_LOGIC;
  signal \tmp_product__2_n_131\ : STD_LOGIC;
  signal \tmp_product__2_n_132\ : STD_LOGIC;
  signal \tmp_product__2_n_133\ : STD_LOGIC;
  signal \tmp_product__2_n_134\ : STD_LOGIC;
  signal \tmp_product__2_n_135\ : STD_LOGIC;
  signal \tmp_product__2_n_136\ : STD_LOGIC;
  signal \tmp_product__2_n_137\ : STD_LOGIC;
  signal \tmp_product__2_n_138\ : STD_LOGIC;
  signal \tmp_product__2_n_139\ : STD_LOGIC;
  signal \tmp_product__2_n_140\ : STD_LOGIC;
  signal \tmp_product__2_n_141\ : STD_LOGIC;
  signal \tmp_product__2_n_142\ : STD_LOGIC;
  signal \tmp_product__2_n_143\ : STD_LOGIC;
  signal \tmp_product__2_n_144\ : STD_LOGIC;
  signal \tmp_product__2_n_145\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7__1_n_40\ : STD_LOGIC;
  signal \^tmp_product_carry__4_i_8__1_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product_carry__4_i_8__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_47\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_7__1_n_40\ : STD_LOGIC;
  signal tmp_product_carry_n_40 : STD_LOGIC;
  signal tmp_product_carry_n_41 : STD_LOGIC;
  signal tmp_product_carry_n_42 : STD_LOGIC;
  signal tmp_product_carry_n_43 : STD_LOGIC;
  signal tmp_product_carry_n_44 : STD_LOGIC;
  signal tmp_product_carry_n_45 : STD_LOGIC;
  signal tmp_product_carry_n_46 : STD_LOGIC;
  signal tmp_product_carry_n_47 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_10__1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17__1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_product__1_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9__1\ : label is "soft_lutpair91";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_product_i_11__6\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_product_i_12__6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_product_i_13__6\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \tmp_product_i_14__6\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_product_i_15__5\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \tmp_product_i_1__5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \tmp_product_i_2__9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_product_i_3__6\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \tmp_product_i_4__6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_product_i_5__6\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \tmp_product_i_6__6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_product_i_7__6\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \tmp_product_i_8__6\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_product_i_9__6\ : label is "soft_lutpair99";
begin
  \tmp_product_carry__4_i_8__1_0\(0) <= \^tmp_product_carry__4_i_8__1_0\(0);
\apl2_8_reg_3069[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8__1_0\(0),
      I1 => \apl2_8_reg_3069_reg[15]\(1),
      I2 => \apl2_8_reg_3069_reg[15]_0\,
      I3 => O(0),
      I4 => \apl2_8_reg_3069_reg[15]\(0),
      I5 => sext_ln580_6_fu_2122_p1(0),
      O => \dec_ah1_reg[13]\(0)
    );
\apl2_reg_2926[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8__1_0\(0),
      I1 => \apl2_reg_2926_reg[15]\(1),
      I2 => \apl2_reg_2926_reg[15]_0\,
      I3 => O(0),
      I4 => \apl2_reg_2926_reg[15]\(0),
      I5 => sext_ln580_4_fu_1329_p1(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_659_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_663_p0(31),
      B(16) => grp_fu_663_p0(31),
      B(15) => grp_fu_663_p0(31),
      B(14 downto 0) => grp_fu_663_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_663_p0(31),
      A(28) => grp_fu_663_p0(31),
      A(27) => grp_fu_663_p0(31),
      A(26) => grp_fu_663_p0(31),
      A(25) => grp_fu_663_p0(31),
      A(24) => grp_fu_663_p0(31),
      A(23) => grp_fu_663_p0(31),
      A(22) => grp_fu_663_p0(31),
      A(21) => grp_fu_663_p0(31),
      A(20) => grp_fu_663_p0(31),
      A(19) => grp_fu_663_p0(31),
      A(18) => grp_fu_663_p0(31),
      A(17) => grp_fu_663_p0(31),
      A(16) => grp_fu_663_p0(31),
      A(15) => grp_fu_663_p0(31),
      A(14 downto 0) => grp_fu_663_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_659_p1(31),
      B(16) => grp_fu_659_p1(31),
      B(15) => grp_fu_659_p1(31),
      B(14 downto 0) => grp_fu_659_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28) => \tmp_product__0_n_117\,
      P(27) => \tmp_product__0_n_118\,
      P(26) => \tmp_product__0_n_119\,
      P(25) => \tmp_product__0_n_120\,
      P(24) => \tmp_product__0_n_121\,
      P(23) => \tmp_product__0_n_122\,
      P(22) => \tmp_product__0_n_123\,
      P(21) => \tmp_product__0_n_124\,
      P(20) => \tmp_product__0_n_125\,
      P(19) => \tmp_product__0_n_126\,
      P(18) => \tmp_product__0_n_127\,
      P(17) => \tmp_product__0_n_128\,
      P(16) => \tmp_product__0_n_129\,
      P(15) => \tmp_product__0_n_130\,
      P(14) => \tmp_product__0_n_131\,
      P(13) => \tmp_product__0_n_132\,
      P(12) => \tmp_product__0_n_133\,
      P(11) => \tmp_product__0_n_134\,
      P(10) => \tmp_product__0_n_135\,
      P(9) => \tmp_product__0_n_136\,
      P(8) => \tmp_product__0_n_137\,
      P(7) => \tmp_product__0_n_138\,
      P(6) => \tmp_product__0_n_139\,
      P(5) => \tmp_product__0_n_140\,
      P(4) => \tmp_product__0_n_141\,
      P(3) => \tmp_product__0_n_142\,
      P(2) => \tmp_product__0_n_143\,
      P(1) => \tmp_product__0_n_144\,
      P(0) => \tmp_product__0_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_663_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_64\,
      ACOUT(28) => \tmp_product__1_n_65\,
      ACOUT(27) => \tmp_product__1_n_66\,
      ACOUT(26) => \tmp_product__1_n_67\,
      ACOUT(25) => \tmp_product__1_n_68\,
      ACOUT(24) => \tmp_product__1_n_69\,
      ACOUT(23) => \tmp_product__1_n_70\,
      ACOUT(22) => \tmp_product__1_n_71\,
      ACOUT(21) => \tmp_product__1_n_72\,
      ACOUT(20) => \tmp_product__1_n_73\,
      ACOUT(19) => \tmp_product__1_n_74\,
      ACOUT(18) => \tmp_product__1_n_75\,
      ACOUT(17) => \tmp_product__1_n_76\,
      ACOUT(16) => \tmp_product__1_n_77\,
      ACOUT(15) => \tmp_product__1_n_78\,
      ACOUT(14) => \tmp_product__1_n_79\,
      ACOUT(13) => \tmp_product__1_n_80\,
      ACOUT(12) => \tmp_product__1_n_81\,
      ACOUT(11) => \tmp_product__1_n_82\,
      ACOUT(10) => \tmp_product__1_n_83\,
      ACOUT(9) => \tmp_product__1_n_84\,
      ACOUT(8) => \tmp_product__1_n_85\,
      ACOUT(7) => \tmp_product__1_n_86\,
      ACOUT(6) => \tmp_product__1_n_87\,
      ACOUT(5) => \tmp_product__1_n_88\,
      ACOUT(4) => \tmp_product__1_n_89\,
      ACOUT(3) => \tmp_product__1_n_90\,
      ACOUT(2) => \tmp_product__1_n_91\,
      ACOUT(1) => \tmp_product__1_n_92\,
      ACOUT(0) => \tmp_product__1_n_93\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_659_p1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_98\,
      P(46) => \tmp_product__1_n_99\,
      P(45) => \tmp_product__1_n_100\,
      P(44) => \tmp_product__1_n_101\,
      P(43) => \tmp_product__1_n_102\,
      P(42) => \tmp_product__1_n_103\,
      P(41) => \tmp_product__1_n_104\,
      P(40) => \tmp_product__1_n_105\,
      P(39) => \tmp_product__1_n_106\,
      P(38) => \tmp_product__1_n_107\,
      P(37) => \tmp_product__1_n_108\,
      P(36) => \tmp_product__1_n_109\,
      P(35) => \tmp_product__1_n_110\,
      P(34) => \tmp_product__1_n_111\,
      P(33) => \tmp_product__1_n_112\,
      P(32) => \tmp_product__1_n_113\,
      P(31) => \tmp_product__1_n_114\,
      P(30) => \tmp_product__1_n_115\,
      P(29) => \tmp_product__1_n_116\,
      P(28) => \tmp_product__1_n_117\,
      P(27) => \tmp_product__1_n_118\,
      P(26) => \tmp_product__1_n_119\,
      P(25) => \tmp_product__1_n_120\,
      P(24) => \tmp_product__1_n_121\,
      P(23) => \tmp_product__1_n_122\,
      P(22) => \tmp_product__1_n_123\,
      P(21) => \tmp_product__1_n_124\,
      P(20) => \tmp_product__1_n_125\,
      P(19) => \tmp_product__1_n_126\,
      P(18) => \tmp_product__1_n_127\,
      P(17) => \tmp_product__1_n_128\,
      P(16) => \tmp_product__1_n_129\,
      P(15) => \tmp_product__1_n_130\,
      P(14) => \tmp_product__1_n_131\,
      P(13) => \tmp_product__1_n_132\,
      P(12) => \tmp_product__1_n_133\,
      P(11) => \tmp_product__1_n_134\,
      P(10) => \tmp_product__1_n_135\,
      P(9) => \tmp_product__1_n_136\,
      P(8) => \tmp_product__1_n_137\,
      P(7) => \tmp_product__1_n_138\,
      P(6) => \tmp_product__1_n_139\,
      P(5) => \tmp_product__1_n_140\,
      P(4) => \tmp_product__1_n_141\,
      P(3) => \tmp_product__1_n_142\,
      P(2) => \tmp_product__1_n_143\,
      P(1) => \tmp_product__1_n_144\,
      P(0) => \tmp_product__1_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_146\,
      PCOUT(46) => \tmp_product__1_n_147\,
      PCOUT(45) => \tmp_product__1_n_148\,
      PCOUT(44) => \tmp_product__1_n_149\,
      PCOUT(43) => \tmp_product__1_n_150\,
      PCOUT(42) => \tmp_product__1_n_151\,
      PCOUT(41) => \tmp_product__1_n_152\,
      PCOUT(40) => \tmp_product__1_n_153\,
      PCOUT(39) => \tmp_product__1_n_154\,
      PCOUT(38) => \tmp_product__1_n_155\,
      PCOUT(37) => \tmp_product__1_n_156\,
      PCOUT(36) => \tmp_product__1_n_157\,
      PCOUT(35) => \tmp_product__1_n_158\,
      PCOUT(34) => \tmp_product__1_n_159\,
      PCOUT(33) => \tmp_product__1_n_160\,
      PCOUT(32) => \tmp_product__1_n_161\,
      PCOUT(31) => \tmp_product__1_n_162\,
      PCOUT(30) => \tmp_product__1_n_163\,
      PCOUT(29) => \tmp_product__1_n_164\,
      PCOUT(28) => \tmp_product__1_n_165\,
      PCOUT(27) => \tmp_product__1_n_166\,
      PCOUT(26) => \tmp_product__1_n_167\,
      PCOUT(25) => \tmp_product__1_n_168\,
      PCOUT(24) => \tmp_product__1_n_169\,
      PCOUT(23) => \tmp_product__1_n_170\,
      PCOUT(22) => \tmp_product__1_n_171\,
      PCOUT(21) => \tmp_product__1_n_172\,
      PCOUT(20) => \tmp_product__1_n_173\,
      PCOUT(19) => \tmp_product__1_n_174\,
      PCOUT(18) => \tmp_product__1_n_175\,
      PCOUT(17) => \tmp_product__1_n_176\,
      PCOUT(16) => \tmp_product__1_n_177\,
      PCOUT(15) => \tmp_product__1_n_178\,
      PCOUT(14) => \tmp_product__1_n_179\,
      PCOUT(13) => \tmp_product__1_n_180\,
      PCOUT(12) => \tmp_product__1_n_181\,
      PCOUT(11) => \tmp_product__1_n_182\,
      PCOUT(10) => \tmp_product__1_n_183\,
      PCOUT(9) => \tmp_product__1_n_184\,
      PCOUT(8) => \tmp_product__1_n_185\,
      PCOUT(7) => \tmp_product__1_n_186\,
      PCOUT(6) => \tmp_product__1_n_187\,
      PCOUT(5) => \tmp_product__1_n_188\,
      PCOUT(4) => \tmp_product__1_n_189\,
      PCOUT(3) => \tmp_product__1_n_190\,
      PCOUT(2) => \tmp_product__1_n_191\,
      PCOUT(1) => \tmp_product__1_n_192\,
      PCOUT(0) => \tmp_product__1_n_193\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => grp_fu_663_p0(7)
    );
\tmp_product__1_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => grp_fu_663_p0(6)
    );
\tmp_product__1_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => grp_fu_663_p0(5)
    );
\tmp_product__1_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => grp_fu_663_p0(4)
    );
\tmp_product__1_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => grp_fu_663_p0(3)
    );
\tmp_product__1_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => grp_fu_663_p0(2)
    );
\tmp_product__1_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => grp_fu_663_p0(1)
    );
\tmp_product__1_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => grp_fu_663_p0(0)
    );
\tmp_product__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(16),
      O => grp_fu_663_p0(16)
    );
\tmp_product__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => grp_fu_663_p0(15)
    );
\tmp_product__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => grp_fu_663_p0(14)
    );
\tmp_product__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => grp_fu_663_p0(13)
    );
\tmp_product__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => grp_fu_663_p0(12)
    );
\tmp_product__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => grp_fu_663_p0(11)
    );
\tmp_product__1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => grp_fu_663_p0(10)
    );
\tmp_product__1_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => grp_fu_663_p0(9)
    );
\tmp_product__1_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => grp_fu_663_p0(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_64\,
      ACIN(28) => \tmp_product__1_n_65\,
      ACIN(27) => \tmp_product__1_n_66\,
      ACIN(26) => \tmp_product__1_n_67\,
      ACIN(25) => \tmp_product__1_n_68\,
      ACIN(24) => \tmp_product__1_n_69\,
      ACIN(23) => \tmp_product__1_n_70\,
      ACIN(22) => \tmp_product__1_n_71\,
      ACIN(21) => \tmp_product__1_n_72\,
      ACIN(20) => \tmp_product__1_n_73\,
      ACIN(19) => \tmp_product__1_n_74\,
      ACIN(18) => \tmp_product__1_n_75\,
      ACIN(17) => \tmp_product__1_n_76\,
      ACIN(16) => \tmp_product__1_n_77\,
      ACIN(15) => \tmp_product__1_n_78\,
      ACIN(14) => \tmp_product__1_n_79\,
      ACIN(13) => \tmp_product__1_n_80\,
      ACIN(12) => \tmp_product__1_n_81\,
      ACIN(11) => \tmp_product__1_n_82\,
      ACIN(10) => \tmp_product__1_n_83\,
      ACIN(9) => \tmp_product__1_n_84\,
      ACIN(8) => \tmp_product__1_n_85\,
      ACIN(7) => \tmp_product__1_n_86\,
      ACIN(6) => \tmp_product__1_n_87\,
      ACIN(5) => \tmp_product__1_n_88\,
      ACIN(4) => \tmp_product__1_n_89\,
      ACIN(3) => \tmp_product__1_n_90\,
      ACIN(2) => \tmp_product__1_n_91\,
      ACIN(1) => \tmp_product__1_n_92\,
      ACIN(0) => \tmp_product__1_n_93\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_659_p1(31),
      B(16) => grp_fu_659_p1(31),
      B(15) => grp_fu_659_p1(31),
      B(14 downto 0) => grp_fu_659_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_98\,
      P(46) => \tmp_product__2_n_99\,
      P(45) => \tmp_product__2_n_100\,
      P(44) => \tmp_product__2_n_101\,
      P(43) => \tmp_product__2_n_102\,
      P(42) => \tmp_product__2_n_103\,
      P(41) => \tmp_product__2_n_104\,
      P(40) => \tmp_product__2_n_105\,
      P(39) => \tmp_product__2_n_106\,
      P(38) => \tmp_product__2_n_107\,
      P(37) => \tmp_product__2_n_108\,
      P(36) => \tmp_product__2_n_109\,
      P(35) => \tmp_product__2_n_110\,
      P(34) => \tmp_product__2_n_111\,
      P(33) => \tmp_product__2_n_112\,
      P(32) => \tmp_product__2_n_113\,
      P(31) => \tmp_product__2_n_114\,
      P(30) => \tmp_product__2_n_115\,
      P(29) => \tmp_product__2_n_116\,
      P(28) => \tmp_product__2_n_117\,
      P(27) => \tmp_product__2_n_118\,
      P(26) => \tmp_product__2_n_119\,
      P(25) => \tmp_product__2_n_120\,
      P(24) => \tmp_product__2_n_121\,
      P(23) => \tmp_product__2_n_122\,
      P(22) => \tmp_product__2_n_123\,
      P(21) => \tmp_product__2_n_124\,
      P(20) => \tmp_product__2_n_125\,
      P(19) => \tmp_product__2_n_126\,
      P(18) => \tmp_product__2_n_127\,
      P(17) => \tmp_product__2_n_128\,
      P(16) => \tmp_product__2_n_129\,
      P(15) => \tmp_product__2_n_130\,
      P(14) => \tmp_product__2_n_131\,
      P(13) => \tmp_product__2_n_132\,
      P(12) => \tmp_product__2_n_133\,
      P(11) => \tmp_product__2_n_134\,
      P(10) => \tmp_product__2_n_135\,
      P(9) => \tmp_product__2_n_136\,
      P(8) => \tmp_product__2_n_137\,
      P(7) => \tmp_product__2_n_138\,
      P(6) => \tmp_product__2_n_139\,
      P(5) => \tmp_product__2_n_140\,
      P(4) => \tmp_product__2_n_141\,
      P(3) => \tmp_product__2_n_142\,
      P(2) => \tmp_product__2_n_143\,
      P(1) => \tmp_product__2_n_144\,
      P(0) => \tmp_product__2_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_146\,
      PCIN(46) => \tmp_product__1_n_147\,
      PCIN(45) => \tmp_product__1_n_148\,
      PCIN(44) => \tmp_product__1_n_149\,
      PCIN(43) => \tmp_product__1_n_150\,
      PCIN(42) => \tmp_product__1_n_151\,
      PCIN(41) => \tmp_product__1_n_152\,
      PCIN(40) => \tmp_product__1_n_153\,
      PCIN(39) => \tmp_product__1_n_154\,
      PCIN(38) => \tmp_product__1_n_155\,
      PCIN(37) => \tmp_product__1_n_156\,
      PCIN(36) => \tmp_product__1_n_157\,
      PCIN(35) => \tmp_product__1_n_158\,
      PCIN(34) => \tmp_product__1_n_159\,
      PCIN(33) => \tmp_product__1_n_160\,
      PCIN(32) => \tmp_product__1_n_161\,
      PCIN(31) => \tmp_product__1_n_162\,
      PCIN(30) => \tmp_product__1_n_163\,
      PCIN(29) => \tmp_product__1_n_164\,
      PCIN(28) => \tmp_product__1_n_165\,
      PCIN(27) => \tmp_product__1_n_166\,
      PCIN(26) => \tmp_product__1_n_167\,
      PCIN(25) => \tmp_product__1_n_168\,
      PCIN(24) => \tmp_product__1_n_169\,
      PCIN(23) => \tmp_product__1_n_170\,
      PCIN(22) => \tmp_product__1_n_171\,
      PCIN(21) => \tmp_product__1_n_172\,
      PCIN(20) => \tmp_product__1_n_173\,
      PCIN(19) => \tmp_product__1_n_174\,
      PCIN(18) => \tmp_product__1_n_175\,
      PCIN(17) => \tmp_product__1_n_176\,
      PCIN(16) => \tmp_product__1_n_177\,
      PCIN(15) => \tmp_product__1_n_178\,
      PCIN(14) => \tmp_product__1_n_179\,
      PCIN(13) => \tmp_product__1_n_180\,
      PCIN(12) => \tmp_product__1_n_181\,
      PCIN(11) => \tmp_product__1_n_182\,
      PCIN(10) => \tmp_product__1_n_183\,
      PCIN(9) => \tmp_product__1_n_184\,
      PCIN(8) => \tmp_product__1_n_185\,
      PCIN(7) => \tmp_product__1_n_186\,
      PCIN(6) => \tmp_product__1_n_187\,
      PCIN(5) => \tmp_product__1_n_188\,
      PCIN(4) => \tmp_product__1_n_189\,
      PCIN(3) => \tmp_product__1_n_190\,
      PCIN(2) => \tmp_product__1_n_191\,
      PCIN(1) => \tmp_product__1_n_192\,
      PCIN(0) => \tmp_product__1_n_193\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_40,
      CO(6) => tmp_product_carry_n_41,
      CO(5) => tmp_product_carry_n_42,
      CO(4) => tmp_product_carry_n_43,
      CO(3) => tmp_product_carry_n_44,
      CO(2) => tmp_product_carry_n_45,
      CO(1) => tmp_product_carry_n_46,
      CO(0) => tmp_product_carry_n_47,
      DI(7) => \tmp_product__2_n_139\,
      DI(6) => \tmp_product__2_n_140\,
      DI(5) => \tmp_product__2_n_141\,
      DI(4) => \tmp_product__2_n_142\,
      DI(3) => \tmp_product__2_n_143\,
      DI(2) => \tmp_product__2_n_144\,
      DI(1) => \tmp_product__2_n_145\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__3_n_40\,
      S(6) => \tmp_product_carry_i_2__3_n_40\,
      S(5) => \tmp_product_carry_i_3__3_n_40\,
      S(4) => \tmp_product_carry_i_4__3_n_40\,
      S(3) => \tmp_product_carry_i_5__3_n_40\,
      S(2) => \tmp_product_carry_i_6__3_n_40\,
      S(1) => \tmp_product_carry_i_7__1_n_40\,
      S(0) => \tmp_product__1_n_129\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_40,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_40\,
      CO(6) => \tmp_product_carry__0_n_41\,
      CO(5) => \tmp_product_carry__0_n_42\,
      CO(4) => \tmp_product_carry__0_n_43\,
      CO(3) => \tmp_product_carry__0_n_44\,
      CO(2) => \tmp_product_carry__0_n_45\,
      CO(1) => \tmp_product_carry__0_n_46\,
      CO(0) => \tmp_product_carry__0_n_47\,
      DI(7) => \tmp_product__2_n_131\,
      DI(6) => \tmp_product__2_n_132\,
      DI(5) => \tmp_product__2_n_133\,
      DI(4) => \tmp_product__2_n_134\,
      DI(3) => \tmp_product__2_n_135\,
      DI(2) => \tmp_product__2_n_136\,
      DI(1) => \tmp_product__2_n_137\,
      DI(0) => \tmp_product__2_n_138\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1__1_n_40\,
      S(6) => \tmp_product_carry__0_i_2__1_n_40\,
      S(5) => \tmp_product_carry__0_i_3__1_n_40\,
      S(4) => \tmp_product_carry__0_i_4__1_n_40\,
      S(3) => \tmp_product_carry__0_i_5__1_n_40\,
      S(2) => \tmp_product_carry__0_i_6__1_n_40\,
      S(1) => \tmp_product_carry__0_i_7__1_n_40\,
      S(0) => \tmp_product_carry__0_i_8__1_n_40\
    );
\tmp_product_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_131\,
      I1 => tmp_product_n_131,
      O => \tmp_product_carry__0_i_1__1_n_40\
    );
\tmp_product_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_132\,
      I1 => tmp_product_n_132,
      O => \tmp_product_carry__0_i_2__1_n_40\
    );
\tmp_product_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_133\,
      I1 => tmp_product_n_133,
      O => \tmp_product_carry__0_i_3__1_n_40\
    );
\tmp_product_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_134\,
      I1 => tmp_product_n_134,
      O => \tmp_product_carry__0_i_4__1_n_40\
    );
\tmp_product_carry__0_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_135\,
      I1 => tmp_product_n_135,
      O => \tmp_product_carry__0_i_5__1_n_40\
    );
\tmp_product_carry__0_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_136\,
      I1 => tmp_product_n_136,
      O => \tmp_product_carry__0_i_6__1_n_40\
    );
\tmp_product_carry__0_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_137\,
      I1 => tmp_product_n_137,
      O => \tmp_product_carry__0_i_7__1_n_40\
    );
\tmp_product_carry__0_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_138\,
      I1 => tmp_product_n_138,
      O => \tmp_product_carry__0_i_8__1_n_40\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_40\,
      CO(6) => \tmp_product_carry__1_n_41\,
      CO(5) => \tmp_product_carry__1_n_42\,
      CO(4) => \tmp_product_carry__1_n_43\,
      CO(3) => \tmp_product_carry__1_n_44\,
      CO(2) => \tmp_product_carry__1_n_45\,
      CO(1) => \tmp_product_carry__1_n_46\,
      CO(0) => \tmp_product_carry__1_n_47\,
      DI(7) => \tmp_product__2_n_123\,
      DI(6) => \tmp_product__2_n_124\,
      DI(5) => \tmp_product__2_n_125\,
      DI(4) => \tmp_product__2_n_126\,
      DI(3) => \tmp_product__2_n_127\,
      DI(2) => \tmp_product__2_n_128\,
      DI(1) => \tmp_product__2_n_129\,
      DI(0) => \tmp_product__2_n_130\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1__1_n_40\,
      S(6) => \tmp_product_carry__1_i_2__1_n_40\,
      S(5) => \tmp_product_carry__1_i_3__1_n_40\,
      S(4) => \tmp_product_carry__1_i_4__1_n_40\,
      S(3) => \tmp_product_carry__1_i_5__1_n_40\,
      S(2) => \tmp_product_carry__1_i_6__1_n_40\,
      S(1) => \tmp_product_carry__1_i_7__1_n_40\,
      S(0) => \tmp_product_carry__1_i_8__1_n_40\
    );
\tmp_product_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => \tmp_product__0_n_140\,
      O => \tmp_product_carry__1_i_1__1_n_40\
    );
\tmp_product_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => \tmp_product__0_n_141\,
      O => \tmp_product_carry__1_i_2__1_n_40\
    );
\tmp_product_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => \tmp_product__0_n_142\,
      O => \tmp_product_carry__1_i_3__1_n_40\
    );
\tmp_product_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_126\,
      I1 => \tmp_product__0_n_143\,
      O => \tmp_product_carry__1_i_4__1_n_40\
    );
\tmp_product_carry__1_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_127\,
      I1 => \tmp_product__0_n_144\,
      O => \tmp_product_carry__1_i_5__1_n_40\
    );
\tmp_product_carry__1_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_128\,
      I1 => \tmp_product__0_n_145\,
      O => \tmp_product_carry__1_i_6__1_n_40\
    );
\tmp_product_carry__1_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_129\,
      I1 => tmp_product_n_129,
      O => \tmp_product_carry__1_i_7__1_n_40\
    );
\tmp_product_carry__1_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_130\,
      I1 => tmp_product_n_130,
      O => \tmp_product_carry__1_i_8__1_n_40\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_40\,
      CO(6) => \tmp_product_carry__2_n_41\,
      CO(5) => \tmp_product_carry__2_n_42\,
      CO(4) => \tmp_product_carry__2_n_43\,
      CO(3) => \tmp_product_carry__2_n_44\,
      CO(2) => \tmp_product_carry__2_n_45\,
      CO(1) => \tmp_product_carry__2_n_46\,
      CO(0) => \tmp_product_carry__2_n_47\,
      DI(7) => \tmp_product__2_n_115\,
      DI(6) => \tmp_product__2_n_116\,
      DI(5) => \tmp_product__2_n_117\,
      DI(4) => \tmp_product__2_n_118\,
      DI(3) => \tmp_product__2_n_119\,
      DI(2) => \tmp_product__2_n_120\,
      DI(1) => \tmp_product__2_n_121\,
      DI(0) => \tmp_product__2_n_122\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1__1_n_40\,
      S(6) => \tmp_product_carry__2_i_2__1_n_40\,
      S(5) => \tmp_product_carry__2_i_3__1_n_40\,
      S(4) => \tmp_product_carry__2_i_4__1_n_40\,
      S(3) => \tmp_product_carry__2_i_5__1_n_40\,
      S(2) => \tmp_product_carry__2_i_6__1_n_40\,
      S(1) => \tmp_product_carry__2_i_7__1_n_40\,
      S(0) => \tmp_product_carry__2_i_8__1_n_40\
    );
\tmp_product_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => \tmp_product__0_n_132\,
      O => \tmp_product_carry__2_i_1__1_n_40\
    );
\tmp_product_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => \tmp_product__0_n_133\,
      O => \tmp_product_carry__2_i_2__1_n_40\
    );
\tmp_product_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => \tmp_product__0_n_134\,
      O => \tmp_product_carry__2_i_3__1_n_40\
    );
\tmp_product_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => \tmp_product__0_n_135\,
      O => \tmp_product_carry__2_i_4__1_n_40\
    );
\tmp_product_carry__2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => \tmp_product__0_n_136\,
      O => \tmp_product_carry__2_i_5__1_n_40\
    );
\tmp_product_carry__2_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => \tmp_product__0_n_137\,
      O => \tmp_product_carry__2_i_6__1_n_40\
    );
\tmp_product_carry__2_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => \tmp_product__0_n_138\,
      O => \tmp_product_carry__2_i_7__1_n_40\
    );
\tmp_product_carry__2_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => \tmp_product__0_n_139\,
      O => \tmp_product_carry__2_i_8__1_n_40\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_40\,
      CO(6) => \tmp_product_carry__3_n_41\,
      CO(5) => \tmp_product_carry__3_n_42\,
      CO(4) => \tmp_product_carry__3_n_43\,
      CO(3) => \tmp_product_carry__3_n_44\,
      CO(2) => \tmp_product_carry__3_n_45\,
      CO(1) => \tmp_product_carry__3_n_46\,
      CO(0) => \tmp_product_carry__3_n_47\,
      DI(7) => \tmp_product__2_n_107\,
      DI(6) => \tmp_product__2_n_108\,
      DI(5) => \tmp_product__2_n_109\,
      DI(4) => \tmp_product__2_n_110\,
      DI(3) => \tmp_product__2_n_111\,
      DI(2) => \tmp_product__2_n_112\,
      DI(1) => \tmp_product__2_n_113\,
      DI(0) => \tmp_product__2_n_114\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1__1_n_40\,
      S(6) => \tmp_product_carry__3_i_2__1_n_40\,
      S(5) => \tmp_product_carry__3_i_3__1_n_40\,
      S(4) => \tmp_product_carry__3_i_4__1_n_40\,
      S(3) => \tmp_product_carry__3_i_5__1_n_40\,
      S(2) => \tmp_product_carry__3_i_6__1_n_40\,
      S(1) => \tmp_product_carry__3_i_7__1_n_40\,
      S(0) => \tmp_product_carry__3_i_8__1_n_40\
    );
\tmp_product_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__3_i_1__1_n_40\
    );
\tmp_product_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__3_i_2__1_n_40\
    );
\tmp_product_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => \tmp_product__0_n_126\,
      O => \tmp_product_carry__3_i_3__1_n_40\
    );
\tmp_product_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => \tmp_product__0_n_127\,
      O => \tmp_product_carry__3_i_4__1_n_40\
    );
\tmp_product_carry__3_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => \tmp_product__0_n_128\,
      O => \tmp_product_carry__3_i_5__1_n_40\
    );
\tmp_product_carry__3_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => \tmp_product__0_n_129\,
      O => \tmp_product_carry__3_i_6__1_n_40\
    );
\tmp_product_carry__3_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => \tmp_product__0_n_130\,
      O => \tmp_product_carry__3_i_7__1_n_40\
    );
\tmp_product_carry__3_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => \tmp_product__0_n_131\,
      O => \tmp_product_carry__3_i_8__1_n_40\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_41\,
      CO(5) => \tmp_product_carry__4_n_42\,
      CO(4) => \tmp_product_carry__4_n_43\,
      CO(3) => \tmp_product_carry__4_n_44\,
      CO(2) => \tmp_product_carry__4_n_45\,
      CO(1) => \tmp_product_carry__4_n_46\,
      CO(0) => \tmp_product_carry__4_n_47\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_100\,
      DI(5) => \tmp_product__2_n_101\,
      DI(4) => \tmp_product__2_n_102\,
      DI(3) => \tmp_product__2_n_103\,
      DI(2) => \tmp_product__2_n_104\,
      DI(1) => \tmp_product__2_n_105\,
      DI(0) => \tmp_product__2_n_106\,
      O(7) => \^tmp_product_carry__4_i_8__1_0\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1__1_n_40\,
      S(6) => \tmp_product_carry__4_i_2__1_n_40\,
      S(5) => \tmp_product_carry__4_i_3__1_n_40\,
      S(4) => \tmp_product_carry__4_i_4__1_n_40\,
      S(3) => \tmp_product_carry__4_i_5__1_n_40\,
      S(2) => \tmp_product_carry__4_i_6__1_n_40\,
      S(1) => \tmp_product_carry__4_i_7__1_n_40\,
      S(0) => \tmp_product_carry__4_i_8__1_n_40\
    );
\tmp_product_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_116\,
      I1 => \tmp_product__2_n_99\,
      O => \tmp_product_carry__4_i_1__1_n_40\
    );
\tmp_product_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__4_i_2__1_n_40\
    );
\tmp_product_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__4_i_3__1_n_40\
    );
\tmp_product_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__4_i_4__1_n_40\
    );
\tmp_product_carry__4_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__4_i_5__1_n_40\
    );
\tmp_product_carry__4_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__4_i_6__1_n_40\
    );
\tmp_product_carry__4_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__4_i_7__1_n_40\
    );
\tmp_product_carry__4_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__4_i_8__1_n_40\
    );
\tmp_product_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_139\,
      I1 => tmp_product_n_139,
      O => \tmp_product_carry_i_1__3_n_40\
    );
\tmp_product_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_140\,
      I1 => tmp_product_n_140,
      O => \tmp_product_carry_i_2__3_n_40\
    );
\tmp_product_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_141\,
      I1 => tmp_product_n_141,
      O => \tmp_product_carry_i_3__3_n_40\
    );
\tmp_product_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_142\,
      I1 => tmp_product_n_142,
      O => \tmp_product_carry_i_4__3_n_40\
    );
\tmp_product_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_143\,
      I1 => tmp_product_n_143,
      O => \tmp_product_carry_i_5__3_n_40\
    );
\tmp_product_carry_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_144\,
      I1 => tmp_product_n_144,
      O => \tmp_product_carry_i_6__3_n_40\
    );
\tmp_product_carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_145\,
      I1 => tmp_product_n_145,
      O => \tmp_product_carry_i_7__1_n_40\
    );
\tmp_product_i_10__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(22),
      O => grp_fu_663_p0(22)
    );
\tmp_product_i_11__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(21),
      O => grp_fu_663_p0(21)
    );
\tmp_product_i_12__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(20),
      O => grp_fu_663_p0(20)
    );
\tmp_product_i_13__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(19),
      O => grp_fu_663_p0(19)
    );
\tmp_product_i_14__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(18),
      O => grp_fu_663_p0(18)
    );
\tmp_product_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(17),
      O => grp_fu_663_p0(17)
    );
\tmp_product_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(31),
      O => grp_fu_663_p0(31)
    );
\tmp_product_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(30),
      O => grp_fu_663_p0(30)
    );
\tmp_product_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(29),
      O => grp_fu_663_p0(29)
    );
\tmp_product_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(28),
      O => grp_fu_663_p0(28)
    );
\tmp_product_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(27),
      O => grp_fu_663_p0(27)
    );
\tmp_product_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(26),
      O => grp_fu_663_p0(26)
    );
\tmp_product_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(25),
      O => grp_fu_663_p0(25)
    );
\tmp_product_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(24),
      O => grp_fu_663_p0(24)
    );
\tmp_product_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(23),
      O => grp_fu_663_p0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7 is
  port (
    \tmp_product_carry__4_i_8_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ah1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_722_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \apl2_reg_3273_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \apl2_reg_3273_reg[15]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sext_ln580_1_fu_1771_p1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \apl2_3_reg_3416_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \apl2_3_reg_3416_reg[15]_0\ : in STD_LOGIC;
    sext_ln580_3_fu_2649_p1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7 : entity is "adpcm_main_mul_32s_32s_64_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7 is
  signal grp_fu_726_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal \tmp_product__1_n_100\ : STD_LOGIC;
  signal \tmp_product__1_n_101\ : STD_LOGIC;
  signal \tmp_product__1_n_102\ : STD_LOGIC;
  signal \tmp_product__1_n_103\ : STD_LOGIC;
  signal \tmp_product__1_n_104\ : STD_LOGIC;
  signal \tmp_product__1_n_105\ : STD_LOGIC;
  signal \tmp_product__1_n_106\ : STD_LOGIC;
  signal \tmp_product__1_n_107\ : STD_LOGIC;
  signal \tmp_product__1_n_108\ : STD_LOGIC;
  signal \tmp_product__1_n_109\ : STD_LOGIC;
  signal \tmp_product__1_n_110\ : STD_LOGIC;
  signal \tmp_product__1_n_111\ : STD_LOGIC;
  signal \tmp_product__1_n_112\ : STD_LOGIC;
  signal \tmp_product__1_n_113\ : STD_LOGIC;
  signal \tmp_product__1_n_114\ : STD_LOGIC;
  signal \tmp_product__1_n_115\ : STD_LOGIC;
  signal \tmp_product__1_n_116\ : STD_LOGIC;
  signal \tmp_product__1_n_117\ : STD_LOGIC;
  signal \tmp_product__1_n_118\ : STD_LOGIC;
  signal \tmp_product__1_n_119\ : STD_LOGIC;
  signal \tmp_product__1_n_120\ : STD_LOGIC;
  signal \tmp_product__1_n_121\ : STD_LOGIC;
  signal \tmp_product__1_n_122\ : STD_LOGIC;
  signal \tmp_product__1_n_123\ : STD_LOGIC;
  signal \tmp_product__1_n_124\ : STD_LOGIC;
  signal \tmp_product__1_n_125\ : STD_LOGIC;
  signal \tmp_product__1_n_126\ : STD_LOGIC;
  signal \tmp_product__1_n_127\ : STD_LOGIC;
  signal \tmp_product__1_n_128\ : STD_LOGIC;
  signal \tmp_product__1_n_129\ : STD_LOGIC;
  signal \tmp_product__1_n_130\ : STD_LOGIC;
  signal \tmp_product__1_n_131\ : STD_LOGIC;
  signal \tmp_product__1_n_132\ : STD_LOGIC;
  signal \tmp_product__1_n_133\ : STD_LOGIC;
  signal \tmp_product__1_n_134\ : STD_LOGIC;
  signal \tmp_product__1_n_135\ : STD_LOGIC;
  signal \tmp_product__1_n_136\ : STD_LOGIC;
  signal \tmp_product__1_n_137\ : STD_LOGIC;
  signal \tmp_product__1_n_138\ : STD_LOGIC;
  signal \tmp_product__1_n_139\ : STD_LOGIC;
  signal \tmp_product__1_n_140\ : STD_LOGIC;
  signal \tmp_product__1_n_141\ : STD_LOGIC;
  signal \tmp_product__1_n_142\ : STD_LOGIC;
  signal \tmp_product__1_n_143\ : STD_LOGIC;
  signal \tmp_product__1_n_144\ : STD_LOGIC;
  signal \tmp_product__1_n_145\ : STD_LOGIC;
  signal \tmp_product__1_n_146\ : STD_LOGIC;
  signal \tmp_product__1_n_147\ : STD_LOGIC;
  signal \tmp_product__1_n_148\ : STD_LOGIC;
  signal \tmp_product__1_n_149\ : STD_LOGIC;
  signal \tmp_product__1_n_150\ : STD_LOGIC;
  signal \tmp_product__1_n_151\ : STD_LOGIC;
  signal \tmp_product__1_n_152\ : STD_LOGIC;
  signal \tmp_product__1_n_153\ : STD_LOGIC;
  signal \tmp_product__1_n_154\ : STD_LOGIC;
  signal \tmp_product__1_n_155\ : STD_LOGIC;
  signal \tmp_product__1_n_156\ : STD_LOGIC;
  signal \tmp_product__1_n_157\ : STD_LOGIC;
  signal \tmp_product__1_n_158\ : STD_LOGIC;
  signal \tmp_product__1_n_159\ : STD_LOGIC;
  signal \tmp_product__1_n_160\ : STD_LOGIC;
  signal \tmp_product__1_n_161\ : STD_LOGIC;
  signal \tmp_product__1_n_162\ : STD_LOGIC;
  signal \tmp_product__1_n_163\ : STD_LOGIC;
  signal \tmp_product__1_n_164\ : STD_LOGIC;
  signal \tmp_product__1_n_165\ : STD_LOGIC;
  signal \tmp_product__1_n_166\ : STD_LOGIC;
  signal \tmp_product__1_n_167\ : STD_LOGIC;
  signal \tmp_product__1_n_168\ : STD_LOGIC;
  signal \tmp_product__1_n_169\ : STD_LOGIC;
  signal \tmp_product__1_n_170\ : STD_LOGIC;
  signal \tmp_product__1_n_171\ : STD_LOGIC;
  signal \tmp_product__1_n_172\ : STD_LOGIC;
  signal \tmp_product__1_n_173\ : STD_LOGIC;
  signal \tmp_product__1_n_174\ : STD_LOGIC;
  signal \tmp_product__1_n_175\ : STD_LOGIC;
  signal \tmp_product__1_n_176\ : STD_LOGIC;
  signal \tmp_product__1_n_177\ : STD_LOGIC;
  signal \tmp_product__1_n_178\ : STD_LOGIC;
  signal \tmp_product__1_n_179\ : STD_LOGIC;
  signal \tmp_product__1_n_180\ : STD_LOGIC;
  signal \tmp_product__1_n_181\ : STD_LOGIC;
  signal \tmp_product__1_n_182\ : STD_LOGIC;
  signal \tmp_product__1_n_183\ : STD_LOGIC;
  signal \tmp_product__1_n_184\ : STD_LOGIC;
  signal \tmp_product__1_n_185\ : STD_LOGIC;
  signal \tmp_product__1_n_186\ : STD_LOGIC;
  signal \tmp_product__1_n_187\ : STD_LOGIC;
  signal \tmp_product__1_n_188\ : STD_LOGIC;
  signal \tmp_product__1_n_189\ : STD_LOGIC;
  signal \tmp_product__1_n_190\ : STD_LOGIC;
  signal \tmp_product__1_n_191\ : STD_LOGIC;
  signal \tmp_product__1_n_192\ : STD_LOGIC;
  signal \tmp_product__1_n_193\ : STD_LOGIC;
  signal \tmp_product__1_n_64\ : STD_LOGIC;
  signal \tmp_product__1_n_65\ : STD_LOGIC;
  signal \tmp_product__1_n_66\ : STD_LOGIC;
  signal \tmp_product__1_n_67\ : STD_LOGIC;
  signal \tmp_product__1_n_68\ : STD_LOGIC;
  signal \tmp_product__1_n_69\ : STD_LOGIC;
  signal \tmp_product__1_n_70\ : STD_LOGIC;
  signal \tmp_product__1_n_71\ : STD_LOGIC;
  signal \tmp_product__1_n_72\ : STD_LOGIC;
  signal \tmp_product__1_n_73\ : STD_LOGIC;
  signal \tmp_product__1_n_74\ : STD_LOGIC;
  signal \tmp_product__1_n_75\ : STD_LOGIC;
  signal \tmp_product__1_n_76\ : STD_LOGIC;
  signal \tmp_product__1_n_77\ : STD_LOGIC;
  signal \tmp_product__1_n_78\ : STD_LOGIC;
  signal \tmp_product__1_n_79\ : STD_LOGIC;
  signal \tmp_product__1_n_80\ : STD_LOGIC;
  signal \tmp_product__1_n_81\ : STD_LOGIC;
  signal \tmp_product__1_n_82\ : STD_LOGIC;
  signal \tmp_product__1_n_83\ : STD_LOGIC;
  signal \tmp_product__1_n_84\ : STD_LOGIC;
  signal \tmp_product__1_n_85\ : STD_LOGIC;
  signal \tmp_product__1_n_86\ : STD_LOGIC;
  signal \tmp_product__1_n_87\ : STD_LOGIC;
  signal \tmp_product__1_n_88\ : STD_LOGIC;
  signal \tmp_product__1_n_89\ : STD_LOGIC;
  signal \tmp_product__1_n_90\ : STD_LOGIC;
  signal \tmp_product__1_n_91\ : STD_LOGIC;
  signal \tmp_product__1_n_92\ : STD_LOGIC;
  signal \tmp_product__1_n_93\ : STD_LOGIC;
  signal \tmp_product__1_n_98\ : STD_LOGIC;
  signal \tmp_product__1_n_99\ : STD_LOGIC;
  signal \tmp_product__2_n_100\ : STD_LOGIC;
  signal \tmp_product__2_n_101\ : STD_LOGIC;
  signal \tmp_product__2_n_102\ : STD_LOGIC;
  signal \tmp_product__2_n_103\ : STD_LOGIC;
  signal \tmp_product__2_n_104\ : STD_LOGIC;
  signal \tmp_product__2_n_105\ : STD_LOGIC;
  signal \tmp_product__2_n_106\ : STD_LOGIC;
  signal \tmp_product__2_n_107\ : STD_LOGIC;
  signal \tmp_product__2_n_108\ : STD_LOGIC;
  signal \tmp_product__2_n_109\ : STD_LOGIC;
  signal \tmp_product__2_n_110\ : STD_LOGIC;
  signal \tmp_product__2_n_111\ : STD_LOGIC;
  signal \tmp_product__2_n_112\ : STD_LOGIC;
  signal \tmp_product__2_n_113\ : STD_LOGIC;
  signal \tmp_product__2_n_114\ : STD_LOGIC;
  signal \tmp_product__2_n_115\ : STD_LOGIC;
  signal \tmp_product__2_n_116\ : STD_LOGIC;
  signal \tmp_product__2_n_117\ : STD_LOGIC;
  signal \tmp_product__2_n_118\ : STD_LOGIC;
  signal \tmp_product__2_n_119\ : STD_LOGIC;
  signal \tmp_product__2_n_120\ : STD_LOGIC;
  signal \tmp_product__2_n_121\ : STD_LOGIC;
  signal \tmp_product__2_n_122\ : STD_LOGIC;
  signal \tmp_product__2_n_123\ : STD_LOGIC;
  signal \tmp_product__2_n_124\ : STD_LOGIC;
  signal \tmp_product__2_n_125\ : STD_LOGIC;
  signal \tmp_product__2_n_126\ : STD_LOGIC;
  signal \tmp_product__2_n_127\ : STD_LOGIC;
  signal \tmp_product__2_n_128\ : STD_LOGIC;
  signal \tmp_product__2_n_129\ : STD_LOGIC;
  signal \tmp_product__2_n_130\ : STD_LOGIC;
  signal \tmp_product__2_n_131\ : STD_LOGIC;
  signal \tmp_product__2_n_132\ : STD_LOGIC;
  signal \tmp_product__2_n_133\ : STD_LOGIC;
  signal \tmp_product__2_n_134\ : STD_LOGIC;
  signal \tmp_product__2_n_135\ : STD_LOGIC;
  signal \tmp_product__2_n_136\ : STD_LOGIC;
  signal \tmp_product__2_n_137\ : STD_LOGIC;
  signal \tmp_product__2_n_138\ : STD_LOGIC;
  signal \tmp_product__2_n_139\ : STD_LOGIC;
  signal \tmp_product__2_n_140\ : STD_LOGIC;
  signal \tmp_product__2_n_141\ : STD_LOGIC;
  signal \tmp_product__2_n_142\ : STD_LOGIC;
  signal \tmp_product__2_n_143\ : STD_LOGIC;
  signal \tmp_product__2_n_144\ : STD_LOGIC;
  signal \tmp_product__2_n_145\ : STD_LOGIC;
  signal \tmp_product__2_n_98\ : STD_LOGIC;
  signal \tmp_product__2_n_99\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__0_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__1_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__2_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__3_n_47\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_i_7_n_40\ : STD_LOGIC;
  signal \^tmp_product_carry__4_i_8_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tmp_product_carry__4_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_41\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_42\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_43\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_44\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_45\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_46\ : STD_LOGIC;
  signal \tmp_product_carry__4_n_47\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__0_n_40\ : STD_LOGIC;
  signal tmp_product_carry_i_7_n_40 : STD_LOGIC;
  signal tmp_product_carry_n_40 : STD_LOGIC;
  signal tmp_product_carry_n_41 : STD_LOGIC;
  signal tmp_product_carry_n_42 : STD_LOGIC;
  signal tmp_product_carry_n_43 : STD_LOGIC;
  signal tmp_product_carry_n_44 : STD_LOGIC;
  signal tmp_product_carry_n_45 : STD_LOGIC;
  signal tmp_product_carry_n_46 : STD_LOGIC;
  signal tmp_product_carry_n_47 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_157 : STD_LOGIC;
  signal tmp_product_n_158 : STD_LOGIC;
  signal tmp_product_n_159 : STD_LOGIC;
  signal tmp_product_n_160 : STD_LOGIC;
  signal tmp_product_n_161 : STD_LOGIC;
  signal tmp_product_n_162 : STD_LOGIC;
  signal tmp_product_n_163 : STD_LOGIC;
  signal tmp_product_n_164 : STD_LOGIC;
  signal tmp_product_n_165 : STD_LOGIC;
  signal tmp_product_n_166 : STD_LOGIC;
  signal tmp_product_n_167 : STD_LOGIC;
  signal tmp_product_n_168 : STD_LOGIC;
  signal tmp_product_n_169 : STD_LOGIC;
  signal tmp_product_n_170 : STD_LOGIC;
  signal tmp_product_n_171 : STD_LOGIC;
  signal tmp_product_n_172 : STD_LOGIC;
  signal tmp_product_n_173 : STD_LOGIC;
  signal tmp_product_n_174 : STD_LOGIC;
  signal tmp_product_n_175 : STD_LOGIC;
  signal tmp_product_n_176 : STD_LOGIC;
  signal tmp_product_n_177 : STD_LOGIC;
  signal tmp_product_n_178 : STD_LOGIC;
  signal tmp_product_n_179 : STD_LOGIC;
  signal tmp_product_n_180 : STD_LOGIC;
  signal tmp_product_n_181 : STD_LOGIC;
  signal tmp_product_n_182 : STD_LOGIC;
  signal tmp_product_n_183 : STD_LOGIC;
  signal tmp_product_n_184 : STD_LOGIC;
  signal tmp_product_n_185 : STD_LOGIC;
  signal tmp_product_n_186 : STD_LOGIC;
  signal tmp_product_n_187 : STD_LOGIC;
  signal tmp_product_n_188 : STD_LOGIC;
  signal tmp_product_n_189 : STD_LOGIC;
  signal tmp_product_n_190 : STD_LOGIC;
  signal tmp_product_n_191 : STD_LOGIC;
  signal tmp_product_n_192 : STD_LOGIC;
  signal tmp_product_n_193 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__0_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__1_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__1_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_tmp_product__2_XOROUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_product_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__0\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 15x15 4}}";
  attribute KEEP_HIERARCHY of \tmp_product__1\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__1\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__1_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tmp_product__1_i_10\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \tmp_product__1_i_11\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tmp_product__1_i_12\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \tmp_product__1_i_13\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \tmp_product__1_i_14\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \tmp_product__1_i_15\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \tmp_product__1_i_16\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \tmp_product__1_i_17\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tmp_product__1_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \tmp_product__1_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \tmp_product__1_i_4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \tmp_product__1_i_5\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tmp_product__1_i_6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \tmp_product__1_i_7\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tmp_product__1_i_8\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \tmp_product__1_i_9\ : label is "soft_lutpair293";
  attribute KEEP_HIERARCHY of \tmp_product__2\ : label is "yes";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__2\ : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of tmp_product_carry : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product_carry__4\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product_i_10__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tmp_product_i_11__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \tmp_product_i_12__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tmp_product_i_13__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tmp_product_i_14__2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tmp_product_i_15__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \tmp_product_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \tmp_product_i_2__3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tmp_product_i_3__2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \tmp_product_i_4__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tmp_product_i_5__2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \tmp_product_i_6__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \tmp_product_i_7__2\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \tmp_product_i_8__2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \tmp_product_i_9__2\ : label is "soft_lutpair301";
begin
  \tmp_product_carry__4_i_8_0\(0) <= \^tmp_product_carry__4_i_8_0\(0);
\apl2_3_reg_3416[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8_0\(0),
      I1 => \apl2_3_reg_3416_reg[15]\(1),
      I2 => \apl2_3_reg_3416_reg[15]_0\,
      I3 => O(0),
      I4 => \apl2_3_reg_3416_reg[15]\(0),
      I5 => sext_ln580_3_fu_2649_p1(0),
      O => \ah1_reg[13]\(0)
    );
\apl2_reg_3273[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \^tmp_product_carry__4_i_8_0\(0),
      I1 => \apl2_reg_3273_reg[15]\(1),
      I2 => \apl2_reg_3273_reg[15]_0\,
      I3 => O(0),
      I4 => \apl2_reg_3273_reg[15]\(0),
      I5 => sext_ln580_1_fu_1771_p1(0),
      O => S(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_722_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_726_p0(31),
      B(16) => grp_fu_726_p0(31),
      B(15) => grp_fu_726_p0(31),
      B(14 downto 0) => grp_fu_726_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_98,
      P(46) => tmp_product_n_99,
      P(45) => tmp_product_n_100,
      P(44) => tmp_product_n_101,
      P(43) => tmp_product_n_102,
      P(42) => tmp_product_n_103,
      P(41) => tmp_product_n_104,
      P(40) => tmp_product_n_105,
      P(39) => tmp_product_n_106,
      P(38) => tmp_product_n_107,
      P(37) => tmp_product_n_108,
      P(36) => tmp_product_n_109,
      P(35) => tmp_product_n_110,
      P(34) => tmp_product_n_111,
      P(33) => tmp_product_n_112,
      P(32) => tmp_product_n_113,
      P(31) => tmp_product_n_114,
      P(30) => tmp_product_n_115,
      P(29) => tmp_product_n_116,
      P(28) => tmp_product_n_117,
      P(27) => tmp_product_n_118,
      P(26) => tmp_product_n_119,
      P(25) => tmp_product_n_120,
      P(24) => tmp_product_n_121,
      P(23) => tmp_product_n_122,
      P(22) => tmp_product_n_123,
      P(21) => tmp_product_n_124,
      P(20) => tmp_product_n_125,
      P(19) => tmp_product_n_126,
      P(18) => tmp_product_n_127,
      P(17) => tmp_product_n_128,
      P(16) => tmp_product_n_129,
      P(15) => tmp_product_n_130,
      P(14) => tmp_product_n_131,
      P(13) => tmp_product_n_132,
      P(12) => tmp_product_n_133,
      P(11) => tmp_product_n_134,
      P(10) => tmp_product_n_135,
      P(9) => tmp_product_n_136,
      P(8) => tmp_product_n_137,
      P(7) => tmp_product_n_138,
      P(6) => tmp_product_n_139,
      P(5) => tmp_product_n_140,
      P(4) => tmp_product_n_141,
      P(3) => tmp_product_n_142,
      P(2) => tmp_product_n_143,
      P(1) => tmp_product_n_144,
      P(0) => tmp_product_n_145,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_146,
      PCOUT(46) => tmp_product_n_147,
      PCOUT(45) => tmp_product_n_148,
      PCOUT(44) => tmp_product_n_149,
      PCOUT(43) => tmp_product_n_150,
      PCOUT(42) => tmp_product_n_151,
      PCOUT(41) => tmp_product_n_152,
      PCOUT(40) => tmp_product_n_153,
      PCOUT(39) => tmp_product_n_154,
      PCOUT(38) => tmp_product_n_155,
      PCOUT(37) => tmp_product_n_156,
      PCOUT(36) => tmp_product_n_157,
      PCOUT(35) => tmp_product_n_158,
      PCOUT(34) => tmp_product_n_159,
      PCOUT(33) => tmp_product_n_160,
      PCOUT(32) => tmp_product_n_161,
      PCOUT(31) => tmp_product_n_162,
      PCOUT(30) => tmp_product_n_163,
      PCOUT(29) => tmp_product_n_164,
      PCOUT(28) => tmp_product_n_165,
      PCOUT(27) => tmp_product_n_166,
      PCOUT(26) => tmp_product_n_167,
      PCOUT(25) => tmp_product_n_168,
      PCOUT(24) => tmp_product_n_169,
      PCOUT(23) => tmp_product_n_170,
      PCOUT(22) => tmp_product_n_171,
      PCOUT(21) => tmp_product_n_172,
      PCOUT(20) => tmp_product_n_173,
      PCOUT(19) => tmp_product_n_174,
      PCOUT(18) => tmp_product_n_175,
      PCOUT(17) => tmp_product_n_176,
      PCOUT(16) => tmp_product_n_177,
      PCOUT(15) => tmp_product_n_178,
      PCOUT(14) => tmp_product_n_179,
      PCOUT(13) => tmp_product_n_180,
      PCOUT(12) => tmp_product_n_181,
      PCOUT(11) => tmp_product_n_182,
      PCOUT(10) => tmp_product_n_183,
      PCOUT(9) => tmp_product_n_184,
      PCOUT(8) => tmp_product_n_185,
      PCOUT(7) => tmp_product_n_186,
      PCOUT(6) => tmp_product_n_187,
      PCOUT(5) => tmp_product_n_188,
      PCOUT(4) => tmp_product_n_189,
      PCOUT(3) => tmp_product_n_190,
      PCOUT(2) => tmp_product_n_191,
      PCOUT(1) => tmp_product_n_192,
      PCOUT(0) => tmp_product_n_193,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product__0\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => grp_fu_726_p0(31),
      A(28) => grp_fu_726_p0(31),
      A(27) => grp_fu_726_p0(31),
      A(26) => grp_fu_726_p0(31),
      A(25) => grp_fu_726_p0(31),
      A(24) => grp_fu_726_p0(31),
      A(23) => grp_fu_726_p0(31),
      A(22) => grp_fu_726_p0(31),
      A(21) => grp_fu_726_p0(31),
      A(20) => grp_fu_726_p0(31),
      A(19) => grp_fu_726_p0(31),
      A(18) => grp_fu_726_p0(31),
      A(17) => grp_fu_726_p0(31),
      A(16) => grp_fu_726_p0(31),
      A(15) => grp_fu_726_p0(31),
      A(14 downto 0) => grp_fu_726_p0(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_722_p1(31),
      B(16) => grp_fu_722_p1(31),
      B(15) => grp_fu_722_p1(31),
      B(14 downto 0) => grp_fu_722_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_98\,
      P(46) => \tmp_product__0_n_99\,
      P(45) => \tmp_product__0_n_100\,
      P(44) => \tmp_product__0_n_101\,
      P(43) => \tmp_product__0_n_102\,
      P(42) => \tmp_product__0_n_103\,
      P(41) => \tmp_product__0_n_104\,
      P(40) => \tmp_product__0_n_105\,
      P(39) => \tmp_product__0_n_106\,
      P(38) => \tmp_product__0_n_107\,
      P(37) => \tmp_product__0_n_108\,
      P(36) => \tmp_product__0_n_109\,
      P(35) => \tmp_product__0_n_110\,
      P(34) => \tmp_product__0_n_111\,
      P(33) => \tmp_product__0_n_112\,
      P(32) => \tmp_product__0_n_113\,
      P(31) => \tmp_product__0_n_114\,
      P(30) => \tmp_product__0_n_115\,
      P(29) => \tmp_product__0_n_116\,
      P(28) => \tmp_product__0_n_117\,
      P(27) => \tmp_product__0_n_118\,
      P(26) => \tmp_product__0_n_119\,
      P(25) => \tmp_product__0_n_120\,
      P(24) => \tmp_product__0_n_121\,
      P(23) => \tmp_product__0_n_122\,
      P(22) => \tmp_product__0_n_123\,
      P(21) => \tmp_product__0_n_124\,
      P(20) => \tmp_product__0_n_125\,
      P(19) => \tmp_product__0_n_126\,
      P(18) => \tmp_product__0_n_127\,
      P(17) => \tmp_product__0_n_128\,
      P(16) => \tmp_product__0_n_129\,
      P(15) => \tmp_product__0_n_130\,
      P(14) => \tmp_product__0_n_131\,
      P(13) => \tmp_product__0_n_132\,
      P(12) => \tmp_product__0_n_133\,
      P(11) => \tmp_product__0_n_134\,
      P(10) => \tmp_product__0_n_135\,
      P(9) => \tmp_product__0_n_136\,
      P(8) => \tmp_product__0_n_137\,
      P(7) => \tmp_product__0_n_138\,
      P(6) => \tmp_product__0_n_139\,
      P(5) => \tmp_product__0_n_140\,
      P(4) => \tmp_product__0_n_141\,
      P(3) => \tmp_product__0_n_142\,
      P(2) => \tmp_product__0_n_143\,
      P(1) => \tmp_product__0_n_144\,
      P(0) => \tmp_product__0_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => tmp_product_n_146,
      PCIN(46) => tmp_product_n_147,
      PCIN(45) => tmp_product_n_148,
      PCIN(44) => tmp_product_n_149,
      PCIN(43) => tmp_product_n_150,
      PCIN(42) => tmp_product_n_151,
      PCIN(41) => tmp_product_n_152,
      PCIN(40) => tmp_product_n_153,
      PCIN(39) => tmp_product_n_154,
      PCIN(38) => tmp_product_n_155,
      PCIN(37) => tmp_product_n_156,
      PCIN(36) => tmp_product_n_157,
      PCIN(35) => tmp_product_n_158,
      PCIN(34) => tmp_product_n_159,
      PCIN(33) => tmp_product_n_160,
      PCIN(32) => tmp_product_n_161,
      PCIN(31) => tmp_product_n_162,
      PCIN(30) => tmp_product_n_163,
      PCIN(29) => tmp_product_n_164,
      PCIN(28) => tmp_product_n_165,
      PCIN(27) => tmp_product_n_166,
      PCIN(26) => tmp_product_n_167,
      PCIN(25) => tmp_product_n_168,
      PCIN(24) => tmp_product_n_169,
      PCIN(23) => tmp_product_n_170,
      PCIN(22) => tmp_product_n_171,
      PCIN(21) => tmp_product_n_172,
      PCIN(20) => tmp_product_n_173,
      PCIN(19) => tmp_product_n_174,
      PCIN(18) => tmp_product_n_175,
      PCIN(17) => tmp_product_n_176,
      PCIN(16) => tmp_product_n_177,
      PCIN(15) => tmp_product_n_178,
      PCIN(14) => tmp_product_n_179,
      PCIN(13) => tmp_product_n_180,
      PCIN(12) => tmp_product_n_181,
      PCIN(11) => tmp_product_n_182,
      PCIN(10) => tmp_product_n_183,
      PCIN(9) => tmp_product_n_184,
      PCIN(8) => tmp_product_n_185,
      PCIN(7) => tmp_product_n_186,
      PCIN(6) => tmp_product_n_187,
      PCIN(5) => tmp_product_n_188,
      PCIN(4) => tmp_product_n_189,
      PCIN(3) => tmp_product_n_190,
      PCIN(2) => tmp_product_n_191,
      PCIN(1) => tmp_product_n_192,
      PCIN(0) => tmp_product_n_193,
      PCOUT(47 downto 0) => \NLW_tmp_product__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__0_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_726_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__1_n_64\,
      ACOUT(28) => \tmp_product__1_n_65\,
      ACOUT(27) => \tmp_product__1_n_66\,
      ACOUT(26) => \tmp_product__1_n_67\,
      ACOUT(25) => \tmp_product__1_n_68\,
      ACOUT(24) => \tmp_product__1_n_69\,
      ACOUT(23) => \tmp_product__1_n_70\,
      ACOUT(22) => \tmp_product__1_n_71\,
      ACOUT(21) => \tmp_product__1_n_72\,
      ACOUT(20) => \tmp_product__1_n_73\,
      ACOUT(19) => \tmp_product__1_n_74\,
      ACOUT(18) => \tmp_product__1_n_75\,
      ACOUT(17) => \tmp_product__1_n_76\,
      ACOUT(16) => \tmp_product__1_n_77\,
      ACOUT(15) => \tmp_product__1_n_78\,
      ACOUT(14) => \tmp_product__1_n_79\,
      ACOUT(13) => \tmp_product__1_n_80\,
      ACOUT(12) => \tmp_product__1_n_81\,
      ACOUT(11) => \tmp_product__1_n_82\,
      ACOUT(10) => \tmp_product__1_n_83\,
      ACOUT(9) => \tmp_product__1_n_84\,
      ACOUT(8) => \tmp_product__1_n_85\,
      ACOUT(7) => \tmp_product__1_n_86\,
      ACOUT(6) => \tmp_product__1_n_87\,
      ACOUT(5) => \tmp_product__1_n_88\,
      ACOUT(4) => \tmp_product__1_n_89\,
      ACOUT(3) => \tmp_product__1_n_90\,
      ACOUT(2) => \tmp_product__1_n_91\,
      ACOUT(1) => \tmp_product__1_n_92\,
      ACOUT(0) => \tmp_product__1_n_93\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_722_p1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__1_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__1_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__1_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__1_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => \NLW_tmp_product__1_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__1_n_98\,
      P(46) => \tmp_product__1_n_99\,
      P(45) => \tmp_product__1_n_100\,
      P(44) => \tmp_product__1_n_101\,
      P(43) => \tmp_product__1_n_102\,
      P(42) => \tmp_product__1_n_103\,
      P(41) => \tmp_product__1_n_104\,
      P(40) => \tmp_product__1_n_105\,
      P(39) => \tmp_product__1_n_106\,
      P(38) => \tmp_product__1_n_107\,
      P(37) => \tmp_product__1_n_108\,
      P(36) => \tmp_product__1_n_109\,
      P(35) => \tmp_product__1_n_110\,
      P(34) => \tmp_product__1_n_111\,
      P(33) => \tmp_product__1_n_112\,
      P(32) => \tmp_product__1_n_113\,
      P(31) => \tmp_product__1_n_114\,
      P(30) => \tmp_product__1_n_115\,
      P(29) => \tmp_product__1_n_116\,
      P(28) => \tmp_product__1_n_117\,
      P(27) => \tmp_product__1_n_118\,
      P(26) => \tmp_product__1_n_119\,
      P(25) => \tmp_product__1_n_120\,
      P(24) => \tmp_product__1_n_121\,
      P(23) => \tmp_product__1_n_122\,
      P(22) => \tmp_product__1_n_123\,
      P(21) => \tmp_product__1_n_124\,
      P(20) => \tmp_product__1_n_125\,
      P(19) => \tmp_product__1_n_126\,
      P(18) => \tmp_product__1_n_127\,
      P(17) => \tmp_product__1_n_128\,
      P(16) => \tmp_product__1_n_129\,
      P(15) => \tmp_product__1_n_130\,
      P(14) => \tmp_product__1_n_131\,
      P(13) => \tmp_product__1_n_132\,
      P(12) => \tmp_product__1_n_133\,
      P(11) => \tmp_product__1_n_134\,
      P(10) => \tmp_product__1_n_135\,
      P(9) => \tmp_product__1_n_136\,
      P(8) => \tmp_product__1_n_137\,
      P(7) => \tmp_product__1_n_138\,
      P(6) => \tmp_product__1_n_139\,
      P(5) => \tmp_product__1_n_140\,
      P(4) => \tmp_product__1_n_141\,
      P(3) => \tmp_product__1_n_142\,
      P(2) => \tmp_product__1_n_143\,
      P(1) => \tmp_product__1_n_144\,
      P(0) => \tmp_product__1_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__1_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__1_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__1_n_146\,
      PCOUT(46) => \tmp_product__1_n_147\,
      PCOUT(45) => \tmp_product__1_n_148\,
      PCOUT(44) => \tmp_product__1_n_149\,
      PCOUT(43) => \tmp_product__1_n_150\,
      PCOUT(42) => \tmp_product__1_n_151\,
      PCOUT(41) => \tmp_product__1_n_152\,
      PCOUT(40) => \tmp_product__1_n_153\,
      PCOUT(39) => \tmp_product__1_n_154\,
      PCOUT(38) => \tmp_product__1_n_155\,
      PCOUT(37) => \tmp_product__1_n_156\,
      PCOUT(36) => \tmp_product__1_n_157\,
      PCOUT(35) => \tmp_product__1_n_158\,
      PCOUT(34) => \tmp_product__1_n_159\,
      PCOUT(33) => \tmp_product__1_n_160\,
      PCOUT(32) => \tmp_product__1_n_161\,
      PCOUT(31) => \tmp_product__1_n_162\,
      PCOUT(30) => \tmp_product__1_n_163\,
      PCOUT(29) => \tmp_product__1_n_164\,
      PCOUT(28) => \tmp_product__1_n_165\,
      PCOUT(27) => \tmp_product__1_n_166\,
      PCOUT(26) => \tmp_product__1_n_167\,
      PCOUT(25) => \tmp_product__1_n_168\,
      PCOUT(24) => \tmp_product__1_n_169\,
      PCOUT(23) => \tmp_product__1_n_170\,
      PCOUT(22) => \tmp_product__1_n_171\,
      PCOUT(21) => \tmp_product__1_n_172\,
      PCOUT(20) => \tmp_product__1_n_173\,
      PCOUT(19) => \tmp_product__1_n_174\,
      PCOUT(18) => \tmp_product__1_n_175\,
      PCOUT(17) => \tmp_product__1_n_176\,
      PCOUT(16) => \tmp_product__1_n_177\,
      PCOUT(15) => \tmp_product__1_n_178\,
      PCOUT(14) => \tmp_product__1_n_179\,
      PCOUT(13) => \tmp_product__1_n_180\,
      PCOUT(12) => \tmp_product__1_n_181\,
      PCOUT(11) => \tmp_product__1_n_182\,
      PCOUT(10) => \tmp_product__1_n_183\,
      PCOUT(9) => \tmp_product__1_n_184\,
      PCOUT(8) => \tmp_product__1_n_185\,
      PCOUT(7) => \tmp_product__1_n_186\,
      PCOUT(6) => \tmp_product__1_n_187\,
      PCOUT(5) => \tmp_product__1_n_188\,
      PCOUT(4) => \tmp_product__1_n_189\,
      PCOUT(3) => \tmp_product__1_n_190\,
      PCOUT(2) => \tmp_product__1_n_191\,
      PCOUT(1) => \tmp_product__1_n_192\,
      PCOUT(0) => \tmp_product__1_n_193\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__1_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__1_XOROUT_UNCONNECTED\(7 downto 0)
    );
\tmp_product__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(16),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(16),
      O => grp_fu_726_p0(16)
    );
\tmp_product__1_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(7),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(7),
      O => grp_fu_726_p0(7)
    );
\tmp_product__1_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(6),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(6),
      O => grp_fu_726_p0(6)
    );
\tmp_product__1_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(5),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(5),
      O => grp_fu_726_p0(5)
    );
\tmp_product__1_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(4),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(4),
      O => grp_fu_726_p0(4)
    );
\tmp_product__1_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(3),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(3),
      O => grp_fu_726_p0(3)
    );
\tmp_product__1_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(2),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(2),
      O => grp_fu_726_p0(2)
    );
\tmp_product__1_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(1),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(1),
      O => grp_fu_726_p0(1)
    );
\tmp_product__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(0),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(0),
      O => grp_fu_726_p0(0)
    );
\tmp_product__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(15),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(15),
      O => grp_fu_726_p0(15)
    );
\tmp_product__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(14),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(14),
      O => grp_fu_726_p0(14)
    );
\tmp_product__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(13),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(13),
      O => grp_fu_726_p0(13)
    );
\tmp_product__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(12),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(12),
      O => grp_fu_726_p0(12)
    );
\tmp_product__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(11),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(11),
      O => grp_fu_726_p0(11)
    );
\tmp_product__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(10),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(10),
      O => grp_fu_726_p0(10)
    );
\tmp_product__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(9),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(9),
      O => grp_fu_726_p0(9)
    );
\tmp_product__1_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(8),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(8),
      O => grp_fu_726_p0(8)
    );
\tmp_product__2\: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__1_n_64\,
      ACIN(28) => \tmp_product__1_n_65\,
      ACIN(27) => \tmp_product__1_n_66\,
      ACIN(26) => \tmp_product__1_n_67\,
      ACIN(25) => \tmp_product__1_n_68\,
      ACIN(24) => \tmp_product__1_n_69\,
      ACIN(23) => \tmp_product__1_n_70\,
      ACIN(22) => \tmp_product__1_n_71\,
      ACIN(21) => \tmp_product__1_n_72\,
      ACIN(20) => \tmp_product__1_n_73\,
      ACIN(19) => \tmp_product__1_n_74\,
      ACIN(18) => \tmp_product__1_n_75\,
      ACIN(17) => \tmp_product__1_n_76\,
      ACIN(16) => \tmp_product__1_n_77\,
      ACIN(15) => \tmp_product__1_n_78\,
      ACIN(14) => \tmp_product__1_n_79\,
      ACIN(13) => \tmp_product__1_n_80\,
      ACIN(12) => \tmp_product__1_n_81\,
      ACIN(11) => \tmp_product__1_n_82\,
      ACIN(10) => \tmp_product__1_n_83\,
      ACIN(9) => \tmp_product__1_n_84\,
      ACIN(8) => \tmp_product__1_n_85\,
      ACIN(7) => \tmp_product__1_n_86\,
      ACIN(6) => \tmp_product__1_n_87\,
      ACIN(5) => \tmp_product__1_n_88\,
      ACIN(4) => \tmp_product__1_n_89\,
      ACIN(3) => \tmp_product__1_n_90\,
      ACIN(2) => \tmp_product__1_n_91\,
      ACIN(1) => \tmp_product__1_n_92\,
      ACIN(0) => \tmp_product__1_n_93\,
      ACOUT(29 downto 0) => \NLW_tmp_product__2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_722_p1(31),
      B(16) => grp_fu_722_p1(31),
      B(15) => grp_fu_722_p1(31),
      B(14 downto 0) => grp_fu_722_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(8 downto 0) => B"001010101",
      OVERFLOW => \NLW_tmp_product__2_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__2_n_98\,
      P(46) => \tmp_product__2_n_99\,
      P(45) => \tmp_product__2_n_100\,
      P(44) => \tmp_product__2_n_101\,
      P(43) => \tmp_product__2_n_102\,
      P(42) => \tmp_product__2_n_103\,
      P(41) => \tmp_product__2_n_104\,
      P(40) => \tmp_product__2_n_105\,
      P(39) => \tmp_product__2_n_106\,
      P(38) => \tmp_product__2_n_107\,
      P(37) => \tmp_product__2_n_108\,
      P(36) => \tmp_product__2_n_109\,
      P(35) => \tmp_product__2_n_110\,
      P(34) => \tmp_product__2_n_111\,
      P(33) => \tmp_product__2_n_112\,
      P(32) => \tmp_product__2_n_113\,
      P(31) => \tmp_product__2_n_114\,
      P(30) => \tmp_product__2_n_115\,
      P(29) => \tmp_product__2_n_116\,
      P(28) => \tmp_product__2_n_117\,
      P(27) => \tmp_product__2_n_118\,
      P(26) => \tmp_product__2_n_119\,
      P(25) => \tmp_product__2_n_120\,
      P(24) => \tmp_product__2_n_121\,
      P(23) => \tmp_product__2_n_122\,
      P(22) => \tmp_product__2_n_123\,
      P(21) => \tmp_product__2_n_124\,
      P(20) => \tmp_product__2_n_125\,
      P(19) => \tmp_product__2_n_126\,
      P(18) => \tmp_product__2_n_127\,
      P(17) => \tmp_product__2_n_128\,
      P(16) => \tmp_product__2_n_129\,
      P(15) => \tmp_product__2_n_130\,
      P(14) => \tmp_product__2_n_131\,
      P(13) => \tmp_product__2_n_132\,
      P(12) => \tmp_product__2_n_133\,
      P(11) => \tmp_product__2_n_134\,
      P(10) => \tmp_product__2_n_135\,
      P(9) => \tmp_product__2_n_136\,
      P(8) => \tmp_product__2_n_137\,
      P(7) => \tmp_product__2_n_138\,
      P(6) => \tmp_product__2_n_139\,
      P(5) => \tmp_product__2_n_140\,
      P(4) => \tmp_product__2_n_141\,
      P(3) => \tmp_product__2_n_142\,
      P(2) => \tmp_product__2_n_143\,
      P(1) => \tmp_product__2_n_144\,
      P(0) => \tmp_product__2_n_145\,
      PATTERNBDETECT => \NLW_tmp_product__2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => \tmp_product__1_n_146\,
      PCIN(46) => \tmp_product__1_n_147\,
      PCIN(45) => \tmp_product__1_n_148\,
      PCIN(44) => \tmp_product__1_n_149\,
      PCIN(43) => \tmp_product__1_n_150\,
      PCIN(42) => \tmp_product__1_n_151\,
      PCIN(41) => \tmp_product__1_n_152\,
      PCIN(40) => \tmp_product__1_n_153\,
      PCIN(39) => \tmp_product__1_n_154\,
      PCIN(38) => \tmp_product__1_n_155\,
      PCIN(37) => \tmp_product__1_n_156\,
      PCIN(36) => \tmp_product__1_n_157\,
      PCIN(35) => \tmp_product__1_n_158\,
      PCIN(34) => \tmp_product__1_n_159\,
      PCIN(33) => \tmp_product__1_n_160\,
      PCIN(32) => \tmp_product__1_n_161\,
      PCIN(31) => \tmp_product__1_n_162\,
      PCIN(30) => \tmp_product__1_n_163\,
      PCIN(29) => \tmp_product__1_n_164\,
      PCIN(28) => \tmp_product__1_n_165\,
      PCIN(27) => \tmp_product__1_n_166\,
      PCIN(26) => \tmp_product__1_n_167\,
      PCIN(25) => \tmp_product__1_n_168\,
      PCIN(24) => \tmp_product__1_n_169\,
      PCIN(23) => \tmp_product__1_n_170\,
      PCIN(22) => \tmp_product__1_n_171\,
      PCIN(21) => \tmp_product__1_n_172\,
      PCIN(20) => \tmp_product__1_n_173\,
      PCIN(19) => \tmp_product__1_n_174\,
      PCIN(18) => \tmp_product__1_n_175\,
      PCIN(17) => \tmp_product__1_n_176\,
      PCIN(16) => \tmp_product__1_n_177\,
      PCIN(15) => \tmp_product__1_n_178\,
      PCIN(14) => \tmp_product__1_n_179\,
      PCIN(13) => \tmp_product__1_n_180\,
      PCIN(12) => \tmp_product__1_n_181\,
      PCIN(11) => \tmp_product__1_n_182\,
      PCIN(10) => \tmp_product__1_n_183\,
      PCIN(9) => \tmp_product__1_n_184\,
      PCIN(8) => \tmp_product__1_n_185\,
      PCIN(7) => \tmp_product__1_n_186\,
      PCIN(6) => \tmp_product__1_n_187\,
      PCIN(5) => \tmp_product__1_n_188\,
      PCIN(4) => \tmp_product__1_n_189\,
      PCIN(3) => \tmp_product__1_n_190\,
      PCIN(2) => \tmp_product__1_n_191\,
      PCIN(1) => \tmp_product__1_n_192\,
      PCIN(0) => \tmp_product__1_n_193\,
      PCOUT(47 downto 0) => \NLW_tmp_product__2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__2_UNDERFLOW_UNCONNECTED\,
      XOROUT(7 downto 0) => \NLW_tmp_product__2_XOROUT_UNCONNECTED\(7 downto 0)
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => tmp_product_carry_n_40,
      CO(6) => tmp_product_carry_n_41,
      CO(5) => tmp_product_carry_n_42,
      CO(4) => tmp_product_carry_n_43,
      CO(3) => tmp_product_carry_n_44,
      CO(2) => tmp_product_carry_n_45,
      CO(1) => tmp_product_carry_n_46,
      CO(0) => tmp_product_carry_n_47,
      DI(7) => \tmp_product__2_n_139\,
      DI(6) => \tmp_product__2_n_140\,
      DI(5) => \tmp_product__2_n_141\,
      DI(4) => \tmp_product__2_n_142\,
      DI(3) => \tmp_product__2_n_143\,
      DI(2) => \tmp_product__2_n_144\,
      DI(1) => \tmp_product__2_n_145\,
      DI(0) => '0',
      O(7 downto 0) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 0),
      S(7) => \tmp_product_carry_i_1__0_n_40\,
      S(6) => \tmp_product_carry_i_2__0_n_40\,
      S(5) => \tmp_product_carry_i_3__0_n_40\,
      S(4) => \tmp_product_carry_i_4__0_n_40\,
      S(3) => \tmp_product_carry_i_5__0_n_40\,
      S(2) => \tmp_product_carry_i_6__0_n_40\,
      S(1) => tmp_product_carry_i_7_n_40,
      S(0) => \tmp_product__1_n_129\
    );
\tmp_product_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => tmp_product_carry_n_40,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__0_n_40\,
      CO(6) => \tmp_product_carry__0_n_41\,
      CO(5) => \tmp_product_carry__0_n_42\,
      CO(4) => \tmp_product_carry__0_n_43\,
      CO(3) => \tmp_product_carry__0_n_44\,
      CO(2) => \tmp_product_carry__0_n_45\,
      CO(1) => \tmp_product_carry__0_n_46\,
      CO(0) => \tmp_product_carry__0_n_47\,
      DI(7) => \tmp_product__2_n_131\,
      DI(6) => \tmp_product__2_n_132\,
      DI(5) => \tmp_product__2_n_133\,
      DI(4) => \tmp_product__2_n_134\,
      DI(3) => \tmp_product__2_n_135\,
      DI(2) => \tmp_product__2_n_136\,
      DI(1) => \tmp_product__2_n_137\,
      DI(0) => \tmp_product__2_n_138\,
      O(7 downto 0) => \NLW_tmp_product_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__0_i_1_n_40\,
      S(6) => \tmp_product_carry__0_i_2_n_40\,
      S(5) => \tmp_product_carry__0_i_3_n_40\,
      S(4) => \tmp_product_carry__0_i_4_n_40\,
      S(3) => \tmp_product_carry__0_i_5_n_40\,
      S(2) => \tmp_product_carry__0_i_6_n_40\,
      S(1) => \tmp_product_carry__0_i_7_n_40\,
      S(0) => \tmp_product_carry__0_i_8_n_40\
    );
\tmp_product_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_131\,
      I1 => tmp_product_n_131,
      O => \tmp_product_carry__0_i_1_n_40\
    );
\tmp_product_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_132\,
      I1 => tmp_product_n_132,
      O => \tmp_product_carry__0_i_2_n_40\
    );
\tmp_product_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_133\,
      I1 => tmp_product_n_133,
      O => \tmp_product_carry__0_i_3_n_40\
    );
\tmp_product_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_134\,
      I1 => tmp_product_n_134,
      O => \tmp_product_carry__0_i_4_n_40\
    );
\tmp_product_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_135\,
      I1 => tmp_product_n_135,
      O => \tmp_product_carry__0_i_5_n_40\
    );
\tmp_product_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_136\,
      I1 => tmp_product_n_136,
      O => \tmp_product_carry__0_i_6_n_40\
    );
\tmp_product_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_137\,
      I1 => tmp_product_n_137,
      O => \tmp_product_carry__0_i_7_n_40\
    );
\tmp_product_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_138\,
      I1 => tmp_product_n_138,
      O => \tmp_product_carry__0_i_8_n_40\
    );
\tmp_product_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__0_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__1_n_40\,
      CO(6) => \tmp_product_carry__1_n_41\,
      CO(5) => \tmp_product_carry__1_n_42\,
      CO(4) => \tmp_product_carry__1_n_43\,
      CO(3) => \tmp_product_carry__1_n_44\,
      CO(2) => \tmp_product_carry__1_n_45\,
      CO(1) => \tmp_product_carry__1_n_46\,
      CO(0) => \tmp_product_carry__1_n_47\,
      DI(7) => \tmp_product__2_n_123\,
      DI(6) => \tmp_product__2_n_124\,
      DI(5) => \tmp_product__2_n_125\,
      DI(4) => \tmp_product__2_n_126\,
      DI(3) => \tmp_product__2_n_127\,
      DI(2) => \tmp_product__2_n_128\,
      DI(1) => \tmp_product__2_n_129\,
      DI(0) => \tmp_product__2_n_130\,
      O(7 downto 0) => \NLW_tmp_product_carry__1_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__1_i_1_n_40\,
      S(6) => \tmp_product_carry__1_i_2_n_40\,
      S(5) => \tmp_product_carry__1_i_3_n_40\,
      S(4) => \tmp_product_carry__1_i_4_n_40\,
      S(3) => \tmp_product_carry__1_i_5_n_40\,
      S(2) => \tmp_product_carry__1_i_6_n_40\,
      S(1) => \tmp_product_carry__1_i_7_n_40\,
      S(0) => \tmp_product_carry__1_i_8_n_40\
    );
\tmp_product_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_123\,
      I1 => \tmp_product__0_n_140\,
      O => \tmp_product_carry__1_i_1_n_40\
    );
\tmp_product_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_124\,
      I1 => \tmp_product__0_n_141\,
      O => \tmp_product_carry__1_i_2_n_40\
    );
\tmp_product_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_125\,
      I1 => \tmp_product__0_n_142\,
      O => \tmp_product_carry__1_i_3_n_40\
    );
\tmp_product_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_126\,
      I1 => \tmp_product__0_n_143\,
      O => \tmp_product_carry__1_i_4_n_40\
    );
\tmp_product_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_127\,
      I1 => \tmp_product__0_n_144\,
      O => \tmp_product_carry__1_i_5_n_40\
    );
\tmp_product_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_128\,
      I1 => \tmp_product__0_n_145\,
      O => \tmp_product_carry__1_i_6_n_40\
    );
\tmp_product_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_129\,
      I1 => tmp_product_n_129,
      O => \tmp_product_carry__1_i_7_n_40\
    );
\tmp_product_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_130\,
      I1 => tmp_product_n_130,
      O => \tmp_product_carry__1_i_8_n_40\
    );
\tmp_product_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__1_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__2_n_40\,
      CO(6) => \tmp_product_carry__2_n_41\,
      CO(5) => \tmp_product_carry__2_n_42\,
      CO(4) => \tmp_product_carry__2_n_43\,
      CO(3) => \tmp_product_carry__2_n_44\,
      CO(2) => \tmp_product_carry__2_n_45\,
      CO(1) => \tmp_product_carry__2_n_46\,
      CO(0) => \tmp_product_carry__2_n_47\,
      DI(7) => \tmp_product__2_n_115\,
      DI(6) => \tmp_product__2_n_116\,
      DI(5) => \tmp_product__2_n_117\,
      DI(4) => \tmp_product__2_n_118\,
      DI(3) => \tmp_product__2_n_119\,
      DI(2) => \tmp_product__2_n_120\,
      DI(1) => \tmp_product__2_n_121\,
      DI(0) => \tmp_product__2_n_122\,
      O(7 downto 0) => \NLW_tmp_product_carry__2_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__2_i_1_n_40\,
      S(6) => \tmp_product_carry__2_i_2_n_40\,
      S(5) => \tmp_product_carry__2_i_3_n_40\,
      S(4) => \tmp_product_carry__2_i_4_n_40\,
      S(3) => \tmp_product_carry__2_i_5_n_40\,
      S(2) => \tmp_product_carry__2_i_6_n_40\,
      S(1) => \tmp_product_carry__2_i_7_n_40\,
      S(0) => \tmp_product_carry__2_i_8_n_40\
    );
\tmp_product_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_115\,
      I1 => \tmp_product__0_n_132\,
      O => \tmp_product_carry__2_i_1_n_40\
    );
\tmp_product_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_116\,
      I1 => \tmp_product__0_n_133\,
      O => \tmp_product_carry__2_i_2_n_40\
    );
\tmp_product_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_117\,
      I1 => \tmp_product__0_n_134\,
      O => \tmp_product_carry__2_i_3_n_40\
    );
\tmp_product_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_118\,
      I1 => \tmp_product__0_n_135\,
      O => \tmp_product_carry__2_i_4_n_40\
    );
\tmp_product_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_119\,
      I1 => \tmp_product__0_n_136\,
      O => \tmp_product_carry__2_i_5_n_40\
    );
\tmp_product_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_120\,
      I1 => \tmp_product__0_n_137\,
      O => \tmp_product_carry__2_i_6_n_40\
    );
\tmp_product_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_121\,
      I1 => \tmp_product__0_n_138\,
      O => \tmp_product_carry__2_i_7_n_40\
    );
\tmp_product_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_122\,
      I1 => \tmp_product__0_n_139\,
      O => \tmp_product_carry__2_i_8_n_40\
    );
\tmp_product_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__2_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product_carry__3_n_40\,
      CO(6) => \tmp_product_carry__3_n_41\,
      CO(5) => \tmp_product_carry__3_n_42\,
      CO(4) => \tmp_product_carry__3_n_43\,
      CO(3) => \tmp_product_carry__3_n_44\,
      CO(2) => \tmp_product_carry__3_n_45\,
      CO(1) => \tmp_product_carry__3_n_46\,
      CO(0) => \tmp_product_carry__3_n_47\,
      DI(7) => \tmp_product__2_n_107\,
      DI(6) => \tmp_product__2_n_108\,
      DI(5) => \tmp_product__2_n_109\,
      DI(4) => \tmp_product__2_n_110\,
      DI(3) => \tmp_product__2_n_111\,
      DI(2) => \tmp_product__2_n_112\,
      DI(1) => \tmp_product__2_n_113\,
      DI(0) => \tmp_product__2_n_114\,
      O(7 downto 0) => \NLW_tmp_product_carry__3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_product_carry__3_i_1_n_40\,
      S(6) => \tmp_product_carry__3_i_2_n_40\,
      S(5) => \tmp_product_carry__3_i_3_n_40\,
      S(4) => \tmp_product_carry__3_i_4_n_40\,
      S(3) => \tmp_product_carry__3_i_5_n_40\,
      S(2) => \tmp_product_carry__3_i_6_n_40\,
      S(1) => \tmp_product_carry__3_i_7_n_40\,
      S(0) => \tmp_product_carry__3_i_8_n_40\
    );
\tmp_product_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_107\,
      I1 => \tmp_product__0_n_124\,
      O => \tmp_product_carry__3_i_1_n_40\
    );
\tmp_product_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_108\,
      I1 => \tmp_product__0_n_125\,
      O => \tmp_product_carry__3_i_2_n_40\
    );
\tmp_product_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_109\,
      I1 => \tmp_product__0_n_126\,
      O => \tmp_product_carry__3_i_3_n_40\
    );
\tmp_product_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_110\,
      I1 => \tmp_product__0_n_127\,
      O => \tmp_product_carry__3_i_4_n_40\
    );
\tmp_product_carry__3_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_111\,
      I1 => \tmp_product__0_n_128\,
      O => \tmp_product_carry__3_i_5_n_40\
    );
\tmp_product_carry__3_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_112\,
      I1 => \tmp_product__0_n_129\,
      O => \tmp_product_carry__3_i_6_n_40\
    );
\tmp_product_carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_113\,
      I1 => \tmp_product__0_n_130\,
      O => \tmp_product_carry__3_i_7_n_40\
    );
\tmp_product_carry__3_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_114\,
      I1 => \tmp_product__0_n_131\,
      O => \tmp_product_carry__3_i_8_n_40\
    );
\tmp_product_carry__4\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product_carry__3_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_product_carry__4_CO_UNCONNECTED\(7),
      CO(6) => \tmp_product_carry__4_n_41\,
      CO(5) => \tmp_product_carry__4_n_42\,
      CO(4) => \tmp_product_carry__4_n_43\,
      CO(3) => \tmp_product_carry__4_n_44\,
      CO(2) => \tmp_product_carry__4_n_45\,
      CO(1) => \tmp_product_carry__4_n_46\,
      CO(0) => \tmp_product_carry__4_n_47\,
      DI(7) => '0',
      DI(6) => \tmp_product__2_n_100\,
      DI(5) => \tmp_product__2_n_101\,
      DI(4) => \tmp_product__2_n_102\,
      DI(3) => \tmp_product__2_n_103\,
      DI(2) => \tmp_product__2_n_104\,
      DI(1) => \tmp_product__2_n_105\,
      DI(0) => \tmp_product__2_n_106\,
      O(7) => \^tmp_product_carry__4_i_8_0\(0),
      O(6 downto 0) => \NLW_tmp_product_carry__4_O_UNCONNECTED\(6 downto 0),
      S(7) => \tmp_product_carry__4_i_1_n_40\,
      S(6) => \tmp_product_carry__4_i_2_n_40\,
      S(5) => \tmp_product_carry__4_i_3_n_40\,
      S(4) => \tmp_product_carry__4_i_4_n_40\,
      S(3) => \tmp_product_carry__4_i_5_n_40\,
      S(2) => \tmp_product_carry__4_i_6_n_40\,
      S(1) => \tmp_product_carry__4_i_7_n_40\,
      S(0) => \tmp_product_carry__4_i_8_n_40\
    );
\tmp_product_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__0_n_116\,
      I1 => \tmp_product__2_n_99\,
      O => \tmp_product_carry__4_i_1_n_40\
    );
\tmp_product_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_100\,
      I1 => \tmp_product__0_n_117\,
      O => \tmp_product_carry__4_i_2_n_40\
    );
\tmp_product_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_101\,
      I1 => \tmp_product__0_n_118\,
      O => \tmp_product_carry__4_i_3_n_40\
    );
\tmp_product_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_102\,
      I1 => \tmp_product__0_n_119\,
      O => \tmp_product_carry__4_i_4_n_40\
    );
\tmp_product_carry__4_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_103\,
      I1 => \tmp_product__0_n_120\,
      O => \tmp_product_carry__4_i_5_n_40\
    );
\tmp_product_carry__4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_104\,
      I1 => \tmp_product__0_n_121\,
      O => \tmp_product_carry__4_i_6_n_40\
    );
\tmp_product_carry__4_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_105\,
      I1 => \tmp_product__0_n_122\,
      O => \tmp_product_carry__4_i_7_n_40\
    );
\tmp_product_carry__4_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_106\,
      I1 => \tmp_product__0_n_123\,
      O => \tmp_product_carry__4_i_8_n_40\
    );
\tmp_product_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_139\,
      I1 => tmp_product_n_139,
      O => \tmp_product_carry_i_1__0_n_40\
    );
\tmp_product_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_140\,
      I1 => tmp_product_n_140,
      O => \tmp_product_carry_i_2__0_n_40\
    );
\tmp_product_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_141\,
      I1 => tmp_product_n_141,
      O => \tmp_product_carry_i_3__0_n_40\
    );
\tmp_product_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_142\,
      I1 => tmp_product_n_142,
      O => \tmp_product_carry_i_4__0_n_40\
    );
\tmp_product_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_143\,
      I1 => tmp_product_n_143,
      O => \tmp_product_carry_i_5__0_n_40\
    );
\tmp_product_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_144\,
      I1 => tmp_product_n_144,
      O => \tmp_product_carry_i_6__0_n_40\
    );
tmp_product_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_product__2_n_145\,
      I1 => tmp_product_n_145,
      O => tmp_product_carry_i_7_n_40
    );
\tmp_product_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(22),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(22),
      O => grp_fu_726_p0(22)
    );
\tmp_product_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(21),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(21),
      O => grp_fu_726_p0(21)
    );
\tmp_product_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(20),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(20),
      O => grp_fu_726_p0(20)
    );
\tmp_product_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(19),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(19),
      O => grp_fu_726_p0(19)
    );
\tmp_product_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(18),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(18),
      O => grp_fu_726_p0(18)
    );
\tmp_product_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(17),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(17),
      O => grp_fu_726_p0(17)
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(31),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(31),
      O => grp_fu_726_p0(31)
    );
\tmp_product_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(30),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(30),
      O => grp_fu_726_p0(30)
    );
\tmp_product_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(29),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(29),
      O => grp_fu_726_p0(29)
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(28),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(28),
      O => grp_fu_726_p0(28)
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(27),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(27),
      O => grp_fu_726_p0(27)
    );
\tmp_product_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(26),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(26),
      O => grp_fu_726_p0(26)
    );
\tmp_product_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(25),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(25),
      O => grp_fu_726_p0(25)
    );
\tmp_product_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(24),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(24),
      O => grp_fu_726_p0(24)
    );
\tmp_product_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST(23),
      I1 => Q(0),
      I2 => DSP_A_B_DATA_INST_0(23),
      O => grp_fu_726_p0(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tqmf_load_2_reg_3015_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln244_1_fu_884_p1 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \tqmf_load_2_reg_3015_reg[29]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln255_1_reg_3010_reg[43]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln255_1_reg_3010_reg[44]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln3_reg_3085_reg[1]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_product_carry_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    xb_4_fu_1191_p2 : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \trunc_ln2_reg_3080_reg[31]\ : in STD_LOGIC_VECTOR ( 37 downto 0 );
    \trunc_ln2_reg_3080_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln2_reg_3080_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln2_reg_3080_reg[31]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln2_reg_3080_reg[31]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln3_reg_3085_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln3_reg_3085_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln3_reg_3085_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln3_reg_3085_reg[25]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \trunc_ln3_reg_3085_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln3_reg_3085_reg[31]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1 : entity is "adpcm_main_mul_32s_7s_39_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_fu_730_p0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^sext_ln244_1_fu_884_p1\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \tmp_product__14_carry__0_i_10_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_11_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_12_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_13_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_14_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_15_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_16_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_17_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_18_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_19_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_20_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_21_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_22_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_23_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_24_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_9_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_10_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_11_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_12_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_13_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_14_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_15_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_16_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_17_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_18_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_19_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_20_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_21_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_22_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_9_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_10_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_11_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_12_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_13_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_14_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_15_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_16_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_17_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_19_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_21_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_22_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_8_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_9_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_10_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_11_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_12_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_13_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_14_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_15_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_16_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_17_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_18_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_19_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_20_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_21_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_22_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_9_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_47\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_46\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_47\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_55\ : STD_LOGIC;
  signal tmp_product_carry_i_1_n_40 : STD_LOGIC;
  signal tmp_product_carry_i_2_n_40 : STD_LOGIC;
  signal tmp_product_carry_i_3_n_40 : STD_LOGIC;
  signal tmp_product_carry_i_4_n_40 : STD_LOGIC;
  signal tmp_product_carry_i_5_n_40 : STD_LOGIC;
  signal tmp_product_carry_i_6_n_40 : STD_LOGIC;
  signal tmp_product_carry_n_45 : STD_LOGIC;
  signal tmp_product_carry_n_46 : STD_LOGIC;
  signal tmp_product_carry_n_47 : STD_LOGIC;
  signal tmp_product_carry_n_52 : STD_LOGIC;
  signal tmp_product_carry_n_53 : STD_LOGIC;
  signal tmp_product_carry_n_54 : STD_LOGIC;
  signal tmp_product_carry_n_55 : STD_LOGIC;
  signal \^tqmf_load_2_reg_3015_reg[29]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln2_reg_3080[0]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_26_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_27_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_28_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_29_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_2_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[17]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_27_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_28_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_29_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_30_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_31_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_14_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_15_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[9]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[17]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_41\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_42\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_43\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_44\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_45\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_46\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[1]_i_2_n_47\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[25]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085_reg[9]_i_1_n_47\ : STD_LOGIC;
  signal \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__14_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_product__8_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__8_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln2_reg_3080_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_trunc_ln2_reg_3080_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln2_reg_3080_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_trunc_ln2_reg_3080_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln3_reg_3085_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_trunc_ln3_reg_3085_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_trunc_ln3_reg_3085_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln3_reg_3085_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_17\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_18\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_19\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_20\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_21\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_22\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_23\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_24\ : label is "soft_lutpair314";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_17\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_18\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_19\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_20\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_21\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_22\ : label is "soft_lutpair316";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_17\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_18\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_19\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_22\ : label is "soft_lutpair305";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_17\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_18\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_19\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_20\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_21\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_22\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_23\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_24\ : label is "soft_lutpair313";
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln2_reg_3080[24]_i_10\ : label is "lutpair0";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_14\ : label is "lutpair1";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_7\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln3_reg_3085_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln3_reg_3085_reg[1]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln3_reg_3085_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln3_reg_3085_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln3_reg_3085_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln3_reg_3085_reg[9]_i_1\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  sext_ln244_1_fu_884_p1(34 downto 0) <= \^sext_ln244_1_fu_884_p1\(34 downto 0);
  \tqmf_load_2_reg_3015_reg[29]\(2 downto 0) <= \^tqmf_load_2_reg_3015_reg[29]\(2 downto 0);
\tmp_product__14_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry_n_40\,
      CO(6) => \tmp_product__14_carry_n_41\,
      CO(5) => \tmp_product__14_carry_n_42\,
      CO(4) => \tmp_product__14_carry_n_43\,
      CO(3) => \tmp_product__14_carry_n_44\,
      CO(2) => \tmp_product__14_carry_n_45\,
      CO(1) => \tmp_product__14_carry_n_46\,
      CO(0) => \tmp_product__14_carry_n_47\,
      DI(7) => \tmp_product__14_carry_i_1_n_40\,
      DI(6) => \tmp_product__14_carry_i_2_n_40\,
      DI(5) => \tmp_product__14_carry_i_3_n_40\,
      DI(4) => \tmp_product__14_carry_i_4_n_40\,
      DI(3) => \tmp_product__14_carry_i_5_n_40\,
      DI(2) => \tmp_product__14_carry_i_6_n_40\,
      DI(1) => \tmp_product__14_carry_i_7_n_40\,
      DI(0) => grp_fu_730_p0(2),
      O(7 downto 0) => \^sext_ln244_1_fu_884_p1\(7 downto 0),
      S(7) => \tmp_product__14_carry_i_9_n_40\,
      S(6) => \tmp_product__14_carry_i_10_n_40\,
      S(5) => \tmp_product__14_carry_i_11_n_40\,
      S(4) => \tmp_product__14_carry_i_12_n_40\,
      S(3) => \tmp_product__14_carry_i_13_n_40\,
      S(2) => \tmp_product__14_carry_i_14_n_40\,
      S(1) => \tmp_product__14_carry_i_15_n_40\,
      S(0) => \tmp_product__14_carry_i_16_n_40\
    );
\tmp_product__14_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__0_n_40\,
      CO(6) => \tmp_product__14_carry__0_n_41\,
      CO(5) => \tmp_product__14_carry__0_n_42\,
      CO(4) => \tmp_product__14_carry__0_n_43\,
      CO(3) => \tmp_product__14_carry__0_n_44\,
      CO(2) => \tmp_product__14_carry__0_n_45\,
      CO(1) => \tmp_product__14_carry__0_n_46\,
      CO(0) => \tmp_product__14_carry__0_n_47\,
      DI(7) => \tmp_product__14_carry__0_i_1_n_40\,
      DI(6) => \tmp_product__14_carry__0_i_2_n_40\,
      DI(5) => \tmp_product__14_carry__0_i_3_n_40\,
      DI(4) => \tmp_product__14_carry__0_i_4_n_40\,
      DI(3) => \tmp_product__14_carry__0_i_5_n_40\,
      DI(2) => \tmp_product__14_carry__0_i_6_n_40\,
      DI(1) => \tmp_product__14_carry__0_i_7_n_40\,
      DI(0) => \tmp_product__14_carry__0_i_8_n_40\,
      O(7 downto 0) => \^sext_ln244_1_fu_884_p1\(15 downto 8),
      S(7) => \tmp_product__14_carry__0_i_9_n_40\,
      S(6) => \tmp_product__14_carry__0_i_10_n_40\,
      S(5) => \tmp_product__14_carry__0_i_11_n_40\,
      S(4) => \tmp_product__14_carry__0_i_12_n_40\,
      S(3) => \tmp_product__14_carry__0_i_13_n_40\,
      S(2) => \tmp_product__14_carry__0_i_14_n_40\,
      S(1) => \tmp_product__14_carry__0_i_15_n_40\,
      S(0) => \tmp_product__14_carry__0_i_16_n_40\
    );
\tmp_product__14_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(12),
      I1 => Q(1),
      I2 => DOUTBDOUT(12),
      I3 => DOUTBDOUT(14),
      I4 => tmp_product_carry_0(14),
      I5 => \tmp_product__14_carry__0_i_17_n_40\,
      O => \tmp_product__14_carry__0_i_1_n_40\
    );
\tmp_product__14_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_2_n_40\,
      I1 => \tmp_product__14_carry__0_i_22_n_40\,
      I2 => \tmp_product__14_carry__0_i_17_n_40\,
      I3 => tmp_product_carry_0(12),
      I4 => Q(1),
      I5 => DOUTBDOUT(12),
      O => \tmp_product__14_carry__0_i_10_n_40\
    );
\tmp_product__14_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_3_n_40\,
      I1 => \tmp_product__14_carry__0_i_18_n_40\,
      I2 => \tmp_product__14_carry__0_i_20_n_40\,
      I3 => tmp_product_carry_0(11),
      I4 => Q(1),
      I5 => DOUTBDOUT(11),
      O => \tmp_product__14_carry__0_i_11_n_40\
    );
\tmp_product__14_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_4_n_40\,
      I1 => \tmp_product__14_carry__0_i_19_n_40\,
      I2 => \tmp_product__14_carry__0_i_22_n_40\,
      I3 => tmp_product_carry_0(10),
      I4 => Q(1),
      I5 => DOUTBDOUT(10),
      O => \tmp_product__14_carry__0_i_12_n_40\
    );
\tmp_product__14_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_5_n_40\,
      I1 => \tmp_product__14_carry__0_i_23_n_40\,
      I2 => \tmp_product__14_carry__0_i_18_n_40\,
      I3 => tmp_product_carry_0(9),
      I4 => Q(1),
      I5 => DOUTBDOUT(9),
      O => \tmp_product__14_carry__0_i_13_n_40\
    );
\tmp_product__14_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_6_n_40\,
      I1 => \tmp_product__14_carry__0_i_24_n_40\,
      I2 => \tmp_product__14_carry__0_i_19_n_40\,
      I3 => tmp_product_carry_0(8),
      I4 => Q(1),
      I5 => DOUTBDOUT(8),
      O => \tmp_product__14_carry__0_i_14_n_40\
    );
\tmp_product__14_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_7_n_40\,
      I1 => \tmp_product__14_carry_i_21_n_40\,
      I2 => \tmp_product__14_carry__0_i_23_n_40\,
      I3 => tmp_product_carry_0(7),
      I4 => Q(1),
      I5 => DOUTBDOUT(7),
      O => \tmp_product__14_carry__0_i_15_n_40\
    );
\tmp_product__14_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_8_n_40\,
      I1 => \tmp_product__14_carry_i_17_n_40\,
      I2 => \tmp_product__14_carry__0_i_24_n_40\,
      I3 => tmp_product_carry_0(6),
      I4 => Q(1),
      I5 => DOUTBDOUT(6),
      O => \tmp_product__14_carry__0_i_16_n_40\
    );
\tmp_product__14_carry__0_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(16),
      I1 => Q(1),
      I2 => DOUTBDOUT(16),
      O => \tmp_product__14_carry__0_i_17_n_40\
    );
\tmp_product__14_carry__0_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(13),
      I1 => Q(1),
      I2 => DOUTBDOUT(13),
      O => \tmp_product__14_carry__0_i_18_n_40\
    );
\tmp_product__14_carry__0_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(12),
      I1 => Q(1),
      I2 => DOUTBDOUT(12),
      O => \tmp_product__14_carry__0_i_19_n_40\
    );
\tmp_product__14_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(15),
      I1 => Q(1),
      I2 => DOUTBDOUT(15),
      I3 => DOUTBDOUT(11),
      I4 => tmp_product_carry_0(11),
      I5 => \tmp_product__14_carry__0_i_18_n_40\,
      O => \tmp_product__14_carry__0_i_2_n_40\
    );
\tmp_product__14_carry__0_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(15),
      I1 => Q(1),
      I2 => DOUTBDOUT(15),
      O => \tmp_product__14_carry__0_i_20_n_40\
    );
\tmp_product__14_carry__0_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(17),
      I1 => Q(1),
      I2 => DOUTBDOUT(17),
      O => \tmp_product__14_carry__0_i_21_n_40\
    );
\tmp_product__14_carry__0_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(14),
      I1 => Q(1),
      I2 => DOUTBDOUT(14),
      O => \tmp_product__14_carry__0_i_22_n_40\
    );
\tmp_product__14_carry__0_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(11),
      I1 => Q(1),
      I2 => DOUTBDOUT(11),
      O => \tmp_product__14_carry__0_i_23_n_40\
    );
\tmp_product__14_carry__0_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(10),
      I1 => Q(1),
      I2 => DOUTBDOUT(10),
      O => \tmp_product__14_carry__0_i_24_n_40\
    );
\tmp_product__14_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(14),
      I1 => Q(1),
      I2 => DOUTBDOUT(14),
      I3 => DOUTBDOUT(10),
      I4 => tmp_product_carry_0(10),
      I5 => \tmp_product__14_carry__0_i_19_n_40\,
      O => \tmp_product__14_carry__0_i_3_n_40\
    );
\tmp_product__14_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(9),
      I1 => Q(1),
      I2 => DOUTBDOUT(9),
      I3 => DOUTBDOUT(11),
      I4 => tmp_product_carry_0(11),
      I5 => \tmp_product__14_carry__0_i_18_n_40\,
      O => \tmp_product__14_carry__0_i_4_n_40\
    );
\tmp_product__14_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(8),
      I1 => Q(1),
      I2 => DOUTBDOUT(8),
      I3 => DOUTBDOUT(10),
      I4 => tmp_product_carry_0(10),
      I5 => \tmp_product__14_carry__0_i_19_n_40\,
      O => \tmp_product__14_carry__0_i_5_n_40\
    );
\tmp_product__14_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(11),
      I1 => Q(1),
      I2 => DOUTBDOUT(11),
      I3 => DOUTBDOUT(7),
      I4 => tmp_product_carry_0(7),
      I5 => \tmp_product__14_carry_i_21_n_40\,
      O => \tmp_product__14_carry__0_i_6_n_40\
    );
\tmp_product__14_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(10),
      I1 => Q(1),
      I2 => DOUTBDOUT(10),
      I3 => DOUTBDOUT(6),
      I4 => tmp_product_carry_0(6),
      I5 => \tmp_product__14_carry_i_17_n_40\,
      O => \tmp_product__14_carry__0_i_7_n_40\
    );
\tmp_product__14_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(5),
      I1 => Q(1),
      I2 => DOUTBDOUT(5),
      I3 => DOUTBDOUT(7),
      I4 => tmp_product_carry_0(7),
      I5 => \tmp_product__14_carry_i_21_n_40\,
      O => \tmp_product__14_carry__0_i_8_n_40\
    );
\tmp_product__14_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_1_n_40\,
      I1 => \tmp_product__14_carry__0_i_20_n_40\,
      I2 => \tmp_product__14_carry__0_i_21_n_40\,
      I3 => tmp_product_carry_0(13),
      I4 => Q(1),
      I5 => DOUTBDOUT(13),
      O => \tmp_product__14_carry__0_i_9_n_40\
    );
\tmp_product__14_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__0_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__1_n_40\,
      CO(6) => \tmp_product__14_carry__1_n_41\,
      CO(5) => \tmp_product__14_carry__1_n_42\,
      CO(4) => \tmp_product__14_carry__1_n_43\,
      CO(3) => \tmp_product__14_carry__1_n_44\,
      CO(2) => \tmp_product__14_carry__1_n_45\,
      CO(1) => \tmp_product__14_carry__1_n_46\,
      CO(0) => \tmp_product__14_carry__1_n_47\,
      DI(7) => \tmp_product__14_carry__1_i_1_n_40\,
      DI(6) => \tmp_product__14_carry__1_i_2_n_40\,
      DI(5) => \tmp_product__14_carry__1_i_3_n_40\,
      DI(4) => \tmp_product__14_carry__1_i_4_n_40\,
      DI(3) => \tmp_product__14_carry__1_i_5_n_40\,
      DI(2) => \tmp_product__14_carry__1_i_6_n_40\,
      DI(1) => \tmp_product__14_carry__1_i_7_n_40\,
      DI(0) => \tmp_product__14_carry__1_i_8_n_40\,
      O(7 downto 0) => \^sext_ln244_1_fu_884_p1\(23 downto 16),
      S(7) => \tmp_product__14_carry__1_i_9_n_40\,
      S(6) => \tmp_product__14_carry__1_i_10_n_40\,
      S(5) => \tmp_product__14_carry__1_i_11_n_40\,
      S(4) => \tmp_product__14_carry__1_i_12_n_40\,
      S(3) => \tmp_product__14_carry__1_i_13_n_40\,
      S(2) => \tmp_product__14_carry__1_i_14_n_40\,
      S(1) => \tmp_product__14_carry__1_i_15_n_40\,
      S(0) => \tmp_product__14_carry__1_i_16_n_40\
    );
\tmp_product__14_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_17_n_40\,
      I1 => DOUTBDOUT(22),
      I2 => tmp_product_carry_0(22),
      I3 => DOUTBDOUT(24),
      I4 => Q(1),
      I5 => tmp_product_carry_0(24),
      O => \tmp_product__14_carry__1_i_1_n_40\
    );
\tmp_product__14_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_2_n_40\,
      I1 => DOUTBDOUT(22),
      I2 => Q(1),
      I3 => tmp_product_carry_0(22),
      I4 => \tmp_product__14_carry__1_i_20_n_40\,
      I5 => \tmp_product__14_carry__1_i_17_n_40\,
      O => \tmp_product__14_carry__1_i_10_n_40\
    );
\tmp_product__14_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_3_n_40\,
      I1 => \tmp_product__14_carry__1_i_18_n_40\,
      I2 => DOUTBDOUT(23),
      I3 => Q(1),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_21_n_40\,
      O => \tmp_product__14_carry__1_i_11_n_40\
    );
\tmp_product__14_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_4_n_40\,
      I1 => \tmp_product__14_carry__1_i_17_n_40\,
      I2 => DOUTBDOUT(22),
      I3 => Q(1),
      I4 => tmp_product_carry_0(22),
      I5 => \tmp_product__14_carry__1_i_22_n_40\,
      O => \tmp_product__14_carry__1_i_12_n_40\
    );
\tmp_product__14_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_5_n_40\,
      I1 => \tmp_product__14_carry__1_i_21_n_40\,
      I2 => \tmp_product__14_carry__1_i_18_n_40\,
      I3 => tmp_product_carry_0(17),
      I4 => Q(1),
      I5 => DOUTBDOUT(17),
      O => \tmp_product__14_carry__1_i_13_n_40\
    );
\tmp_product__14_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_6_n_40\,
      I1 => \tmp_product__14_carry__1_i_22_n_40\,
      I2 => \tmp_product__14_carry__1_i_17_n_40\,
      I3 => tmp_product_carry_0(16),
      I4 => Q(1),
      I5 => DOUTBDOUT(16),
      O => \tmp_product__14_carry__1_i_14_n_40\
    );
\tmp_product__14_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_7_n_40\,
      I1 => \tmp_product__14_carry__0_i_21_n_40\,
      I2 => \tmp_product__14_carry__1_i_21_n_40\,
      I3 => tmp_product_carry_0(15),
      I4 => Q(1),
      I5 => DOUTBDOUT(15),
      O => \tmp_product__14_carry__1_i_15_n_40\
    );
\tmp_product__14_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_8_n_40\,
      I1 => \tmp_product__14_carry__0_i_17_n_40\,
      I2 => \tmp_product__14_carry__1_i_22_n_40\,
      I3 => tmp_product_carry_0(14),
      I4 => Q(1),
      I5 => DOUTBDOUT(14),
      O => \tmp_product__14_carry__1_i_16_n_40\
    );
\tmp_product__14_carry__1_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(20),
      I1 => Q(1),
      I2 => DOUTBDOUT(20),
      O => \tmp_product__14_carry__1_i_17_n_40\
    );
\tmp_product__14_carry__1_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(21),
      I1 => Q(1),
      I2 => DOUTBDOUT(21),
      O => \tmp_product__14_carry__1_i_18_n_40\
    );
\tmp_product__14_carry__1_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(25),
      I1 => Q(1),
      I2 => DOUTBDOUT(25),
      O => \tmp_product__14_carry__1_i_19_n_40\
    );
\tmp_product__14_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(23),
      I1 => Q(1),
      I2 => DOUTBDOUT(23),
      I3 => DOUTBDOUT(19),
      I4 => tmp_product_carry_0(19),
      I5 => \tmp_product__14_carry__1_i_18_n_40\,
      O => \tmp_product__14_carry__1_i_2_n_40\
    );
\tmp_product__14_carry__1_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(24),
      I1 => Q(1),
      I2 => DOUTBDOUT(24),
      O => \tmp_product__14_carry__1_i_20_n_40\
    );
\tmp_product__14_carry__1_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(19),
      I1 => Q(1),
      I2 => DOUTBDOUT(19),
      O => \tmp_product__14_carry__1_i_21_n_40\
    );
\tmp_product__14_carry__1_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(18),
      I1 => Q(1),
      I2 => DOUTBDOUT(18),
      O => \tmp_product__14_carry__1_i_22_n_40\
    );
\tmp_product__14_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(22),
      I1 => Q(1),
      I2 => DOUTBDOUT(22),
      I3 => DOUTBDOUT(18),
      I4 => tmp_product_carry_0(18),
      I5 => \tmp_product__14_carry__1_i_17_n_40\,
      O => \tmp_product__14_carry__1_i_3_n_40\
    );
\tmp_product__14_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(17),
      I1 => Q(1),
      I2 => DOUTBDOUT(17),
      I3 => DOUTBDOUT(19),
      I4 => tmp_product_carry_0(19),
      I5 => \tmp_product__14_carry__1_i_18_n_40\,
      O => \tmp_product__14_carry__1_i_4_n_40\
    );
\tmp_product__14_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(16),
      I1 => Q(1),
      I2 => DOUTBDOUT(16),
      I3 => DOUTBDOUT(18),
      I4 => tmp_product_carry_0(18),
      I5 => \tmp_product__14_carry__1_i_17_n_40\,
      O => \tmp_product__14_carry__1_i_5_n_40\
    );
\tmp_product__14_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(19),
      I1 => Q(1),
      I2 => DOUTBDOUT(19),
      I3 => DOUTBDOUT(15),
      I4 => tmp_product_carry_0(15),
      I5 => \tmp_product__14_carry__0_i_21_n_40\,
      O => \tmp_product__14_carry__1_i_6_n_40\
    );
\tmp_product__14_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(18),
      I1 => Q(1),
      I2 => DOUTBDOUT(18),
      I3 => DOUTBDOUT(14),
      I4 => tmp_product_carry_0(14),
      I5 => \tmp_product__14_carry__0_i_17_n_40\,
      O => \tmp_product__14_carry__1_i_7_n_40\
    );
\tmp_product__14_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(13),
      I1 => Q(1),
      I2 => DOUTBDOUT(13),
      I3 => DOUTBDOUT(15),
      I4 => tmp_product_carry_0(15),
      I5 => \tmp_product__14_carry__0_i_21_n_40\,
      O => \tmp_product__14_carry__1_i_8_n_40\
    );
\tmp_product__14_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_1_n_40\,
      I1 => DOUTBDOUT(23),
      I2 => Q(1),
      I3 => tmp_product_carry_0(23),
      I4 => \tmp_product__14_carry__1_i_19_n_40\,
      I5 => \tmp_product__14_carry__1_i_18_n_40\,
      O => \tmp_product__14_carry__1_i_9_n_40\
    );
\tmp_product__14_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__1_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__2_n_40\,
      CO(6) => \tmp_product__14_carry__2_n_41\,
      CO(5) => \tmp_product__14_carry__2_n_42\,
      CO(4) => \tmp_product__14_carry__2_n_43\,
      CO(3) => \tmp_product__14_carry__2_n_44\,
      CO(2) => \tmp_product__14_carry__2_n_45\,
      CO(1) => \tmp_product__14_carry__2_n_46\,
      CO(0) => \tmp_product__14_carry__2_n_47\,
      DI(7) => \tmp_product__14_carry__2_i_1_n_40\,
      DI(6) => \tmp_product__14_carry__2_i_2_n_40\,
      DI(5) => \tmp_product__14_carry__2_i_3_n_40\,
      DI(4) => \tmp_product__14_carry__2_i_4_n_40\,
      DI(3) => \tmp_product__14_carry__2_i_5_n_40\,
      DI(2) => \tmp_product__14_carry__2_i_6_n_40\,
      DI(1) => \tmp_product__14_carry__2_i_7_n_40\,
      DI(0) => \tmp_product__14_carry__2_i_8_n_40\,
      O(7 downto 0) => \^sext_ln244_1_fu_884_p1\(31 downto 24),
      S(7) => \tmp_product__14_carry__2_i_9_n_40\,
      S(6) => \tmp_product__14_carry__2_i_10_n_40\,
      S(5) => \tmp_product__14_carry__2_i_11_n_40\,
      S(4) => \tmp_product__14_carry__2_i_12_n_40\,
      S(3) => \tmp_product__14_carry__2_i_13_n_40\,
      S(2) => \tmp_product__14_carry__2_i_14_n_40\,
      S(1) => \tmp_product__14_carry__2_i_15_n_40\,
      S(0) => \tmp_product__14_carry__2_i_16_n_40\
    );
\tmp_product__14_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \tmp_product__8_carry_n_55\,
      I1 => \tmp_product__14_carry__2_i_17_n_40\,
      I2 => tmp_product_carry_n_52,
      I3 => \^o\(0),
      I4 => \^co\(0),
      I5 => \^tqmf_load_2_reg_3015_reg[29]\(1),
      O => \tmp_product__14_carry__2_i_1_n_40\
    );
\tmp_product__14_carry__2_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C96C93C9"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_21_n_40\,
      I1 => \tmp_product__14_carry__2_i_22_n_40\,
      I2 => \tmp_product__8_carry_n_55\,
      I3 => \tmp_product__14_carry__2_i_17_n_40\,
      I4 => tmp_product_carry_n_52,
      O => \tmp_product__14_carry__2_i_10_n_40\
    );
\tmp_product__14_carry__2_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_3_n_40\,
      I1 => \tmp_product__8_carry_n_55\,
      I2 => tmp_product_carry_n_52,
      I3 => \tmp_product__14_carry__2_i_17_n_40\,
      I4 => \tmp_product__14_carry__2_i_21_n_40\,
      O => \tmp_product__14_carry__2_i_11_n_40\
    );
\tmp_product__14_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_4_n_40\,
      I1 => \tmp_product__14_carry__2_i_19_n_40\,
      I2 => tmp_product_carry_n_53,
      I3 => \^tqmf_load_2_reg_3015_reg[29]\(1),
      I4 => tmp_product_carry_n_54,
      I5 => \tmp_product__14_carry__2_i_17_n_40\,
      O => \tmp_product__14_carry__2_i_12_n_40\
    );
\tmp_product__14_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => tmp_product_carry_n_54,
      I1 => \tmp_product__14_carry__2_i_17_n_40\,
      I2 => \tmp_product__14_carry__1_i_19_n_40\,
      I3 => \tmp_product__14_carry__2_i_19_n_40\,
      I4 => tmp_product_carry_n_55,
      I5 => \tmp_product__14_carry__1_i_20_n_40\,
      O => \tmp_product__14_carry__2_i_13_n_40\
    );
\tmp_product__14_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_6_n_40\,
      I1 => tmp_product_carry_n_55,
      I2 => \tmp_product__14_carry__2_i_19_n_40\,
      I3 => tmp_product_carry_0(24),
      I4 => Q(1),
      I5 => DOUTBDOUT(24),
      O => \tmp_product__14_carry__2_i_14_n_40\
    );
\tmp_product__14_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_7_n_40\,
      I1 => \tmp_product__14_carry__2_i_17_n_40\,
      I2 => DOUTBDOUT(23),
      I3 => Q(1),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_19_n_40\,
      O => \tmp_product__14_carry__2_i_15_n_40\
    );
\tmp_product__14_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_8_n_40\,
      I1 => \tmp_product__14_carry__2_i_19_n_40\,
      I2 => DOUTBDOUT(22),
      I3 => Q(1),
      I4 => tmp_product_carry_0(22),
      I5 => \tmp_product__14_carry__1_i_20_n_40\,
      O => \tmp_product__14_carry__2_i_16_n_40\
    );
\tmp_product__14_carry__2_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(27),
      I1 => Q(1),
      I2 => DOUTBDOUT(27),
      O => \tmp_product__14_carry__2_i_17_n_40\
    );
\tmp_product__14_carry__2_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(28),
      I1 => Q(1),
      I2 => DOUTBDOUT(28),
      O => \^tqmf_load_2_reg_3015_reg[29]\(1)
    );
\tmp_product__14_carry__2_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(26),
      I1 => Q(1),
      I2 => DOUTBDOUT(26),
      O => \tmp_product__14_carry__2_i_19_n_40\
    );
\tmp_product__14_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \^tqmf_load_2_reg_3015_reg[29]\(1),
      I1 => \tmp_product__14_carry__2_i_19_n_40\,
      I2 => tmp_product_carry_n_53,
      I3 => \tmp_product__8_carry_n_55\,
      I4 => tmp_product_carry_n_52,
      I5 => \tmp_product__14_carry__2_i_17_n_40\,
      O => \tmp_product__14_carry__2_i_2_n_40\
    );
\tmp_product__14_carry__2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \^tqmf_load_2_reg_3015_reg[29]\(2)
    );
\tmp_product__14_carry__2_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => tmp_product_carry_n_53,
      I1 => DOUTBDOUT(26),
      I2 => tmp_product_carry_0(26),
      I3 => DOUTBDOUT(28),
      I4 => Q(1),
      I5 => tmp_product_carry_0(28),
      O => \tmp_product__14_carry__2_i_21_n_40\
    );
\tmp_product__14_carry__2_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOUTBDOUT(28),
      I1 => Q(1),
      I2 => tmp_product_carry_0(28),
      I3 => \^co\(0),
      I4 => \^o\(0),
      O => \tmp_product__14_carry__2_i_22_n_40\
    );
\tmp_product__14_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EE0E00E"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_17_n_40\,
      I1 => tmp_product_carry_n_54,
      I2 => \^tqmf_load_2_reg_3015_reg[29]\(1),
      I3 => tmp_product_carry_n_53,
      I4 => \tmp_product__14_carry__2_i_19_n_40\,
      O => \tmp_product__14_carry__2_i_3_n_40\
    );
\tmp_product__14_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => DOUTBDOUT(25),
      I1 => tmp_product_carry_0(25),
      I2 => tmp_product_carry_0(27),
      I3 => Q(1),
      I4 => DOUTBDOUT(27),
      I5 => tmp_product_carry_n_54,
      O => \tmp_product__14_carry__2_i_4_n_40\
    );
\tmp_product__14_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => DOUTBDOUT(25),
      I1 => tmp_product_carry_0(25),
      I2 => tmp_product_carry_0(27),
      I3 => Q(1),
      I4 => DOUTBDOUT(27),
      I5 => tmp_product_carry_n_54,
      O => \tmp_product__14_carry__2_i_5_n_40\
    );
\tmp_product__14_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => tmp_product_carry_0(27),
      I1 => Q(1),
      I2 => DOUTBDOUT(27),
      I3 => DOUTBDOUT(23),
      I4 => tmp_product_carry_0(23),
      I5 => \tmp_product__14_carry__1_i_19_n_40\,
      O => \tmp_product__14_carry__2_i_6_n_40\
    );
\tmp_product__14_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_19_n_40\,
      I1 => DOUTBDOUT(22),
      I2 => tmp_product_carry_0(22),
      I3 => DOUTBDOUT(24),
      I4 => Q(1),
      I5 => tmp_product_carry_0(24),
      O => \tmp_product__14_carry__2_i_7_n_40\
    );
\tmp_product__14_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_18_n_40\,
      I1 => DOUTBDOUT(23),
      I2 => tmp_product_carry_0(23),
      I3 => DOUTBDOUT(25),
      I4 => Q(1),
      I5 => tmp_product_carry_0(25),
      O => \tmp_product__14_carry__2_i_8_n_40\
    );
\tmp_product__14_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_1_n_40\,
      I1 => \^o\(1),
      I2 => \^tqmf_load_2_reg_3015_reg[29]\(2),
      I3 => \^tqmf_load_2_reg_3015_reg[29]\(1),
      I4 => \^o\(0),
      I5 => \^co\(0),
      O => \tmp_product__14_carry__2_i_9_n_40\
    );
\tmp_product__14_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__2_n_40\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_product__14_carry__3_n_46\,
      CO(0) => \tmp_product__14_carry__3_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 3) => \NLW_tmp_product__14_carry__3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \^sext_ln244_1_fu_884_p1\(34 downto 32),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__14_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      I3 => DOUTBDOUT(6),
      I4 => tmp_product_carry_0(6),
      I5 => \tmp_product__14_carry_i_17_n_40\,
      O => \tmp_product__14_carry_i_1_n_40\
    );
\tmp_product__14_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_2_n_40\,
      I1 => \tmp_product__14_carry_i_19_n_40\,
      I2 => \tmp_product__14_carry_i_17_n_40\,
      I3 => tmp_product_carry_0(4),
      I4 => Q(1),
      I5 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_10_n_40\
    );
\tmp_product__14_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_3_n_40\,
      I1 => \tmp_product__14_carry_i_18_n_40\,
      I2 => DOUTBDOUT(3),
      I3 => Q(1),
      I4 => tmp_product_carry_0(3),
      I5 => \tmp_product__14_carry_i_20_n_40\,
      O => \tmp_product__14_carry_i_11_n_40\
    );
\tmp_product__14_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_4_n_40\,
      I1 => \tmp_product__14_carry_i_19_n_40\,
      I2 => DOUTBDOUT(2),
      I3 => Q(1),
      I4 => tmp_product_carry_0(2),
      I5 => \tmp_product__14_carry_i_22_n_40\,
      O => \tmp_product__14_carry_i_12_n_40\
    );
\tmp_product__14_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_5_n_40\,
      I1 => grp_fu_730_p0(3),
      I2 => \tmp_product__14_carry_i_20_n_40\,
      I3 => tmp_product_carry_0(1),
      I4 => Q(1),
      I5 => DOUTBDOUT(1),
      O => \tmp_product__14_carry_i_13_n_40\
    );
\tmp_product__14_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8748B47478B74B8"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      I3 => tmp_product_carry_0(2),
      I4 => DOUTBDOUT(2),
      I5 => \^tqmf_load_2_reg_3015_reg[29]\(0),
      O => \tmp_product__14_carry_i_14_n_40\
    );
\tmp_product__14_carry_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => DOUTBDOUT(3),
      I1 => tmp_product_carry_0(3),
      I2 => DOUTBDOUT(1),
      I3 => Q(1),
      I4 => tmp_product_carry_0(1),
      O => \tmp_product__14_carry_i_15_n_40\
    );
\tmp_product__14_carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(0),
      I3 => Q(1),
      I4 => tmp_product_carry_0(0),
      O => \tmp_product__14_carry_i_16_n_40\
    );
\tmp_product__14_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(8),
      I1 => Q(1),
      I2 => DOUTBDOUT(8),
      O => \tmp_product__14_carry_i_17_n_40\
    );
\tmp_product__14_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(7),
      I1 => Q(1),
      I2 => DOUTBDOUT(7),
      O => \tmp_product__14_carry_i_18_n_40\
    );
\tmp_product__14_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(6),
      I1 => Q(1),
      I2 => DOUTBDOUT(6),
      O => \tmp_product__14_carry_i_19_n_40\
    );
\tmp_product__14_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_18_n_40\,
      I1 => DOUTBDOUT(3),
      I2 => tmp_product_carry_0(3),
      I3 => DOUTBDOUT(5),
      I4 => Q(1),
      I5 => tmp_product_carry_0(5),
      O => \tmp_product__14_carry_i_2_n_40\
    );
\tmp_product__14_carry_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(5),
      I1 => Q(1),
      I2 => DOUTBDOUT(5),
      O => \tmp_product__14_carry_i_20_n_40\
    );
\tmp_product__14_carry_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(9),
      I1 => Q(1),
      I2 => DOUTBDOUT(9),
      O => \tmp_product__14_carry_i_21_n_40\
    );
\tmp_product__14_carry_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(4),
      I1 => Q(1),
      I2 => DOUTBDOUT(4),
      O => \tmp_product__14_carry_i_22_n_40\
    );
\tmp_product__14_carry_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      O => grp_fu_730_p0(3)
    );
\tmp_product__14_carry_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(0),
      I1 => Q(1),
      I2 => DOUTBDOUT(0),
      O => \^tqmf_load_2_reg_3015_reg[29]\(0)
    );
\tmp_product__14_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_19_n_40\,
      I1 => DOUTBDOUT(2),
      I2 => tmp_product_carry_0(2),
      I3 => DOUTBDOUT(4),
      I4 => Q(1),
      I5 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_3_n_40\
    );
\tmp_product__14_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => tmp_product_carry_0(1),
      I1 => Q(1),
      I2 => DOUTBDOUT(1),
      I3 => DOUTBDOUT(3),
      I4 => tmp_product_carry_0(3),
      I5 => \tmp_product__14_carry_i_20_n_40\,
      O => \tmp_product__14_carry_i_4_n_40\
    );
\tmp_product__14_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(4),
      I3 => Q(1),
      I4 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_5_n_40\
    );
\tmp_product__14_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => DOUTBDOUT(2),
      I1 => tmp_product_carry_0(2),
      I2 => DOUTBDOUT(4),
      I3 => Q(1),
      I4 => tmp_product_carry_0(4),
      O => \tmp_product__14_carry_i_6_n_40\
    );
\tmp_product__14_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(3),
      I1 => Q(1),
      I2 => DOUTBDOUT(3),
      O => \tmp_product__14_carry_i_7_n_40\
    );
\tmp_product__14_carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(2),
      I1 => Q(1),
      I2 => DOUTBDOUT(2),
      O => grp_fu_730_p0(2)
    );
\tmp_product__14_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_1_n_40\,
      I1 => \tmp_product__14_carry_i_18_n_40\,
      I2 => \tmp_product__14_carry_i_21_n_40\,
      I3 => tmp_product_carry_0(5),
      I4 => Q(1),
      I5 => DOUTBDOUT(5),
      O => \tmp_product__14_carry_i_9_n_40\
    );
\tmp_product__8_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tqmf_load_2_reg_3015_reg[30]\(0),
      CO(2) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(2),
      CO(1) => \tmp_product__8_carry_n_46\,
      CO(0) => \tmp_product__8_carry_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_product__8_carry_i_1_n_40\,
      DI(0) => '0',
      O(7 downto 3) => \NLW_tmp_product__8_carry_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \tmp_product__8_carry_n_55\,
      S(7 downto 3) => B"00001",
      S(2) => \tmp_product__8_carry_i_2_n_40\,
      S(1) => \tmp_product__8_carry_i_3_n_40\,
      S(0) => \tmp_product__8_carry_i_4_n_40\
    );
\tmp_product__8_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(30),
      I1 => Q(1),
      I2 => DOUTBDOUT(30),
      O => \tmp_product__8_carry_i_1_n_40\
    );
\tmp_product__8_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => Q(1),
      I2 => tmp_product_carry_0(31),
      O => \tmp_product__8_carry_i_2_n_40\
    );
\tmp_product__8_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(30),
      I1 => Q(1),
      I2 => tmp_product_carry_0(30),
      O => \tmp_product__8_carry_i_3_n_40\
    );
\tmp_product__8_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => \tmp_product__8_carry_i_4_n_40\
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_tmp_product_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_45,
      CO(1) => tmp_product_carry_n_46,
      CO(0) => tmp_product_carry_n_47,
      DI(7 downto 3) => B"00000",
      DI(2) => tmp_product_carry_i_1_n_40,
      DI(1) => tmp_product_carry_i_2_n_40,
      DI(0) => '0',
      O(7 downto 4) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 4),
      O(3) => tmp_product_carry_n_52,
      O(2) => tmp_product_carry_n_53,
      O(1) => tmp_product_carry_n_54,
      O(0) => tmp_product_carry_n_55,
      S(7 downto 4) => B"0001",
      S(3) => tmp_product_carry_i_3_n_40,
      S(2) => tmp_product_carry_i_4_n_40,
      S(1) => tmp_product_carry_i_5_n_40,
      S(0) => tmp_product_carry_i_6_n_40
    );
tmp_product_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(30),
      I1 => Q(1),
      I2 => DOUTBDOUT(30),
      O => tmp_product_carry_i_1_n_40
    );
tmp_product_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(29),
      I1 => Q(1),
      I2 => DOUTBDOUT(29),
      O => tmp_product_carry_i_2_n_40
    );
tmp_product_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => Q(1),
      I2 => tmp_product_carry_0(31),
      O => tmp_product_carry_i_3_n_40
    );
tmp_product_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(30),
      I1 => Q(1),
      I2 => tmp_product_carry_0(30),
      O => tmp_product_carry_i_4_n_40
    );
tmp_product_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => DOUTBDOUT(29),
      I1 => Q(1),
      I2 => tmp_product_carry_0(29),
      O => tmp_product_carry_i_5_n_40
    );
tmp_product_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_product_carry_0(28),
      I1 => Q(1),
      I2 => DOUTBDOUT(28),
      O => tmp_product_carry_i_6_n_40
    );
\trunc_ln2_reg_3080[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(4),
      I1 => xb_4_fu_1191_p2(5),
      I2 => \trunc_ln2_reg_3080_reg[31]\(5),
      O => \trunc_ln2_reg_3080[0]_i_10_n_40\
    );
\trunc_ln2_reg_3080[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(11),
      I1 => \trunc_ln2_reg_3080_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_884_p1\(10),
      I3 => \trunc_ln2_reg_3080_reg[31]\(12),
      I4 => xb_4_fu_1191_p2(12),
      I5 => \^sext_ln244_1_fu_884_p1\(11),
      O => \trunc_ln2_reg_3080[0]_i_11_n_40\
    );
\trunc_ln2_reg_3080[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(10),
      I1 => \trunc_ln2_reg_3080_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_884_p1\(9),
      I3 => \trunc_ln2_reg_3080_reg[31]\(11),
      I4 => xb_4_fu_1191_p2(11),
      I5 => \^sext_ln244_1_fu_884_p1\(10),
      O => \trunc_ln2_reg_3080[0]_i_12_n_40\
    );
\trunc_ln2_reg_3080[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(9),
      I1 => \trunc_ln2_reg_3080_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_884_p1\(8),
      I3 => \trunc_ln2_reg_3080_reg[31]\(10),
      I4 => xb_4_fu_1191_p2(10),
      I5 => \^sext_ln244_1_fu_884_p1\(9),
      O => \trunc_ln2_reg_3080[0]_i_13_n_40\
    );
\trunc_ln2_reg_3080[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(8),
      I1 => \trunc_ln2_reg_3080_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_884_p1\(7),
      I3 => \trunc_ln2_reg_3080_reg[31]\(9),
      I4 => xb_4_fu_1191_p2(9),
      I5 => \^sext_ln244_1_fu_884_p1\(8),
      O => \trunc_ln2_reg_3080[0]_i_14_n_40\
    );
\trunc_ln2_reg_3080[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(7),
      I1 => \trunc_ln2_reg_3080_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_884_p1\(6),
      I3 => \trunc_ln2_reg_3080_reg[31]\(8),
      I4 => xb_4_fu_1191_p2(8),
      I5 => \^sext_ln244_1_fu_884_p1\(7),
      O => \trunc_ln2_reg_3080[0]_i_15_n_40\
    );
\trunc_ln2_reg_3080[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(6),
      I1 => \trunc_ln2_reg_3080_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_884_p1\(5),
      I3 => \trunc_ln2_reg_3080_reg[31]\(7),
      I4 => xb_4_fu_1191_p2(7),
      I5 => \^sext_ln244_1_fu_884_p1\(6),
      O => \trunc_ln2_reg_3080[0]_i_16_n_40\
    );
\trunc_ln2_reg_3080[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(5),
      I1 => \trunc_ln2_reg_3080_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_884_p1\(4),
      I3 => \trunc_ln2_reg_3080_reg[31]\(6),
      I4 => xb_4_fu_1191_p2(6),
      I5 => \^sext_ln244_1_fu_884_p1\(5),
      O => \trunc_ln2_reg_3080[0]_i_17_n_40\
    );
\trunc_ln2_reg_3080[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(4),
      I1 => \trunc_ln2_reg_3080_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_884_p1\(3),
      I3 => \trunc_ln2_reg_3080_reg[31]\(5),
      I4 => xb_4_fu_1191_p2(5),
      I5 => \^sext_ln244_1_fu_884_p1\(4),
      O => \trunc_ln2_reg_3080[0]_i_18_n_40\
    );
\trunc_ln2_reg_3080[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(3),
      I1 => xb_4_fu_1191_p2(4),
      I2 => \trunc_ln2_reg_3080_reg[31]\(4),
      O => \trunc_ln2_reg_3080[0]_i_19_n_40\
    );
\trunc_ln2_reg_3080[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(2),
      I1 => xb_4_fu_1191_p2(3),
      I2 => \trunc_ln2_reg_3080_reg[31]\(3),
      O => \trunc_ln2_reg_3080[0]_i_20_n_40\
    );
\trunc_ln2_reg_3080[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(1),
      I1 => xb_4_fu_1191_p2(2),
      I2 => \trunc_ln2_reg_3080_reg[31]\(2),
      O => \trunc_ln2_reg_3080[0]_i_21_n_40\
    );
\trunc_ln2_reg_3080[0]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(0),
      I1 => xb_4_fu_1191_p2(1),
      I2 => \trunc_ln2_reg_3080_reg[31]\(1),
      O => \trunc_ln2_reg_3080[0]_i_22_n_40\
    );
\trunc_ln2_reg_3080[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(3),
      I1 => \trunc_ln2_reg_3080_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_884_p1\(2),
      I3 => \trunc_ln2_reg_3080_reg[31]\(4),
      I4 => xb_4_fu_1191_p2(4),
      I5 => \^sext_ln244_1_fu_884_p1\(3),
      O => \trunc_ln2_reg_3080[0]_i_26_n_40\
    );
\trunc_ln2_reg_3080[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(2),
      I1 => \trunc_ln2_reg_3080_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_884_p1\(1),
      I3 => \trunc_ln2_reg_3080_reg[31]\(3),
      I4 => xb_4_fu_1191_p2(3),
      I5 => \^sext_ln244_1_fu_884_p1\(2),
      O => \trunc_ln2_reg_3080[0]_i_27_n_40\
    );
\trunc_ln2_reg_3080[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(1),
      I1 => \trunc_ln2_reg_3080_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_884_p1\(0),
      I3 => \trunc_ln2_reg_3080_reg[31]\(2),
      I4 => xb_4_fu_1191_p2(2),
      I5 => \^sext_ln244_1_fu_884_p1\(1),
      O => \trunc_ln2_reg_3080[0]_i_28_n_40\
    );
\trunc_ln2_reg_3080[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \trunc_ln3_reg_3085_reg[1]_i_2_0\(0),
      I1 => xb_4_fu_1191_p2(0),
      I2 => \trunc_ln2_reg_3080_reg[31]\(0),
      I3 => \trunc_ln2_reg_3080_reg[31]\(1),
      I4 => xb_4_fu_1191_p2(1),
      I5 => \^sext_ln244_1_fu_884_p1\(0),
      O => \trunc_ln2_reg_3080[0]_i_29_n_40\
    );
\trunc_ln2_reg_3080[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(11),
      I1 => xb_4_fu_1191_p2(12),
      I2 => \trunc_ln2_reg_3080_reg[31]\(12),
      O => \trunc_ln2_reg_3080[0]_i_3_n_40\
    );
\trunc_ln2_reg_3080[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(10),
      I1 => xb_4_fu_1191_p2(11),
      I2 => \trunc_ln2_reg_3080_reg[31]\(11),
      O => \trunc_ln2_reg_3080[0]_i_4_n_40\
    );
\trunc_ln2_reg_3080[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(9),
      I1 => xb_4_fu_1191_p2(10),
      I2 => \trunc_ln2_reg_3080_reg[31]\(10),
      O => \trunc_ln2_reg_3080[0]_i_5_n_40\
    );
\trunc_ln2_reg_3080[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(8),
      I1 => xb_4_fu_1191_p2(9),
      I2 => \trunc_ln2_reg_3080_reg[31]\(9),
      O => \trunc_ln2_reg_3080[0]_i_6_n_40\
    );
\trunc_ln2_reg_3080[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(7),
      I1 => xb_4_fu_1191_p2(8),
      I2 => \trunc_ln2_reg_3080_reg[31]\(8),
      O => \trunc_ln2_reg_3080[0]_i_7_n_40\
    );
\trunc_ln2_reg_3080[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(6),
      I1 => xb_4_fu_1191_p2(7),
      I2 => \trunc_ln2_reg_3080_reg[31]\(7),
      O => \trunc_ln2_reg_3080[0]_i_8_n_40\
    );
\trunc_ln2_reg_3080[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(5),
      I1 => xb_4_fu_1191_p2(6),
      I2 => \trunc_ln2_reg_3080_reg[31]\(6),
      O => \trunc_ln2_reg_3080[0]_i_9_n_40\
    );
\trunc_ln2_reg_3080[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(27),
      I1 => \trunc_ln2_reg_3080_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_884_p1\(26),
      I3 => \trunc_ln2_reg_3080_reg[31]\(28),
      I4 => xb_4_fu_1191_p2(28),
      I5 => \^sext_ln244_1_fu_884_p1\(27),
      O => \trunc_ln2_reg_3080[16]_i_10_n_40\
    );
\trunc_ln2_reg_3080[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(26),
      I1 => \trunc_ln2_reg_3080_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_884_p1\(25),
      I3 => \trunc_ln2_reg_3080_reg[31]\(27),
      I4 => xb_4_fu_1191_p2(27),
      I5 => \^sext_ln244_1_fu_884_p1\(26),
      O => \trunc_ln2_reg_3080[16]_i_11_n_40\
    );
\trunc_ln2_reg_3080[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(25),
      I1 => \trunc_ln2_reg_3080_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_884_p1\(24),
      I3 => \trunc_ln2_reg_3080_reg[31]\(26),
      I4 => xb_4_fu_1191_p2(26),
      I5 => \^sext_ln244_1_fu_884_p1\(25),
      O => \trunc_ln2_reg_3080[16]_i_12_n_40\
    );
\trunc_ln2_reg_3080[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(24),
      I1 => \trunc_ln2_reg_3080_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_884_p1\(23),
      I3 => \trunc_ln2_reg_3080_reg[31]\(25),
      I4 => xb_4_fu_1191_p2(25),
      I5 => \^sext_ln244_1_fu_884_p1\(24),
      O => \trunc_ln2_reg_3080[16]_i_13_n_40\
    );
\trunc_ln2_reg_3080[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(23),
      I1 => \trunc_ln2_reg_3080_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_884_p1\(22),
      I3 => \trunc_ln2_reg_3080_reg[31]\(24),
      I4 => xb_4_fu_1191_p2(24),
      I5 => \^sext_ln244_1_fu_884_p1\(23),
      O => \trunc_ln2_reg_3080[16]_i_14_n_40\
    );
\trunc_ln2_reg_3080[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(22),
      I1 => \trunc_ln2_reg_3080_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_884_p1\(21),
      I3 => \trunc_ln2_reg_3080_reg[31]\(23),
      I4 => xb_4_fu_1191_p2(23),
      I5 => \^sext_ln244_1_fu_884_p1\(22),
      O => \trunc_ln2_reg_3080[16]_i_15_n_40\
    );
\trunc_ln2_reg_3080[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(21),
      I1 => \trunc_ln2_reg_3080_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_884_p1\(20),
      I3 => \trunc_ln2_reg_3080_reg[31]\(22),
      I4 => xb_4_fu_1191_p2(22),
      I5 => \^sext_ln244_1_fu_884_p1\(21),
      O => \trunc_ln2_reg_3080[16]_i_16_n_40\
    );
\trunc_ln2_reg_3080[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(20),
      I1 => \trunc_ln2_reg_3080_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_884_p1\(19),
      I3 => \trunc_ln2_reg_3080_reg[31]\(21),
      I4 => xb_4_fu_1191_p2(21),
      I5 => \^sext_ln244_1_fu_884_p1\(20),
      O => \trunc_ln2_reg_3080[16]_i_17_n_40\
    );
\trunc_ln2_reg_3080[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(27),
      I1 => xb_4_fu_1191_p2(28),
      I2 => \trunc_ln2_reg_3080_reg[31]\(28),
      O => \trunc_ln2_reg_3080[16]_i_2_n_40\
    );
\trunc_ln2_reg_3080[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(26),
      I1 => xb_4_fu_1191_p2(27),
      I2 => \trunc_ln2_reg_3080_reg[31]\(27),
      O => \trunc_ln2_reg_3080[16]_i_3_n_40\
    );
\trunc_ln2_reg_3080[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(25),
      I1 => xb_4_fu_1191_p2(26),
      I2 => \trunc_ln2_reg_3080_reg[31]\(26),
      O => \trunc_ln2_reg_3080[16]_i_4_n_40\
    );
\trunc_ln2_reg_3080[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(24),
      I1 => xb_4_fu_1191_p2(25),
      I2 => \trunc_ln2_reg_3080_reg[31]\(25),
      O => \trunc_ln2_reg_3080[16]_i_5_n_40\
    );
\trunc_ln2_reg_3080[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(23),
      I1 => xb_4_fu_1191_p2(24),
      I2 => \trunc_ln2_reg_3080_reg[31]\(24),
      O => \trunc_ln2_reg_3080[16]_i_6_n_40\
    );
\trunc_ln2_reg_3080[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(22),
      I1 => xb_4_fu_1191_p2(23),
      I2 => \trunc_ln2_reg_3080_reg[31]\(23),
      O => \trunc_ln2_reg_3080[16]_i_7_n_40\
    );
\trunc_ln2_reg_3080[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(21),
      I1 => xb_4_fu_1191_p2(22),
      I2 => \trunc_ln2_reg_3080_reg[31]\(22),
      O => \trunc_ln2_reg_3080[16]_i_8_n_40\
    );
\trunc_ln2_reg_3080[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(20),
      I1 => xb_4_fu_1191_p2(21),
      I2 => \trunc_ln2_reg_3080_reg[31]\(21),
      O => \trunc_ln2_reg_3080[16]_i_9_n_40\
    );
\trunc_ln2_reg_3080[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B44B4BB4"
    )
        port map (
      I0 => \trunc_ln2_reg_3080_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_884_p1\(34),
      I2 => xb_4_fu_1191_p2(36),
      I3 => \trunc_ln2_reg_3080_reg[31]\(36),
      I4 => \trunc_ln2_reg_3080[24]_i_2_n_40\,
      O => \trunc_ln2_reg_3080[24]_i_10_n_40\
    );
\trunc_ln2_reg_3080[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => xb_4_fu_1191_p2(35),
      I1 => \trunc_ln2_reg_3080_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_884_p1\(34),
      I3 => xb_4_fu_1191_p2(34),
      I4 => \trunc_ln2_reg_3080_reg[31]\(34),
      I5 => \^sext_ln244_1_fu_884_p1\(33),
      O => \trunc_ln2_reg_3080[24]_i_11_n_40\
    );
\trunc_ln2_reg_3080[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(33),
      I1 => \trunc_ln2_reg_3080_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_884_p1\(32),
      I3 => \trunc_ln2_reg_3080_reg[31]\(34),
      I4 => xb_4_fu_1191_p2(34),
      I5 => \^sext_ln244_1_fu_884_p1\(33),
      O => \trunc_ln2_reg_3080[24]_i_12_n_40\
    );
\trunc_ln2_reg_3080[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(32),
      I1 => \trunc_ln2_reg_3080_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_884_p1\(31),
      I3 => \trunc_ln2_reg_3080_reg[31]\(33),
      I4 => xb_4_fu_1191_p2(33),
      I5 => \^sext_ln244_1_fu_884_p1\(32),
      O => \trunc_ln2_reg_3080[24]_i_13_n_40\
    );
\trunc_ln2_reg_3080[24]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(31),
      I1 => \trunc_ln2_reg_3080_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_884_p1\(30),
      I3 => \trunc_ln2_reg_3080_reg[31]\(32),
      I4 => xb_4_fu_1191_p2(32),
      I5 => \^sext_ln244_1_fu_884_p1\(31),
      O => \trunc_ln2_reg_3080[24]_i_14_n_40\
    );
\trunc_ln2_reg_3080[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(30),
      I1 => \trunc_ln2_reg_3080_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_884_p1\(29),
      I3 => \trunc_ln2_reg_3080_reg[31]\(31),
      I4 => xb_4_fu_1191_p2(31),
      I5 => \^sext_ln244_1_fu_884_p1\(30),
      O => \trunc_ln2_reg_3080[24]_i_15_n_40\
    );
\trunc_ln2_reg_3080[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(29),
      I1 => \trunc_ln2_reg_3080_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_884_p1\(28),
      I3 => \trunc_ln2_reg_3080_reg[31]\(30),
      I4 => xb_4_fu_1191_p2(30),
      I5 => \^sext_ln244_1_fu_884_p1\(29),
      O => \trunc_ln2_reg_3080[24]_i_16_n_40\
    );
\trunc_ln2_reg_3080[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(28),
      I1 => \trunc_ln2_reg_3080_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_884_p1\(27),
      I3 => \trunc_ln2_reg_3080_reg[31]\(29),
      I4 => xb_4_fu_1191_p2(29),
      I5 => \^sext_ln244_1_fu_884_p1\(28),
      O => \trunc_ln2_reg_3080[24]_i_17_n_40\
    );
\trunc_ln2_reg_3080[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \trunc_ln2_reg_3080_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_884_p1\(34),
      I2 => xb_4_fu_1191_p2(35),
      O => \trunc_ln2_reg_3080[24]_i_2_n_40\
    );
\trunc_ln2_reg_3080[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(34),
      I1 => \trunc_ln2_reg_3080_reg[31]\(35),
      I2 => xb_4_fu_1191_p2(35),
      O => \trunc_ln2_reg_3080[24]_i_3_n_40\
    );
\trunc_ln2_reg_3080[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(33),
      I1 => xb_4_fu_1191_p2(34),
      I2 => \trunc_ln2_reg_3080_reg[31]\(34),
      O => \trunc_ln2_reg_3080[24]_i_4_n_40\
    );
\trunc_ln2_reg_3080[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(32),
      I1 => xb_4_fu_1191_p2(33),
      I2 => \trunc_ln2_reg_3080_reg[31]\(33),
      O => \trunc_ln2_reg_3080[24]_i_5_n_40\
    );
\trunc_ln2_reg_3080[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(31),
      I1 => xb_4_fu_1191_p2(32),
      I2 => \trunc_ln2_reg_3080_reg[31]\(32),
      O => \trunc_ln2_reg_3080[24]_i_6_n_40\
    );
\trunc_ln2_reg_3080[24]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(30),
      I1 => xb_4_fu_1191_p2(31),
      I2 => \trunc_ln2_reg_3080_reg[31]\(31),
      O => \trunc_ln2_reg_3080[24]_i_7_n_40\
    );
\trunc_ln2_reg_3080[24]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(29),
      I1 => xb_4_fu_1191_p2(30),
      I2 => \trunc_ln2_reg_3080_reg[31]\(30),
      O => \trunc_ln2_reg_3080[24]_i_8_n_40\
    );
\trunc_ln2_reg_3080[24]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(28),
      I1 => xb_4_fu_1191_p2(29),
      I2 => \trunc_ln2_reg_3080_reg[31]\(29),
      O => \trunc_ln2_reg_3080[24]_i_9_n_40\
    );
\trunc_ln2_reg_3080[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_1191_p2(36),
      I1 => \trunc_ln2_reg_3080_reg[31]\(36),
      I2 => xb_4_fu_1191_p2(37),
      I3 => \trunc_ln2_reg_3080_reg[31]\(37),
      I4 => \trunc_ln2_reg_3080[31]_i_7_n_40\,
      O => \trunc_ln2_reg_3080[31]_i_14_n_40\
    );
\trunc_ln2_reg_3080[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B00B"
    )
        port map (
      I0 => \trunc_ln2_reg_3080_reg[31]\(35),
      I1 => \^sext_ln244_1_fu_884_p1\(34),
      I2 => xb_4_fu_1191_p2(36),
      I3 => \trunc_ln2_reg_3080_reg[31]\(36),
      O => \trunc_ln2_reg_3080[31]_i_7_n_40\
    );
\trunc_ln2_reg_3080[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(19),
      I1 => \trunc_ln2_reg_3080_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_884_p1\(18),
      I3 => \trunc_ln2_reg_3080_reg[31]\(20),
      I4 => xb_4_fu_1191_p2(20),
      I5 => \^sext_ln244_1_fu_884_p1\(19),
      O => \trunc_ln2_reg_3080[8]_i_10_n_40\
    );
\trunc_ln2_reg_3080[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(18),
      I1 => \trunc_ln2_reg_3080_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_884_p1\(17),
      I3 => \trunc_ln2_reg_3080_reg[31]\(19),
      I4 => xb_4_fu_1191_p2(19),
      I5 => \^sext_ln244_1_fu_884_p1\(18),
      O => \trunc_ln2_reg_3080[8]_i_11_n_40\
    );
\trunc_ln2_reg_3080[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(17),
      I1 => \trunc_ln2_reg_3080_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_884_p1\(16),
      I3 => \trunc_ln2_reg_3080_reg[31]\(18),
      I4 => xb_4_fu_1191_p2(18),
      I5 => \^sext_ln244_1_fu_884_p1\(17),
      O => \trunc_ln2_reg_3080[8]_i_12_n_40\
    );
\trunc_ln2_reg_3080[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(16),
      I1 => \trunc_ln2_reg_3080_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_884_p1\(15),
      I3 => \trunc_ln2_reg_3080_reg[31]\(17),
      I4 => xb_4_fu_1191_p2(17),
      I5 => \^sext_ln244_1_fu_884_p1\(16),
      O => \trunc_ln2_reg_3080[8]_i_13_n_40\
    );
\trunc_ln2_reg_3080[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(15),
      I1 => \trunc_ln2_reg_3080_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_884_p1\(14),
      I3 => \trunc_ln2_reg_3080_reg[31]\(16),
      I4 => xb_4_fu_1191_p2(16),
      I5 => \^sext_ln244_1_fu_884_p1\(15),
      O => \trunc_ln2_reg_3080[8]_i_14_n_40\
    );
\trunc_ln2_reg_3080[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(14),
      I1 => \trunc_ln2_reg_3080_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_884_p1\(13),
      I3 => \trunc_ln2_reg_3080_reg[31]\(15),
      I4 => xb_4_fu_1191_p2(15),
      I5 => \^sext_ln244_1_fu_884_p1\(14),
      O => \trunc_ln2_reg_3080[8]_i_15_n_40\
    );
\trunc_ln2_reg_3080[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(13),
      I1 => \trunc_ln2_reg_3080_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_884_p1\(12),
      I3 => \trunc_ln2_reg_3080_reg[31]\(14),
      I4 => xb_4_fu_1191_p2(14),
      I5 => \^sext_ln244_1_fu_884_p1\(13),
      O => \trunc_ln2_reg_3080[8]_i_16_n_40\
    );
\trunc_ln2_reg_3080[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => xb_4_fu_1191_p2(12),
      I1 => \trunc_ln2_reg_3080_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_884_p1\(11),
      I3 => \trunc_ln2_reg_3080_reg[31]\(13),
      I4 => xb_4_fu_1191_p2(13),
      I5 => \^sext_ln244_1_fu_884_p1\(12),
      O => \trunc_ln2_reg_3080[8]_i_17_n_40\
    );
\trunc_ln2_reg_3080[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(19),
      I1 => xb_4_fu_1191_p2(20),
      I2 => \trunc_ln2_reg_3080_reg[31]\(20),
      O => \trunc_ln2_reg_3080[8]_i_2_n_40\
    );
\trunc_ln2_reg_3080[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(18),
      I1 => xb_4_fu_1191_p2(19),
      I2 => \trunc_ln2_reg_3080_reg[31]\(19),
      O => \trunc_ln2_reg_3080[8]_i_3_n_40\
    );
\trunc_ln2_reg_3080[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(17),
      I1 => xb_4_fu_1191_p2(18),
      I2 => \trunc_ln2_reg_3080_reg[31]\(18),
      O => \trunc_ln2_reg_3080[8]_i_4_n_40\
    );
\trunc_ln2_reg_3080[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(16),
      I1 => xb_4_fu_1191_p2(17),
      I2 => \trunc_ln2_reg_3080_reg[31]\(17),
      O => \trunc_ln2_reg_3080[8]_i_5_n_40\
    );
\trunc_ln2_reg_3080[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(15),
      I1 => xb_4_fu_1191_p2(16),
      I2 => \trunc_ln2_reg_3080_reg[31]\(16),
      O => \trunc_ln2_reg_3080[8]_i_6_n_40\
    );
\trunc_ln2_reg_3080[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(14),
      I1 => xb_4_fu_1191_p2(15),
      I2 => \trunc_ln2_reg_3080_reg[31]\(15),
      O => \trunc_ln2_reg_3080[8]_i_7_n_40\
    );
\trunc_ln2_reg_3080[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(13),
      I1 => xb_4_fu_1191_p2(14),
      I2 => \trunc_ln2_reg_3080_reg[31]\(14),
      O => \trunc_ln2_reg_3080[8]_i_8_n_40\
    );
\trunc_ln2_reg_3080[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(12),
      I1 => xb_4_fu_1191_p2(13),
      I2 => \trunc_ln2_reg_3080_reg[31]\(13),
      O => \trunc_ln2_reg_3080[8]_i_9_n_40\
    );
\trunc_ln2_reg_3080_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[0]_i_1_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[0]_i_1_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[0]_i_1_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[0]_i_1_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[0]_i_1_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[0]_i_1_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[0]_i_1_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[0]_i_1_n_47\,
      DI(7) => \trunc_ln2_reg_3080[0]_i_3_n_40\,
      DI(6) => \trunc_ln2_reg_3080[0]_i_4_n_40\,
      DI(5) => \trunc_ln2_reg_3080[0]_i_5_n_40\,
      DI(4) => \trunc_ln2_reg_3080[0]_i_6_n_40\,
      DI(3) => \trunc_ln2_reg_3080[0]_i_7_n_40\,
      DI(2) => \trunc_ln2_reg_3080[0]_i_8_n_40\,
      DI(1) => \trunc_ln2_reg_3080[0]_i_9_n_40\,
      DI(0) => \trunc_ln2_reg_3080[0]_i_10_n_40\,
      O(7) => \trunc_ln255_1_reg_3010_reg[43]\(0),
      O(6 downto 0) => \NLW_trunc_ln2_reg_3080_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \trunc_ln2_reg_3080[0]_i_11_n_40\,
      S(6) => \trunc_ln2_reg_3080[0]_i_12_n_40\,
      S(5) => \trunc_ln2_reg_3080[0]_i_13_n_40\,
      S(4) => \trunc_ln2_reg_3080[0]_i_14_n_40\,
      S(3) => \trunc_ln2_reg_3080[0]_i_15_n_40\,
      S(2) => \trunc_ln2_reg_3080[0]_i_16_n_40\,
      S(1) => \trunc_ln2_reg_3080[0]_i_17_n_40\,
      S(0) => \trunc_ln2_reg_3080[0]_i_18_n_40\
    );
\trunc_ln2_reg_3080_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[0]_i_2_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[0]_i_2_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[0]_i_2_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[0]_i_2_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[0]_i_2_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[0]_i_2_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[0]_i_2_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[0]_i_2_n_47\,
      DI(7) => \trunc_ln2_reg_3080[0]_i_19_n_40\,
      DI(6) => \trunc_ln2_reg_3080[0]_i_20_n_40\,
      DI(5) => \trunc_ln2_reg_3080[0]_i_21_n_40\,
      DI(4) => \trunc_ln2_reg_3080[0]_i_22_n_40\,
      DI(3 downto 1) => \trunc_ln2_reg_3080_reg[0]\(2 downto 0),
      DI(0) => '0',
      O(7 downto 0) => \NLW_trunc_ln2_reg_3080_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln2_reg_3080[0]_i_26_n_40\,
      S(6) => \trunc_ln2_reg_3080[0]_i_27_n_40\,
      S(5) => \trunc_ln2_reg_3080[0]_i_28_n_40\,
      S(4) => \trunc_ln2_reg_3080[0]_i_29_n_40\,
      S(3 downto 0) => \trunc_ln2_reg_3080_reg[0]_0\(3 downto 0)
    );
\trunc_ln2_reg_3080_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[8]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[16]_i_1_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[16]_i_1_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[16]_i_1_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[16]_i_1_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[16]_i_1_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[16]_i_1_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[16]_i_1_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[16]_i_1_n_47\,
      DI(7) => \trunc_ln2_reg_3080[16]_i_2_n_40\,
      DI(6) => \trunc_ln2_reg_3080[16]_i_3_n_40\,
      DI(5) => \trunc_ln2_reg_3080[16]_i_4_n_40\,
      DI(4) => \trunc_ln2_reg_3080[16]_i_5_n_40\,
      DI(3) => \trunc_ln2_reg_3080[16]_i_6_n_40\,
      DI(2) => \trunc_ln2_reg_3080[16]_i_7_n_40\,
      DI(1) => \trunc_ln2_reg_3080[16]_i_8_n_40\,
      DI(0) => \trunc_ln2_reg_3080[16]_i_9_n_40\,
      O(7 downto 0) => \trunc_ln255_1_reg_3010_reg[43]\(16 downto 9),
      S(7) => \trunc_ln2_reg_3080[16]_i_10_n_40\,
      S(6) => \trunc_ln2_reg_3080[16]_i_11_n_40\,
      S(5) => \trunc_ln2_reg_3080[16]_i_12_n_40\,
      S(4) => \trunc_ln2_reg_3080[16]_i_13_n_40\,
      S(3) => \trunc_ln2_reg_3080[16]_i_14_n_40\,
      S(2) => \trunc_ln2_reg_3080[16]_i_15_n_40\,
      S(1) => \trunc_ln2_reg_3080[16]_i_16_n_40\,
      S(0) => \trunc_ln2_reg_3080[16]_i_17_n_40\
    );
\trunc_ln2_reg_3080_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[16]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[24]_i_1_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[24]_i_1_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[24]_i_1_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[24]_i_1_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[24]_i_1_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[24]_i_1_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[24]_i_1_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[24]_i_1_n_47\,
      DI(7) => \trunc_ln2_reg_3080[24]_i_2_n_40\,
      DI(6) => \trunc_ln2_reg_3080[24]_i_3_n_40\,
      DI(5) => \trunc_ln2_reg_3080[24]_i_4_n_40\,
      DI(4) => \trunc_ln2_reg_3080[24]_i_5_n_40\,
      DI(3) => \trunc_ln2_reg_3080[24]_i_6_n_40\,
      DI(2) => \trunc_ln2_reg_3080[24]_i_7_n_40\,
      DI(1) => \trunc_ln2_reg_3080[24]_i_8_n_40\,
      DI(0) => \trunc_ln2_reg_3080[24]_i_9_n_40\,
      O(7 downto 0) => \trunc_ln255_1_reg_3010_reg[43]\(24 downto 17),
      S(7) => \trunc_ln2_reg_3080[24]_i_10_n_40\,
      S(6) => \trunc_ln2_reg_3080[24]_i_11_n_40\,
      S(5) => \trunc_ln2_reg_3080[24]_i_12_n_40\,
      S(4) => \trunc_ln2_reg_3080[24]_i_13_n_40\,
      S(3) => \trunc_ln2_reg_3080[24]_i_14_n_40\,
      S(2) => \trunc_ln2_reg_3080[24]_i_15_n_40\,
      S(1) => \trunc_ln2_reg_3080[24]_i_16_n_40\,
      S(0) => \trunc_ln2_reg_3080[24]_i_17_n_40\
    );
\trunc_ln2_reg_3080_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[24]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_trunc_ln2_reg_3080_reg[31]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \trunc_ln2_reg_3080_reg[31]_i_1_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[31]_i_1_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[31]_i_1_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[31]_i_1_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[31]_i_1_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[31]_i_1_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 1) => \trunc_ln2_reg_3080_reg[31]_0\(4 downto 0),
      DI(0) => \trunc_ln2_reg_3080[31]_i_7_n_40\,
      O(7) => \NLW_trunc_ln2_reg_3080_reg[31]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => \trunc_ln255_1_reg_3010_reg[43]\(31 downto 25),
      S(7) => '0',
      S(6 downto 1) => \trunc_ln2_reg_3080_reg[31]_1\(5 downto 0),
      S(0) => \trunc_ln2_reg_3080[31]_i_14_n_40\
    );
\trunc_ln2_reg_3080_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[8]_i_1_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[8]_i_1_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[8]_i_1_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[8]_i_1_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[8]_i_1_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[8]_i_1_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[8]_i_1_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[8]_i_1_n_47\,
      DI(7) => \trunc_ln2_reg_3080[8]_i_2_n_40\,
      DI(6) => \trunc_ln2_reg_3080[8]_i_3_n_40\,
      DI(5) => \trunc_ln2_reg_3080[8]_i_4_n_40\,
      DI(4) => \trunc_ln2_reg_3080[8]_i_5_n_40\,
      DI(3) => \trunc_ln2_reg_3080[8]_i_6_n_40\,
      DI(2) => \trunc_ln2_reg_3080[8]_i_7_n_40\,
      DI(1) => \trunc_ln2_reg_3080[8]_i_8_n_40\,
      DI(0) => \trunc_ln2_reg_3080[8]_i_9_n_40\,
      O(7 downto 0) => \trunc_ln255_1_reg_3010_reg[43]\(8 downto 1),
      S(7) => \trunc_ln2_reg_3080[8]_i_10_n_40\,
      S(6) => \trunc_ln2_reg_3080[8]_i_11_n_40\,
      S(5) => \trunc_ln2_reg_3080[8]_i_12_n_40\,
      S(4) => \trunc_ln2_reg_3080[8]_i_13_n_40\,
      S(3) => \trunc_ln2_reg_3080[8]_i_14_n_40\,
      S(2) => \trunc_ln2_reg_3080[8]_i_15_n_40\,
      S(1) => \trunc_ln2_reg_3080[8]_i_16_n_40\,
      S(0) => \trunc_ln2_reg_3080[8]_i_17_n_40\
    );
\trunc_ln3_reg_3085[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(27),
      I1 => \trunc_ln2_reg_3080_reg[31]\(28),
      I2 => xb_4_fu_1191_p2(28),
      I3 => \trunc_ln2_reg_3080_reg[31]\(29),
      I4 => xb_4_fu_1191_p2(29),
      I5 => \^sext_ln244_1_fu_884_p1\(28),
      O => \trunc_ln3_reg_3085[17]_i_10_n_40\
    );
\trunc_ln3_reg_3085[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(26),
      I1 => \trunc_ln2_reg_3080_reg[31]\(27),
      I2 => xb_4_fu_1191_p2(27),
      I3 => \trunc_ln2_reg_3080_reg[31]\(28),
      I4 => xb_4_fu_1191_p2(28),
      I5 => \^sext_ln244_1_fu_884_p1\(27),
      O => \trunc_ln3_reg_3085[17]_i_11_n_40\
    );
\trunc_ln3_reg_3085[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(25),
      I1 => \trunc_ln2_reg_3080_reg[31]\(26),
      I2 => xb_4_fu_1191_p2(26),
      I3 => \trunc_ln2_reg_3080_reg[31]\(27),
      I4 => xb_4_fu_1191_p2(27),
      I5 => \^sext_ln244_1_fu_884_p1\(26),
      O => \trunc_ln3_reg_3085[17]_i_12_n_40\
    );
\trunc_ln3_reg_3085[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(24),
      I1 => \trunc_ln2_reg_3080_reg[31]\(25),
      I2 => xb_4_fu_1191_p2(25),
      I3 => \trunc_ln2_reg_3080_reg[31]\(26),
      I4 => xb_4_fu_1191_p2(26),
      I5 => \^sext_ln244_1_fu_884_p1\(25),
      O => \trunc_ln3_reg_3085[17]_i_13_n_40\
    );
\trunc_ln3_reg_3085[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(23),
      I1 => \trunc_ln2_reg_3080_reg[31]\(24),
      I2 => xb_4_fu_1191_p2(24),
      I3 => \trunc_ln2_reg_3080_reg[31]\(25),
      I4 => xb_4_fu_1191_p2(25),
      I5 => \^sext_ln244_1_fu_884_p1\(24),
      O => \trunc_ln3_reg_3085[17]_i_14_n_40\
    );
\trunc_ln3_reg_3085[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(22),
      I1 => \trunc_ln2_reg_3080_reg[31]\(23),
      I2 => xb_4_fu_1191_p2(23),
      I3 => \trunc_ln2_reg_3080_reg[31]\(24),
      I4 => xb_4_fu_1191_p2(24),
      I5 => \^sext_ln244_1_fu_884_p1\(23),
      O => \trunc_ln3_reg_3085[17]_i_15_n_40\
    );
\trunc_ln3_reg_3085[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(21),
      I1 => \trunc_ln2_reg_3080_reg[31]\(22),
      I2 => xb_4_fu_1191_p2(22),
      I3 => \trunc_ln2_reg_3080_reg[31]\(23),
      I4 => xb_4_fu_1191_p2(23),
      I5 => \^sext_ln244_1_fu_884_p1\(22),
      O => \trunc_ln3_reg_3085[17]_i_16_n_40\
    );
\trunc_ln3_reg_3085[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(20),
      I1 => \trunc_ln2_reg_3080_reg[31]\(21),
      I2 => xb_4_fu_1191_p2(21),
      I3 => \trunc_ln2_reg_3080_reg[31]\(22),
      I4 => xb_4_fu_1191_p2(22),
      I5 => \^sext_ln244_1_fu_884_p1\(21),
      O => \trunc_ln3_reg_3085[17]_i_17_n_40\
    );
\trunc_ln3_reg_3085[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(28),
      I1 => \trunc_ln2_reg_3080_reg[31]\(28),
      I2 => \^sext_ln244_1_fu_884_p1\(27),
      O => \trunc_ln3_reg_3085[17]_i_2_n_40\
    );
\trunc_ln3_reg_3085[17]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(27),
      I1 => \trunc_ln2_reg_3080_reg[31]\(27),
      I2 => \^sext_ln244_1_fu_884_p1\(26),
      O => \trunc_ln3_reg_3085[17]_i_3_n_40\
    );
\trunc_ln3_reg_3085[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(26),
      I1 => \trunc_ln2_reg_3080_reg[31]\(26),
      I2 => \^sext_ln244_1_fu_884_p1\(25),
      O => \trunc_ln3_reg_3085[17]_i_4_n_40\
    );
\trunc_ln3_reg_3085[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(25),
      I1 => \trunc_ln2_reg_3080_reg[31]\(25),
      I2 => \^sext_ln244_1_fu_884_p1\(24),
      O => \trunc_ln3_reg_3085[17]_i_5_n_40\
    );
\trunc_ln3_reg_3085[17]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(24),
      I1 => \trunc_ln2_reg_3080_reg[31]\(24),
      I2 => \^sext_ln244_1_fu_884_p1\(23),
      O => \trunc_ln3_reg_3085[17]_i_6_n_40\
    );
\trunc_ln3_reg_3085[17]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(23),
      I1 => \trunc_ln2_reg_3080_reg[31]\(23),
      I2 => \^sext_ln244_1_fu_884_p1\(22),
      O => \trunc_ln3_reg_3085[17]_i_7_n_40\
    );
\trunc_ln3_reg_3085[17]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(22),
      I1 => \trunc_ln2_reg_3080_reg[31]\(22),
      I2 => \^sext_ln244_1_fu_884_p1\(21),
      O => \trunc_ln3_reg_3085[17]_i_8_n_40\
    );
\trunc_ln3_reg_3085[17]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(21),
      I1 => \trunc_ln2_reg_3080_reg[31]\(21),
      I2 => \^sext_ln244_1_fu_884_p1\(20),
      O => \trunc_ln3_reg_3085[17]_i_9_n_40\
    );
\trunc_ln3_reg_3085[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(5),
      I1 => \trunc_ln2_reg_3080_reg[31]\(5),
      I2 => \^sext_ln244_1_fu_884_p1\(4),
      O => \trunc_ln3_reg_3085[1]_i_10_n_40\
    );
\trunc_ln3_reg_3085[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(11),
      I1 => \trunc_ln2_reg_3080_reg[31]\(12),
      I2 => xb_4_fu_1191_p2(12),
      I3 => \trunc_ln2_reg_3080_reg[31]\(13),
      I4 => xb_4_fu_1191_p2(13),
      I5 => \^sext_ln244_1_fu_884_p1\(12),
      O => \trunc_ln3_reg_3085[1]_i_11_n_40\
    );
\trunc_ln3_reg_3085[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(10),
      I1 => \trunc_ln2_reg_3080_reg[31]\(11),
      I2 => xb_4_fu_1191_p2(11),
      I3 => \trunc_ln2_reg_3080_reg[31]\(12),
      I4 => xb_4_fu_1191_p2(12),
      I5 => \^sext_ln244_1_fu_884_p1\(11),
      O => \trunc_ln3_reg_3085[1]_i_12_n_40\
    );
\trunc_ln3_reg_3085[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(9),
      I1 => \trunc_ln2_reg_3080_reg[31]\(10),
      I2 => xb_4_fu_1191_p2(10),
      I3 => \trunc_ln2_reg_3080_reg[31]\(11),
      I4 => xb_4_fu_1191_p2(11),
      I5 => \^sext_ln244_1_fu_884_p1\(10),
      O => \trunc_ln3_reg_3085[1]_i_13_n_40\
    );
\trunc_ln3_reg_3085[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(8),
      I1 => \trunc_ln2_reg_3080_reg[31]\(9),
      I2 => xb_4_fu_1191_p2(9),
      I3 => \trunc_ln2_reg_3080_reg[31]\(10),
      I4 => xb_4_fu_1191_p2(10),
      I5 => \^sext_ln244_1_fu_884_p1\(9),
      O => \trunc_ln3_reg_3085[1]_i_14_n_40\
    );
\trunc_ln3_reg_3085[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(7),
      I1 => \trunc_ln2_reg_3080_reg[31]\(8),
      I2 => xb_4_fu_1191_p2(8),
      I3 => \trunc_ln2_reg_3080_reg[31]\(9),
      I4 => xb_4_fu_1191_p2(9),
      I5 => \^sext_ln244_1_fu_884_p1\(8),
      O => \trunc_ln3_reg_3085[1]_i_15_n_40\
    );
\trunc_ln3_reg_3085[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(6),
      I1 => \trunc_ln2_reg_3080_reg[31]\(7),
      I2 => xb_4_fu_1191_p2(7),
      I3 => \trunc_ln2_reg_3080_reg[31]\(8),
      I4 => xb_4_fu_1191_p2(8),
      I5 => \^sext_ln244_1_fu_884_p1\(7),
      O => \trunc_ln3_reg_3085[1]_i_16_n_40\
    );
\trunc_ln3_reg_3085[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(5),
      I1 => \trunc_ln2_reg_3080_reg[31]\(6),
      I2 => xb_4_fu_1191_p2(6),
      I3 => \trunc_ln2_reg_3080_reg[31]\(7),
      I4 => xb_4_fu_1191_p2(7),
      I5 => \^sext_ln244_1_fu_884_p1\(6),
      O => \trunc_ln3_reg_3085[1]_i_17_n_40\
    );
\trunc_ln3_reg_3085[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(4),
      I1 => \trunc_ln2_reg_3080_reg[31]\(5),
      I2 => xb_4_fu_1191_p2(5),
      I3 => \trunc_ln2_reg_3080_reg[31]\(6),
      I4 => xb_4_fu_1191_p2(6),
      I5 => \^sext_ln244_1_fu_884_p1\(5),
      O => \trunc_ln3_reg_3085[1]_i_18_n_40\
    );
\trunc_ln3_reg_3085[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(4),
      I1 => \trunc_ln2_reg_3080_reg[31]\(4),
      I2 => \^sext_ln244_1_fu_884_p1\(3),
      O => \trunc_ln3_reg_3085[1]_i_19_n_40\
    );
\trunc_ln3_reg_3085[1]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(3),
      I1 => \trunc_ln2_reg_3080_reg[31]\(3),
      I2 => \^sext_ln244_1_fu_884_p1\(2),
      O => \trunc_ln3_reg_3085[1]_i_20_n_40\
    );
\trunc_ln3_reg_3085[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(2),
      I1 => \trunc_ln2_reg_3080_reg[31]\(2),
      I2 => \^sext_ln244_1_fu_884_p1\(1),
      O => \trunc_ln3_reg_3085[1]_i_21_n_40\
    );
\trunc_ln3_reg_3085[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(1),
      I1 => \trunc_ln2_reg_3080_reg[31]\(1),
      I2 => \^sext_ln244_1_fu_884_p1\(0),
      O => \trunc_ln3_reg_3085[1]_i_22_n_40\
    );
\trunc_ln3_reg_3085[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(3),
      I1 => \trunc_ln2_reg_3080_reg[31]\(4),
      I2 => xb_4_fu_1191_p2(4),
      I3 => \trunc_ln2_reg_3080_reg[31]\(5),
      I4 => xb_4_fu_1191_p2(5),
      I5 => \^sext_ln244_1_fu_884_p1\(4),
      O => \trunc_ln3_reg_3085[1]_i_27_n_40\
    );
\trunc_ln3_reg_3085[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(2),
      I1 => \trunc_ln2_reg_3080_reg[31]\(3),
      I2 => xb_4_fu_1191_p2(3),
      I3 => \trunc_ln2_reg_3080_reg[31]\(4),
      I4 => xb_4_fu_1191_p2(4),
      I5 => \^sext_ln244_1_fu_884_p1\(3),
      O => \trunc_ln3_reg_3085[1]_i_28_n_40\
    );
\trunc_ln3_reg_3085[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(1),
      I1 => \trunc_ln2_reg_3080_reg[31]\(2),
      I2 => xb_4_fu_1191_p2(2),
      I3 => \trunc_ln2_reg_3080_reg[31]\(3),
      I4 => xb_4_fu_1191_p2(3),
      I5 => \^sext_ln244_1_fu_884_p1\(2),
      O => \trunc_ln3_reg_3085[1]_i_29_n_40\
    );
\trunc_ln3_reg_3085[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(12),
      I1 => \trunc_ln2_reg_3080_reg[31]\(12),
      I2 => \^sext_ln244_1_fu_884_p1\(11),
      O => \trunc_ln3_reg_3085[1]_i_3_n_40\
    );
\trunc_ln3_reg_3085[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(0),
      I1 => \trunc_ln2_reg_3080_reg[31]\(1),
      I2 => xb_4_fu_1191_p2(1),
      I3 => \trunc_ln2_reg_3080_reg[31]\(2),
      I4 => xb_4_fu_1191_p2(2),
      I5 => \^sext_ln244_1_fu_884_p1\(1),
      O => \trunc_ln3_reg_3085[1]_i_30_n_40\
    );
\trunc_ln3_reg_3085[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \trunc_ln3_reg_3085_reg[1]_i_2_0\(0),
      I1 => \trunc_ln2_reg_3080_reg[31]\(0),
      I2 => xb_4_fu_1191_p2(0),
      I3 => \trunc_ln2_reg_3080_reg[31]\(1),
      I4 => xb_4_fu_1191_p2(1),
      I5 => \^sext_ln244_1_fu_884_p1\(0),
      O => \trunc_ln3_reg_3085[1]_i_31_n_40\
    );
\trunc_ln3_reg_3085[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(11),
      I1 => \trunc_ln2_reg_3080_reg[31]\(11),
      I2 => \^sext_ln244_1_fu_884_p1\(10),
      O => \trunc_ln3_reg_3085[1]_i_4_n_40\
    );
\trunc_ln3_reg_3085[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(10),
      I1 => \trunc_ln2_reg_3080_reg[31]\(10),
      I2 => \^sext_ln244_1_fu_884_p1\(9),
      O => \trunc_ln3_reg_3085[1]_i_5_n_40\
    );
\trunc_ln3_reg_3085[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(9),
      I1 => \trunc_ln2_reg_3080_reg[31]\(9),
      I2 => \^sext_ln244_1_fu_884_p1\(8),
      O => \trunc_ln3_reg_3085[1]_i_6_n_40\
    );
\trunc_ln3_reg_3085[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(8),
      I1 => \trunc_ln2_reg_3080_reg[31]\(8),
      I2 => \^sext_ln244_1_fu_884_p1\(7),
      O => \trunc_ln3_reg_3085[1]_i_7_n_40\
    );
\trunc_ln3_reg_3085[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(7),
      I1 => \trunc_ln2_reg_3080_reg[31]\(7),
      I2 => \^sext_ln244_1_fu_884_p1\(6),
      O => \trunc_ln3_reg_3085[1]_i_8_n_40\
    );
\trunc_ln3_reg_3085[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(6),
      I1 => \trunc_ln2_reg_3080_reg[31]\(6),
      I2 => \^sext_ln244_1_fu_884_p1\(5),
      O => \trunc_ln3_reg_3085[1]_i_9_n_40\
    );
\trunc_ln3_reg_3085[25]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C36996C3"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(34),
      I1 => xb_4_fu_1191_p2(36),
      I2 => \trunc_ln2_reg_3080_reg[31]\(36),
      I3 => \trunc_ln2_reg_3080_reg[31]\(35),
      I4 => xb_4_fu_1191_p2(35),
      O => \trunc_ln3_reg_3085[25]_i_11_n_40\
    );
\trunc_ln3_reg_3085[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(34),
      I1 => \trunc_ln2_reg_3080_reg[31]\(35),
      I2 => xb_4_fu_1191_p2(35),
      I3 => \^sext_ln244_1_fu_884_p1\(33),
      I4 => \trunc_ln2_reg_3080_reg[31]\(34),
      I5 => xb_4_fu_1191_p2(34),
      O => \trunc_ln3_reg_3085[25]_i_12_n_40\
    );
\trunc_ln3_reg_3085[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(32),
      I1 => \trunc_ln2_reg_3080_reg[31]\(33),
      I2 => xb_4_fu_1191_p2(33),
      I3 => \trunc_ln2_reg_3080_reg[31]\(34),
      I4 => xb_4_fu_1191_p2(34),
      I5 => \^sext_ln244_1_fu_884_p1\(33),
      O => \trunc_ln3_reg_3085[25]_i_13_n_40\
    );
\trunc_ln3_reg_3085[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(31),
      I1 => \trunc_ln2_reg_3080_reg[31]\(32),
      I2 => xb_4_fu_1191_p2(32),
      I3 => \trunc_ln2_reg_3080_reg[31]\(33),
      I4 => xb_4_fu_1191_p2(33),
      I5 => \^sext_ln244_1_fu_884_p1\(32),
      O => \trunc_ln3_reg_3085[25]_i_14_n_40\
    );
\trunc_ln3_reg_3085[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(30),
      I1 => \trunc_ln2_reg_3080_reg[31]\(31),
      I2 => xb_4_fu_1191_p2(31),
      I3 => \trunc_ln2_reg_3080_reg[31]\(32),
      I4 => xb_4_fu_1191_p2(32),
      I5 => \^sext_ln244_1_fu_884_p1\(31),
      O => \trunc_ln3_reg_3085[25]_i_15_n_40\
    );
\trunc_ln3_reg_3085[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(29),
      I1 => \trunc_ln2_reg_3080_reg[31]\(30),
      I2 => xb_4_fu_1191_p2(30),
      I3 => \trunc_ln2_reg_3080_reg[31]\(31),
      I4 => xb_4_fu_1191_p2(31),
      I5 => \^sext_ln244_1_fu_884_p1\(30),
      O => \trunc_ln3_reg_3085[25]_i_16_n_40\
    );
\trunc_ln3_reg_3085[25]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(28),
      I1 => \trunc_ln2_reg_3080_reg[31]\(29),
      I2 => xb_4_fu_1191_p2(29),
      I3 => \trunc_ln2_reg_3080_reg[31]\(30),
      I4 => xb_4_fu_1191_p2(30),
      I5 => \^sext_ln244_1_fu_884_p1\(29),
      O => \trunc_ln3_reg_3085[25]_i_17_n_40\
    );
\trunc_ln3_reg_3085[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => xb_4_fu_1191_p2(35),
      I1 => \trunc_ln2_reg_3080_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_884_p1\(34),
      O => \trunc_ln3_reg_3085[25]_i_3_n_40\
    );
\trunc_ln3_reg_3085[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => xb_4_fu_1191_p2(35),
      I1 => \trunc_ln2_reg_3080_reg[31]\(35),
      I2 => \^sext_ln244_1_fu_884_p1\(34),
      O => \trunc_ln3_reg_3085[25]_i_4_n_40\
    );
\trunc_ln3_reg_3085[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(33),
      I1 => \trunc_ln2_reg_3080_reg[31]\(33),
      I2 => \^sext_ln244_1_fu_884_p1\(32),
      O => \trunc_ln3_reg_3085[25]_i_5_n_40\
    );
\trunc_ln3_reg_3085[25]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(32),
      I1 => \trunc_ln2_reg_3080_reg[31]\(32),
      I2 => \^sext_ln244_1_fu_884_p1\(31),
      O => \trunc_ln3_reg_3085[25]_i_6_n_40\
    );
\trunc_ln3_reg_3085[25]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(31),
      I1 => \trunc_ln2_reg_3080_reg[31]\(31),
      I2 => \^sext_ln244_1_fu_884_p1\(30),
      O => \trunc_ln3_reg_3085[25]_i_7_n_40\
    );
\trunc_ln3_reg_3085[25]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(30),
      I1 => \trunc_ln2_reg_3080_reg[31]\(30),
      I2 => \^sext_ln244_1_fu_884_p1\(29),
      O => \trunc_ln3_reg_3085[25]_i_8_n_40\
    );
\trunc_ln3_reg_3085[25]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(29),
      I1 => \trunc_ln2_reg_3080_reg[31]\(29),
      I2 => \^sext_ln244_1_fu_884_p1\(28),
      O => \trunc_ln3_reg_3085[25]_i_9_n_40\
    );
\trunc_ln3_reg_3085[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(19),
      I1 => \trunc_ln2_reg_3080_reg[31]\(20),
      I2 => xb_4_fu_1191_p2(20),
      I3 => \trunc_ln2_reg_3080_reg[31]\(21),
      I4 => xb_4_fu_1191_p2(21),
      I5 => \^sext_ln244_1_fu_884_p1\(20),
      O => \trunc_ln3_reg_3085[9]_i_10_n_40\
    );
\trunc_ln3_reg_3085[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(18),
      I1 => \trunc_ln2_reg_3080_reg[31]\(19),
      I2 => xb_4_fu_1191_p2(19),
      I3 => \trunc_ln2_reg_3080_reg[31]\(20),
      I4 => xb_4_fu_1191_p2(20),
      I5 => \^sext_ln244_1_fu_884_p1\(19),
      O => \trunc_ln3_reg_3085[9]_i_11_n_40\
    );
\trunc_ln3_reg_3085[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(17),
      I1 => \trunc_ln2_reg_3080_reg[31]\(18),
      I2 => xb_4_fu_1191_p2(18),
      I3 => \trunc_ln2_reg_3080_reg[31]\(19),
      I4 => xb_4_fu_1191_p2(19),
      I5 => \^sext_ln244_1_fu_884_p1\(18),
      O => \trunc_ln3_reg_3085[9]_i_12_n_40\
    );
\trunc_ln3_reg_3085[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(16),
      I1 => \trunc_ln2_reg_3080_reg[31]\(17),
      I2 => xb_4_fu_1191_p2(17),
      I3 => \trunc_ln2_reg_3080_reg[31]\(18),
      I4 => xb_4_fu_1191_p2(18),
      I5 => \^sext_ln244_1_fu_884_p1\(17),
      O => \trunc_ln3_reg_3085[9]_i_13_n_40\
    );
\trunc_ln3_reg_3085[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(15),
      I1 => \trunc_ln2_reg_3080_reg[31]\(16),
      I2 => xb_4_fu_1191_p2(16),
      I3 => \trunc_ln2_reg_3080_reg[31]\(17),
      I4 => xb_4_fu_1191_p2(17),
      I5 => \^sext_ln244_1_fu_884_p1\(16),
      O => \trunc_ln3_reg_3085[9]_i_14_n_40\
    );
\trunc_ln3_reg_3085[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(14),
      I1 => \trunc_ln2_reg_3080_reg[31]\(15),
      I2 => xb_4_fu_1191_p2(15),
      I3 => \trunc_ln2_reg_3080_reg[31]\(16),
      I4 => xb_4_fu_1191_p2(16),
      I5 => \^sext_ln244_1_fu_884_p1\(15),
      O => \trunc_ln3_reg_3085[9]_i_15_n_40\
    );
\trunc_ln3_reg_3085[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(13),
      I1 => \trunc_ln2_reg_3080_reg[31]\(14),
      I2 => xb_4_fu_1191_p2(14),
      I3 => \trunc_ln2_reg_3080_reg[31]\(15),
      I4 => xb_4_fu_1191_p2(15),
      I5 => \^sext_ln244_1_fu_884_p1\(14),
      O => \trunc_ln3_reg_3085[9]_i_16_n_40\
    );
\trunc_ln3_reg_3085[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(12),
      I1 => \trunc_ln2_reg_3080_reg[31]\(13),
      I2 => xb_4_fu_1191_p2(13),
      I3 => \trunc_ln2_reg_3080_reg[31]\(14),
      I4 => xb_4_fu_1191_p2(14),
      I5 => \^sext_ln244_1_fu_884_p1\(13),
      O => \trunc_ln3_reg_3085[9]_i_17_n_40\
    );
\trunc_ln3_reg_3085[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(20),
      I1 => \trunc_ln2_reg_3080_reg[31]\(20),
      I2 => \^sext_ln244_1_fu_884_p1\(19),
      O => \trunc_ln3_reg_3085[9]_i_2_n_40\
    );
\trunc_ln3_reg_3085[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(19),
      I1 => \trunc_ln2_reg_3080_reg[31]\(19),
      I2 => \^sext_ln244_1_fu_884_p1\(18),
      O => \trunc_ln3_reg_3085[9]_i_3_n_40\
    );
\trunc_ln3_reg_3085[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(18),
      I1 => \trunc_ln2_reg_3080_reg[31]\(18),
      I2 => \^sext_ln244_1_fu_884_p1\(17),
      O => \trunc_ln3_reg_3085[9]_i_4_n_40\
    );
\trunc_ln3_reg_3085[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(17),
      I1 => \trunc_ln2_reg_3080_reg[31]\(17),
      I2 => \^sext_ln244_1_fu_884_p1\(16),
      O => \trunc_ln3_reg_3085[9]_i_5_n_40\
    );
\trunc_ln3_reg_3085[9]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(16),
      I1 => \trunc_ln2_reg_3080_reg[31]\(16),
      I2 => \^sext_ln244_1_fu_884_p1\(15),
      O => \trunc_ln3_reg_3085[9]_i_6_n_40\
    );
\trunc_ln3_reg_3085[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(15),
      I1 => \trunc_ln2_reg_3080_reg[31]\(15),
      I2 => \^sext_ln244_1_fu_884_p1\(14),
      O => \trunc_ln3_reg_3085[9]_i_7_n_40\
    );
\trunc_ln3_reg_3085[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(14),
      I1 => \trunc_ln2_reg_3080_reg[31]\(14),
      I2 => \^sext_ln244_1_fu_884_p1\(13),
      O => \trunc_ln3_reg_3085[9]_i_8_n_40\
    );
\trunc_ln3_reg_3085[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => xb_4_fu_1191_p2(13),
      I1 => \trunc_ln2_reg_3080_reg[31]\(13),
      I2 => \^sext_ln244_1_fu_884_p1\(12),
      O => \trunc_ln3_reg_3085[9]_i_9_n_40\
    );
\trunc_ln3_reg_3085_reg[17]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln3_reg_3085_reg[9]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln3_reg_3085_reg[17]_i_1_n_40\,
      CO(6) => \trunc_ln3_reg_3085_reg[17]_i_1_n_41\,
      CO(5) => \trunc_ln3_reg_3085_reg[17]_i_1_n_42\,
      CO(4) => \trunc_ln3_reg_3085_reg[17]_i_1_n_43\,
      CO(3) => \trunc_ln3_reg_3085_reg[17]_i_1_n_44\,
      CO(2) => \trunc_ln3_reg_3085_reg[17]_i_1_n_45\,
      CO(1) => \trunc_ln3_reg_3085_reg[17]_i_1_n_46\,
      CO(0) => \trunc_ln3_reg_3085_reg[17]_i_1_n_47\,
      DI(7) => \trunc_ln3_reg_3085[17]_i_2_n_40\,
      DI(6) => \trunc_ln3_reg_3085[17]_i_3_n_40\,
      DI(5) => \trunc_ln3_reg_3085[17]_i_4_n_40\,
      DI(4) => \trunc_ln3_reg_3085[17]_i_5_n_40\,
      DI(3) => \trunc_ln3_reg_3085[17]_i_6_n_40\,
      DI(2) => \trunc_ln3_reg_3085[17]_i_7_n_40\,
      DI(1) => \trunc_ln3_reg_3085[17]_i_8_n_40\,
      DI(0) => \trunc_ln3_reg_3085[17]_i_9_n_40\,
      O(7 downto 0) => \trunc_ln255_1_reg_3010_reg[44]\(17 downto 10),
      S(7) => \trunc_ln3_reg_3085[17]_i_10_n_40\,
      S(6) => \trunc_ln3_reg_3085[17]_i_11_n_40\,
      S(5) => \trunc_ln3_reg_3085[17]_i_12_n_40\,
      S(4) => \trunc_ln3_reg_3085[17]_i_13_n_40\,
      S(3) => \trunc_ln3_reg_3085[17]_i_14_n_40\,
      S(2) => \trunc_ln3_reg_3085[17]_i_15_n_40\,
      S(1) => \trunc_ln3_reg_3085[17]_i_16_n_40\,
      S(0) => \trunc_ln3_reg_3085[17]_i_17_n_40\
    );
\trunc_ln3_reg_3085_reg[1]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln3_reg_3085_reg[1]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln3_reg_3085_reg[1]_i_1_n_40\,
      CO(6) => \trunc_ln3_reg_3085_reg[1]_i_1_n_41\,
      CO(5) => \trunc_ln3_reg_3085_reg[1]_i_1_n_42\,
      CO(4) => \trunc_ln3_reg_3085_reg[1]_i_1_n_43\,
      CO(3) => \trunc_ln3_reg_3085_reg[1]_i_1_n_44\,
      CO(2) => \trunc_ln3_reg_3085_reg[1]_i_1_n_45\,
      CO(1) => \trunc_ln3_reg_3085_reg[1]_i_1_n_46\,
      CO(0) => \trunc_ln3_reg_3085_reg[1]_i_1_n_47\,
      DI(7) => \trunc_ln3_reg_3085[1]_i_3_n_40\,
      DI(6) => \trunc_ln3_reg_3085[1]_i_4_n_40\,
      DI(5) => \trunc_ln3_reg_3085[1]_i_5_n_40\,
      DI(4) => \trunc_ln3_reg_3085[1]_i_6_n_40\,
      DI(3) => \trunc_ln3_reg_3085[1]_i_7_n_40\,
      DI(2) => \trunc_ln3_reg_3085[1]_i_8_n_40\,
      DI(1) => \trunc_ln3_reg_3085[1]_i_9_n_40\,
      DI(0) => \trunc_ln3_reg_3085[1]_i_10_n_40\,
      O(7 downto 6) => \trunc_ln255_1_reg_3010_reg[44]\(1 downto 0),
      O(5 downto 0) => \NLW_trunc_ln3_reg_3085_reg[1]_i_1_O_UNCONNECTED\(5 downto 0),
      S(7) => \trunc_ln3_reg_3085[1]_i_11_n_40\,
      S(6) => \trunc_ln3_reg_3085[1]_i_12_n_40\,
      S(5) => \trunc_ln3_reg_3085[1]_i_13_n_40\,
      S(4) => \trunc_ln3_reg_3085[1]_i_14_n_40\,
      S(3) => \trunc_ln3_reg_3085[1]_i_15_n_40\,
      S(2) => \trunc_ln3_reg_3085[1]_i_16_n_40\,
      S(1) => \trunc_ln3_reg_3085[1]_i_17_n_40\,
      S(0) => \trunc_ln3_reg_3085[1]_i_18_n_40\
    );
\trunc_ln3_reg_3085_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln3_reg_3085_reg[1]_i_2_n_40\,
      CO(6) => \trunc_ln3_reg_3085_reg[1]_i_2_n_41\,
      CO(5) => \trunc_ln3_reg_3085_reg[1]_i_2_n_42\,
      CO(4) => \trunc_ln3_reg_3085_reg[1]_i_2_n_43\,
      CO(3) => \trunc_ln3_reg_3085_reg[1]_i_2_n_44\,
      CO(2) => \trunc_ln3_reg_3085_reg[1]_i_2_n_45\,
      CO(1) => \trunc_ln3_reg_3085_reg[1]_i_2_n_46\,
      CO(0) => \trunc_ln3_reg_3085_reg[1]_i_2_n_47\,
      DI(7) => \trunc_ln3_reg_3085[1]_i_19_n_40\,
      DI(6) => \trunc_ln3_reg_3085[1]_i_20_n_40\,
      DI(5) => \trunc_ln3_reg_3085[1]_i_21_n_40\,
      DI(4) => \trunc_ln3_reg_3085[1]_i_22_n_40\,
      DI(3 downto 0) => \trunc_ln3_reg_3085_reg[1]\(3 downto 0),
      O(7 downto 0) => \NLW_trunc_ln3_reg_3085_reg[1]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \trunc_ln3_reg_3085[1]_i_27_n_40\,
      S(6) => \trunc_ln3_reg_3085[1]_i_28_n_40\,
      S(5) => \trunc_ln3_reg_3085[1]_i_29_n_40\,
      S(4) => \trunc_ln3_reg_3085[1]_i_30_n_40\,
      S(3) => \trunc_ln3_reg_3085[1]_i_31_n_40\,
      S(2 downto 0) => \trunc_ln3_reg_3085_reg[1]_0\(2 downto 0)
    );
\trunc_ln3_reg_3085_reg[25]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln3_reg_3085_reg[17]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln3_reg_3085_reg[25]_i_1_n_40\,
      CO(6) => \trunc_ln3_reg_3085_reg[25]_i_1_n_41\,
      CO(5) => \trunc_ln3_reg_3085_reg[25]_i_1_n_42\,
      CO(4) => \trunc_ln3_reg_3085_reg[25]_i_1_n_43\,
      CO(3) => \trunc_ln3_reg_3085_reg[25]_i_1_n_44\,
      CO(2) => \trunc_ln3_reg_3085_reg[25]_i_1_n_45\,
      CO(1) => \trunc_ln3_reg_3085_reg[25]_i_1_n_46\,
      CO(0) => \trunc_ln3_reg_3085_reg[25]_i_1_n_47\,
      DI(7) => \trunc_ln3_reg_3085_reg[25]\(0),
      DI(6) => \trunc_ln3_reg_3085[25]_i_3_n_40\,
      DI(5) => \trunc_ln3_reg_3085[25]_i_4_n_40\,
      DI(4) => \trunc_ln3_reg_3085[25]_i_5_n_40\,
      DI(3) => \trunc_ln3_reg_3085[25]_i_6_n_40\,
      DI(2) => \trunc_ln3_reg_3085[25]_i_7_n_40\,
      DI(1) => \trunc_ln3_reg_3085[25]_i_8_n_40\,
      DI(0) => \trunc_ln3_reg_3085[25]_i_9_n_40\,
      O(7 downto 0) => \trunc_ln255_1_reg_3010_reg[44]\(25 downto 18),
      S(7) => \trunc_ln3_reg_3085_reg[25]_0\(0),
      S(6) => \trunc_ln3_reg_3085[25]_i_11_n_40\,
      S(5) => \trunc_ln3_reg_3085[25]_i_12_n_40\,
      S(4) => \trunc_ln3_reg_3085[25]_i_13_n_40\,
      S(3) => \trunc_ln3_reg_3085[25]_i_14_n_40\,
      S(2) => \trunc_ln3_reg_3085[25]_i_15_n_40\,
      S(1) => \trunc_ln3_reg_3085[25]_i_16_n_40\,
      S(0) => \trunc_ln3_reg_3085[25]_i_17_n_40\
    );
\trunc_ln3_reg_3085_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln3_reg_3085_reg[25]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_trunc_ln3_reg_3085_reg[31]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \trunc_ln3_reg_3085_reg[31]_i_1_n_43\,
      CO(3) => \trunc_ln3_reg_3085_reg[31]_i_1_n_44\,
      CO(2) => \trunc_ln3_reg_3085_reg[31]_i_1_n_45\,
      CO(1) => \trunc_ln3_reg_3085_reg[31]_i_1_n_46\,
      CO(0) => \trunc_ln3_reg_3085_reg[31]_i_1_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \trunc_ln3_reg_3085_reg[31]\(4 downto 0),
      O(7 downto 6) => \NLW_trunc_ln3_reg_3085_reg[31]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \trunc_ln255_1_reg_3010_reg[44]\(31 downto 26),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \trunc_ln3_reg_3085_reg[31]_0\(5 downto 0)
    );
\trunc_ln3_reg_3085_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln3_reg_3085_reg[1]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln3_reg_3085_reg[9]_i_1_n_40\,
      CO(6) => \trunc_ln3_reg_3085_reg[9]_i_1_n_41\,
      CO(5) => \trunc_ln3_reg_3085_reg[9]_i_1_n_42\,
      CO(4) => \trunc_ln3_reg_3085_reg[9]_i_1_n_43\,
      CO(3) => \trunc_ln3_reg_3085_reg[9]_i_1_n_44\,
      CO(2) => \trunc_ln3_reg_3085_reg[9]_i_1_n_45\,
      CO(1) => \trunc_ln3_reg_3085_reg[9]_i_1_n_46\,
      CO(0) => \trunc_ln3_reg_3085_reg[9]_i_1_n_47\,
      DI(7) => \trunc_ln3_reg_3085[9]_i_2_n_40\,
      DI(6) => \trunc_ln3_reg_3085[9]_i_3_n_40\,
      DI(5) => \trunc_ln3_reg_3085[9]_i_4_n_40\,
      DI(4) => \trunc_ln3_reg_3085[9]_i_5_n_40\,
      DI(3) => \trunc_ln3_reg_3085[9]_i_6_n_40\,
      DI(2) => \trunc_ln3_reg_3085[9]_i_7_n_40\,
      DI(1) => \trunc_ln3_reg_3085[9]_i_8_n_40\,
      DI(0) => \trunc_ln3_reg_3085[9]_i_9_n_40\,
      O(7 downto 0) => \trunc_ln255_1_reg_3010_reg[44]\(9 downto 2),
      S(7) => \trunc_ln3_reg_3085[9]_i_10_n_40\,
      S(6) => \trunc_ln3_reg_3085[9]_i_11_n_40\,
      S(5) => \trunc_ln3_reg_3085[9]_i_12_n_40\,
      S(4) => \trunc_ln3_reg_3085[9]_i_13_n_40\,
      S(3) => \trunc_ln3_reg_3085[9]_i_14_n_40\,
      S(2) => \trunc_ln3_reg_3085[9]_i_15_n_40\,
      S(1) => \trunc_ln3_reg_3085[9]_i_16_n_40\,
      S(0) => \trunc_ln3_reg_3085[9]_i_17_n_40\
    );
\xb_1_fu_342[40]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^sext_ln244_1_fu_884_p1\(34),
      I1 => Q(0),
      I2 => D(0),
      I3 => P(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[30]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln333_1_fu_2459_p1 : out STD_LOGIC_VECTOR ( 34 downto 0 );
    \q0_reg[29]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sext_ln386_fu_2454_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[22]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \xa1_2_fu_338_reg[43]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xout1_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln379_reg_3102_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__14_carry_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    xa2_2_fu_334_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xout1_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xout1_reg[31]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \xout1_reg[27]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xout1_reg[27]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xout1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20 : entity is "adpcm_main_mul_32s_7s_39_1_1";
end bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln379_reg_3102[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[31]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln379_reg_3102_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal grp_fu_667_p0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \^q0_reg[29]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sext_ln333_1_fu_2459_p1\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \^sext_ln386_fu_2454_p1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \tmp_product__14_carry__0_i_10__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_11__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_12__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_13__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_14__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_15__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_16__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_17__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_18__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_19__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_20__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_21__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_22__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_23__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_24__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_i_9__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__0_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_10__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_11__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_12__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_13__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_14__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_15__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_16__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_17__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_18__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_19__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_20__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_21__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_22__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_i_9__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__1_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_10__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_11__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_12__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_13__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_14__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_15__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_16__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_17__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_19__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_21__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_22__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_8__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_i_9__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__2_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_n_47\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_10__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_11__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_12__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_13__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_14__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_15__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_16__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_17__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_18__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_19__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_20__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_21__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_22__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_6__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_i_9__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_41\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_42\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_43\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_44\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_45\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_46\ : STD_LOGIC;
  signal \tmp_product__14_carry_n_47\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_46\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_47\ : STD_LOGIC;
  signal \tmp_product__8_carry_n_55\ : STD_LOGIC;
  signal \tmp_product_carry_i_1__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_2__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_3__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_4__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_5__2_n_40\ : STD_LOGIC;
  signal \tmp_product_carry_i_6__2_n_40\ : STD_LOGIC;
  signal tmp_product_carry_n_45 : STD_LOGIC;
  signal tmp_product_carry_n_46 : STD_LOGIC;
  signal tmp_product_carry_n_47 : STD_LOGIC;
  signal tmp_product_carry_n_52 : STD_LOGIC;
  signal tmp_product_carry_n_53 : STD_LOGIC;
  signal tmp_product_carry_n_54 : STD_LOGIC;
  signal tmp_product_carry_n_55 : STD_LOGIC;
  signal \xout1[11]_i_2_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_3_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_4_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_5_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_6_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_7_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_8_n_40\ : STD_LOGIC;
  signal \xout1[11]_i_9_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_2_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_3_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_4_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_5_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_6_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_7_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_8_n_40\ : STD_LOGIC;
  signal \xout1[19]_i_9_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_10_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_6_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_7_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_8_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_9_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_10_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_13_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_14_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_15_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_16_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_17_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_18_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_3_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_4_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_5_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_6_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_7_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_8_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_9_n_40\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_40\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_41\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_42\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_43\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_44\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_45\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_46\ : STD_LOGIC;
  signal \xout1_reg[11]_i_1_n_47\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_40\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_41\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_42\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_43\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_44\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_45\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_46\ : STD_LOGIC;
  signal \xout1_reg[19]_i_1_n_47\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_40\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_41\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_42\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_43\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_44\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_45\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_46\ : STD_LOGIC;
  signal \xout1_reg[27]_i_1_n_47\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \xout1_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_40\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_41\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_42\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_43\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_44\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_45\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_46\ : STD_LOGIC;
  signal \xout1_reg[3]_i_1_n_47\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_40\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_41\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_42\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_43\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_44\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_45\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_46\ : STD_LOGIC;
  signal \xout1_reg[3]_i_2_n_47\ : STD_LOGIC;
  signal \NLW_add_ln379_reg_3102_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__14_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_product__8_carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_product__8_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_tmp_product_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout1_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout1_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout1_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xout1_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln379_reg_3102_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_3102_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_3102_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln379_reg_3102_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_17__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_18__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_19__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_20__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_21__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_22__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_23__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__0_i_24__0\ : label is "soft_lutpair113";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_17__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_18__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_19__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_20__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_21__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__1_i_22__0\ : label is "soft_lutpair112";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_17__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_18__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_19__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_20__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__2_i_22__0\ : label is "soft_lutpair103";
  attribute ADDER_THRESHOLD of \tmp_product__14_carry__3\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_17__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_18__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_19__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_20__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_21__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_22__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \tmp_product__14_carry_i_23__0\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD of \xout1_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout1_reg[3]_i_2\ : label is 35;
begin
  CO(0) <= \^co\(0);
  O(1 downto 0) <= \^o\(1 downto 0);
  \q0_reg[29]\(1 downto 0) <= \^q0_reg[29]\(1 downto 0);
  sext_ln333_1_fu_2459_p1(34 downto 0) <= \^sext_ln333_1_fu_2459_p1\(34 downto 0);
  sext_ln386_fu_2454_p1(31 downto 0) <= \^sext_ln386_fu_2454_p1\(31 downto 0);
\add_ln379_reg_3102[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(15),
      I1 => Q(15),
      O => \add_ln379_reg_3102[15]_i_2_n_40\
    );
\add_ln379_reg_3102[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(14),
      I1 => Q(14),
      O => \add_ln379_reg_3102[15]_i_3_n_40\
    );
\add_ln379_reg_3102[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(13),
      I1 => Q(13),
      O => \add_ln379_reg_3102[15]_i_4_n_40\
    );
\add_ln379_reg_3102[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(12),
      I1 => Q(12),
      O => \add_ln379_reg_3102[15]_i_5_n_40\
    );
\add_ln379_reg_3102[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(11),
      I1 => Q(11),
      O => \add_ln379_reg_3102[15]_i_6_n_40\
    );
\add_ln379_reg_3102[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(10),
      I1 => Q(10),
      O => \add_ln379_reg_3102[15]_i_7_n_40\
    );
\add_ln379_reg_3102[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(9),
      I1 => Q(9),
      O => \add_ln379_reg_3102[15]_i_8_n_40\
    );
\add_ln379_reg_3102[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(8),
      I1 => Q(8),
      O => \add_ln379_reg_3102[15]_i_9_n_40\
    );
\add_ln379_reg_3102[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(23),
      I1 => Q(23),
      O => \add_ln379_reg_3102[23]_i_2_n_40\
    );
\add_ln379_reg_3102[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(22),
      I1 => Q(22),
      O => \add_ln379_reg_3102[23]_i_3_n_40\
    );
\add_ln379_reg_3102[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(21),
      I1 => Q(21),
      O => \add_ln379_reg_3102[23]_i_4_n_40\
    );
\add_ln379_reg_3102[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(20),
      I1 => Q(20),
      O => \add_ln379_reg_3102[23]_i_5_n_40\
    );
\add_ln379_reg_3102[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(19),
      I1 => Q(19),
      O => \add_ln379_reg_3102[23]_i_6_n_40\
    );
\add_ln379_reg_3102[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(18),
      I1 => Q(18),
      O => \add_ln379_reg_3102[23]_i_7_n_40\
    );
\add_ln379_reg_3102[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(17),
      I1 => Q(17),
      O => \add_ln379_reg_3102[23]_i_8_n_40\
    );
\add_ln379_reg_3102[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(16),
      I1 => Q(16),
      O => \add_ln379_reg_3102[23]_i_9_n_40\
    );
\add_ln379_reg_3102[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(31),
      I1 => \add_ln379_reg_3102_reg[31]\(31),
      O => \add_ln379_reg_3102[31]_i_2_n_40\
    );
\add_ln379_reg_3102[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(30),
      I1 => Q(30),
      O => \add_ln379_reg_3102[31]_i_3_n_40\
    );
\add_ln379_reg_3102[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(29),
      I1 => Q(29),
      O => \add_ln379_reg_3102[31]_i_4_n_40\
    );
\add_ln379_reg_3102[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(28),
      I1 => Q(28),
      O => \add_ln379_reg_3102[31]_i_5_n_40\
    );
\add_ln379_reg_3102[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(27),
      I1 => Q(27),
      O => \add_ln379_reg_3102[31]_i_6_n_40\
    );
\add_ln379_reg_3102[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(26),
      I1 => Q(26),
      O => \add_ln379_reg_3102[31]_i_7_n_40\
    );
\add_ln379_reg_3102[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(25),
      I1 => Q(25),
      O => \add_ln379_reg_3102[31]_i_8_n_40\
    );
\add_ln379_reg_3102[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(24),
      I1 => Q(24),
      O => \add_ln379_reg_3102[31]_i_9_n_40\
    );
\add_ln379_reg_3102[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(7),
      I1 => Q(7),
      O => \add_ln379_reg_3102[7]_i_2_n_40\
    );
\add_ln379_reg_3102[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(6),
      I1 => Q(6),
      O => \add_ln379_reg_3102[7]_i_3_n_40\
    );
\add_ln379_reg_3102[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(5),
      I1 => Q(5),
      O => \add_ln379_reg_3102[7]_i_4_n_40\
    );
\add_ln379_reg_3102[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(4),
      I1 => Q(4),
      O => \add_ln379_reg_3102[7]_i_5_n_40\
    );
\add_ln379_reg_3102[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(3),
      I1 => Q(3),
      O => \add_ln379_reg_3102[7]_i_6_n_40\
    );
\add_ln379_reg_3102[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(2),
      I1 => Q(2),
      O => \add_ln379_reg_3102[7]_i_7_n_40\
    );
\add_ln379_reg_3102[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(1),
      I1 => Q(1),
      O => \add_ln379_reg_3102[7]_i_8_n_40\
    );
\add_ln379_reg_3102[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln379_reg_3102_reg[31]\(0),
      I1 => Q(0),
      O => \add_ln379_reg_3102[7]_i_9_n_40\
    );
\add_ln379_reg_3102_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_3102_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_3102_reg[15]_i_1_n_40\,
      CO(6) => \add_ln379_reg_3102_reg[15]_i_1_n_41\,
      CO(5) => \add_ln379_reg_3102_reg[15]_i_1_n_42\,
      CO(4) => \add_ln379_reg_3102_reg[15]_i_1_n_43\,
      CO(3) => \add_ln379_reg_3102_reg[15]_i_1_n_44\,
      CO(2) => \add_ln379_reg_3102_reg[15]_i_1_n_45\,
      CO(1) => \add_ln379_reg_3102_reg[15]_i_1_n_46\,
      CO(0) => \add_ln379_reg_3102_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \add_ln379_reg_3102_reg[31]\(15 downto 8),
      O(7 downto 0) => \^sext_ln386_fu_2454_p1\(15 downto 8),
      S(7) => \add_ln379_reg_3102[15]_i_2_n_40\,
      S(6) => \add_ln379_reg_3102[15]_i_3_n_40\,
      S(5) => \add_ln379_reg_3102[15]_i_4_n_40\,
      S(4) => \add_ln379_reg_3102[15]_i_5_n_40\,
      S(3) => \add_ln379_reg_3102[15]_i_6_n_40\,
      S(2) => \add_ln379_reg_3102[15]_i_7_n_40\,
      S(1) => \add_ln379_reg_3102[15]_i_8_n_40\,
      S(0) => \add_ln379_reg_3102[15]_i_9_n_40\
    );
\add_ln379_reg_3102_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_3102_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_3102_reg[23]_i_1_n_40\,
      CO(6) => \add_ln379_reg_3102_reg[23]_i_1_n_41\,
      CO(5) => \add_ln379_reg_3102_reg[23]_i_1_n_42\,
      CO(4) => \add_ln379_reg_3102_reg[23]_i_1_n_43\,
      CO(3) => \add_ln379_reg_3102_reg[23]_i_1_n_44\,
      CO(2) => \add_ln379_reg_3102_reg[23]_i_1_n_45\,
      CO(1) => \add_ln379_reg_3102_reg[23]_i_1_n_46\,
      CO(0) => \add_ln379_reg_3102_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \add_ln379_reg_3102_reg[31]\(23 downto 16),
      O(7 downto 0) => \^sext_ln386_fu_2454_p1\(23 downto 16),
      S(7) => \add_ln379_reg_3102[23]_i_2_n_40\,
      S(6) => \add_ln379_reg_3102[23]_i_3_n_40\,
      S(5) => \add_ln379_reg_3102[23]_i_4_n_40\,
      S(4) => \add_ln379_reg_3102[23]_i_5_n_40\,
      S(3) => \add_ln379_reg_3102[23]_i_6_n_40\,
      S(2) => \add_ln379_reg_3102[23]_i_7_n_40\,
      S(1) => \add_ln379_reg_3102[23]_i_8_n_40\,
      S(0) => \add_ln379_reg_3102[23]_i_9_n_40\
    );
\add_ln379_reg_3102_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln379_reg_3102_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln379_reg_3102_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln379_reg_3102_reg[31]_i_1_n_41\,
      CO(5) => \add_ln379_reg_3102_reg[31]_i_1_n_42\,
      CO(4) => \add_ln379_reg_3102_reg[31]_i_1_n_43\,
      CO(3) => \add_ln379_reg_3102_reg[31]_i_1_n_44\,
      CO(2) => \add_ln379_reg_3102_reg[31]_i_1_n_45\,
      CO(1) => \add_ln379_reg_3102_reg[31]_i_1_n_46\,
      CO(0) => \add_ln379_reg_3102_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \add_ln379_reg_3102_reg[31]\(30 downto 24),
      O(7 downto 0) => \^sext_ln386_fu_2454_p1\(31 downto 24),
      S(7) => \add_ln379_reg_3102[31]_i_2_n_40\,
      S(6) => \add_ln379_reg_3102[31]_i_3_n_40\,
      S(5) => \add_ln379_reg_3102[31]_i_4_n_40\,
      S(4) => \add_ln379_reg_3102[31]_i_5_n_40\,
      S(3) => \add_ln379_reg_3102[31]_i_6_n_40\,
      S(2) => \add_ln379_reg_3102[31]_i_7_n_40\,
      S(1) => \add_ln379_reg_3102[31]_i_8_n_40\,
      S(0) => \add_ln379_reg_3102[31]_i_9_n_40\
    );
\add_ln379_reg_3102_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln379_reg_3102_reg[7]_i_1_n_40\,
      CO(6) => \add_ln379_reg_3102_reg[7]_i_1_n_41\,
      CO(5) => \add_ln379_reg_3102_reg[7]_i_1_n_42\,
      CO(4) => \add_ln379_reg_3102_reg[7]_i_1_n_43\,
      CO(3) => \add_ln379_reg_3102_reg[7]_i_1_n_44\,
      CO(2) => \add_ln379_reg_3102_reg[7]_i_1_n_45\,
      CO(1) => \add_ln379_reg_3102_reg[7]_i_1_n_46\,
      CO(0) => \add_ln379_reg_3102_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \add_ln379_reg_3102_reg[31]\(7 downto 0),
      O(7 downto 0) => \^sext_ln386_fu_2454_p1\(7 downto 0),
      S(7) => \add_ln379_reg_3102[7]_i_2_n_40\,
      S(6) => \add_ln379_reg_3102[7]_i_3_n_40\,
      S(5) => \add_ln379_reg_3102[7]_i_4_n_40\,
      S(4) => \add_ln379_reg_3102[7]_i_5_n_40\,
      S(3) => \add_ln379_reg_3102[7]_i_6_n_40\,
      S(2) => \add_ln379_reg_3102[7]_i_7_n_40\,
      S(1) => \add_ln379_reg_3102[7]_i_8_n_40\,
      S(0) => \add_ln379_reg_3102[7]_i_9_n_40\
    );
\tmp_product__14_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry_n_40\,
      CO(6) => \tmp_product__14_carry_n_41\,
      CO(5) => \tmp_product__14_carry_n_42\,
      CO(4) => \tmp_product__14_carry_n_43\,
      CO(3) => \tmp_product__14_carry_n_44\,
      CO(2) => \tmp_product__14_carry_n_45\,
      CO(1) => \tmp_product__14_carry_n_46\,
      CO(0) => \tmp_product__14_carry_n_47\,
      DI(7) => \tmp_product__14_carry_i_1__0_n_40\,
      DI(6) => \tmp_product__14_carry_i_2__0_n_40\,
      DI(5) => \tmp_product__14_carry_i_3__0_n_40\,
      DI(4) => \tmp_product__14_carry_i_4__0_n_40\,
      DI(3) => \tmp_product__14_carry_i_5__0_n_40\,
      DI(2) => \tmp_product__14_carry_i_6__0_n_40\,
      DI(1) => \tmp_product__14_carry_i_7__0_n_40\,
      DI(0) => grp_fu_667_p0(2),
      O(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(7 downto 0),
      S(7) => \tmp_product__14_carry_i_9__0_n_40\,
      S(6) => \tmp_product__14_carry_i_10__0_n_40\,
      S(5) => \tmp_product__14_carry_i_11__0_n_40\,
      S(4) => \tmp_product__14_carry_i_12__0_n_40\,
      S(3) => \tmp_product__14_carry_i_13__0_n_40\,
      S(2) => \tmp_product__14_carry_i_14__0_n_40\,
      S(1) => \tmp_product__14_carry_i_15__0_n_40\,
      S(0) => \tmp_product__14_carry_i_16__0_n_40\
    );
\tmp_product__14_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__0_n_40\,
      CO(6) => \tmp_product__14_carry__0_n_41\,
      CO(5) => \tmp_product__14_carry__0_n_42\,
      CO(4) => \tmp_product__14_carry__0_n_43\,
      CO(3) => \tmp_product__14_carry__0_n_44\,
      CO(2) => \tmp_product__14_carry__0_n_45\,
      CO(1) => \tmp_product__14_carry__0_n_46\,
      CO(0) => \tmp_product__14_carry__0_n_47\,
      DI(7) => \tmp_product__14_carry__0_i_1__0_n_40\,
      DI(6) => \tmp_product__14_carry__0_i_2__0_n_40\,
      DI(5) => \tmp_product__14_carry__0_i_3__0_n_40\,
      DI(4) => \tmp_product__14_carry__0_i_4__0_n_40\,
      DI(3) => \tmp_product__14_carry__0_i_5__0_n_40\,
      DI(2) => \tmp_product__14_carry__0_i_6__0_n_40\,
      DI(1) => \tmp_product__14_carry__0_i_7__0_n_40\,
      DI(0) => \tmp_product__14_carry__0_i_8__0_n_40\,
      O(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(15 downto 8),
      S(7) => \tmp_product__14_carry__0_i_9__0_n_40\,
      S(6) => \tmp_product__14_carry__0_i_10__0_n_40\,
      S(5) => \tmp_product__14_carry__0_i_11__0_n_40\,
      S(4) => \tmp_product__14_carry__0_i_12__0_n_40\,
      S(3) => \tmp_product__14_carry__0_i_13__0_n_40\,
      S(2) => \tmp_product__14_carry__0_i_14__0_n_40\,
      S(1) => \tmp_product__14_carry__0_i_15__0_n_40\,
      S(0) => \tmp_product__14_carry__0_i_16__0_n_40\
    );
\tmp_product__14_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_2__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_22__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_17__0_n_40\,
      I3 => q0(12),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(12),
      O => \tmp_product__14_carry__0_i_10__0_n_40\
    );
\tmp_product__14_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_3__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_18__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_20__0_n_40\,
      I3 => q0(11),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(11),
      O => \tmp_product__14_carry__0_i_11__0_n_40\
    );
\tmp_product__14_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_4__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_19__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_22__0_n_40\,
      I3 => q0(10),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(10),
      O => \tmp_product__14_carry__0_i_12__0_n_40\
    );
\tmp_product__14_carry__0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_5__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_23__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_18__0_n_40\,
      I3 => q0(9),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(9),
      O => \tmp_product__14_carry__0_i_13__0_n_40\
    );
\tmp_product__14_carry__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_6__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_24__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_19__0_n_40\,
      I3 => q0(8),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(8),
      O => \tmp_product__14_carry__0_i_14__0_n_40\
    );
\tmp_product__14_carry__0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_7__0_n_40\,
      I1 => \tmp_product__14_carry_i_21__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_23__0_n_40\,
      I3 => q0(7),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(7),
      O => \tmp_product__14_carry__0_i_15__0_n_40\
    );
\tmp_product__14_carry__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_8__0_n_40\,
      I1 => \tmp_product__14_carry_i_17__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_24__0_n_40\,
      I3 => q0(6),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(6),
      O => \tmp_product__14_carry__0_i_16__0_n_40\
    );
\tmp_product__14_carry__0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(16),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(16),
      O => \tmp_product__14_carry__0_i_17__0_n_40\
    );
\tmp_product__14_carry__0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(13),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(13),
      O => \tmp_product__14_carry__0_i_18__0_n_40\
    );
\tmp_product__14_carry__0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(12),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(12),
      O => \tmp_product__14_carry__0_i_19__0_n_40\
    );
\tmp_product__14_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(12),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(12),
      I3 => \^sext_ln386_fu_2454_p1\(14),
      I4 => q0(14),
      I5 => \tmp_product__14_carry__0_i_17__0_n_40\,
      O => \tmp_product__14_carry__0_i_1__0_n_40\
    );
\tmp_product__14_carry__0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(15),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(15),
      O => \tmp_product__14_carry__0_i_20__0_n_40\
    );
\tmp_product__14_carry__0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(17),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(17),
      O => \tmp_product__14_carry__0_i_21__0_n_40\
    );
\tmp_product__14_carry__0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(14),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(14),
      O => \tmp_product__14_carry__0_i_22__0_n_40\
    );
\tmp_product__14_carry__0_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(11),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(11),
      O => \tmp_product__14_carry__0_i_23__0_n_40\
    );
\tmp_product__14_carry__0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(10),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(10),
      O => \tmp_product__14_carry__0_i_24__0_n_40\
    );
\tmp_product__14_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(15),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(15),
      I3 => \^sext_ln386_fu_2454_p1\(11),
      I4 => q0(11),
      I5 => \tmp_product__14_carry__0_i_18__0_n_40\,
      O => \tmp_product__14_carry__0_i_2__0_n_40\
    );
\tmp_product__14_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(14),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(14),
      I3 => \^sext_ln386_fu_2454_p1\(10),
      I4 => q0(10),
      I5 => \tmp_product__14_carry__0_i_19__0_n_40\,
      O => \tmp_product__14_carry__0_i_3__0_n_40\
    );
\tmp_product__14_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(9),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(9),
      I3 => \^sext_ln386_fu_2454_p1\(11),
      I4 => q0(11),
      I5 => \tmp_product__14_carry__0_i_18__0_n_40\,
      O => \tmp_product__14_carry__0_i_4__0_n_40\
    );
\tmp_product__14_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(8),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(8),
      I3 => \^sext_ln386_fu_2454_p1\(10),
      I4 => q0(10),
      I5 => \tmp_product__14_carry__0_i_19__0_n_40\,
      O => \tmp_product__14_carry__0_i_5__0_n_40\
    );
\tmp_product__14_carry__0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(11),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(11),
      I3 => \^sext_ln386_fu_2454_p1\(7),
      I4 => q0(7),
      I5 => \tmp_product__14_carry_i_21__0_n_40\,
      O => \tmp_product__14_carry__0_i_6__0_n_40\
    );
\tmp_product__14_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(10),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(10),
      I3 => \^sext_ln386_fu_2454_p1\(6),
      I4 => q0(6),
      I5 => \tmp_product__14_carry_i_17__0_n_40\,
      O => \tmp_product__14_carry__0_i_7__0_n_40\
    );
\tmp_product__14_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(5),
      I3 => \^sext_ln386_fu_2454_p1\(7),
      I4 => q0(7),
      I5 => \tmp_product__14_carry_i_21__0_n_40\,
      O => \tmp_product__14_carry__0_i_8__0_n_40\
    );
\tmp_product__14_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__0_i_1__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_20__0_n_40\,
      I2 => \tmp_product__14_carry__0_i_21__0_n_40\,
      I3 => q0(13),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(13),
      O => \tmp_product__14_carry__0_i_9__0_n_40\
    );
\tmp_product__14_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__0_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__1_n_40\,
      CO(6) => \tmp_product__14_carry__1_n_41\,
      CO(5) => \tmp_product__14_carry__1_n_42\,
      CO(4) => \tmp_product__14_carry__1_n_43\,
      CO(3) => \tmp_product__14_carry__1_n_44\,
      CO(2) => \tmp_product__14_carry__1_n_45\,
      CO(1) => \tmp_product__14_carry__1_n_46\,
      CO(0) => \tmp_product__14_carry__1_n_47\,
      DI(7) => \tmp_product__14_carry__1_i_1__0_n_40\,
      DI(6) => \tmp_product__14_carry__1_i_2__0_n_40\,
      DI(5) => \tmp_product__14_carry__1_i_3__0_n_40\,
      DI(4) => \tmp_product__14_carry__1_i_4__0_n_40\,
      DI(3) => \tmp_product__14_carry__1_i_5__0_n_40\,
      DI(2) => \tmp_product__14_carry__1_i_6__0_n_40\,
      DI(1) => \tmp_product__14_carry__1_i_7__0_n_40\,
      DI(0) => \tmp_product__14_carry__1_i_8__0_n_40\,
      O(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(23 downto 16),
      S(7) => \tmp_product__14_carry__1_i_9__0_n_40\,
      S(6) => \tmp_product__14_carry__1_i_10__0_n_40\,
      S(5) => \tmp_product__14_carry__1_i_11__0_n_40\,
      S(4) => \tmp_product__14_carry__1_i_12__0_n_40\,
      S(3) => \tmp_product__14_carry__1_i_13__0_n_40\,
      S(2) => \tmp_product__14_carry__1_i_14__0_n_40\,
      S(1) => \tmp_product__14_carry__1_i_15__0_n_40\,
      S(0) => \tmp_product__14_carry__1_i_16__0_n_40\
    );
\tmp_product__14_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_2__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(22),
      I2 => \tmp_product__14_carry_0\(1),
      I3 => q0(22),
      I4 => \tmp_product__14_carry__1_i_20__0_n_40\,
      I5 => \tmp_product__14_carry__1_i_17__0_n_40\,
      O => \tmp_product__14_carry__1_i_10__0_n_40\
    );
\tmp_product__14_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_3__0_n_40\,
      I1 => \tmp_product__14_carry__1_i_18__0_n_40\,
      I2 => \^sext_ln386_fu_2454_p1\(23),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_21__0_n_40\,
      O => \tmp_product__14_carry__1_i_11__0_n_40\
    );
\tmp_product__14_carry__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_4__0_n_40\,
      I1 => \tmp_product__14_carry__1_i_17__0_n_40\,
      I2 => \^sext_ln386_fu_2454_p1\(22),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(22),
      I5 => \tmp_product__14_carry__1_i_22__0_n_40\,
      O => \tmp_product__14_carry__1_i_12__0_n_40\
    );
\tmp_product__14_carry__1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_5__0_n_40\,
      I1 => \tmp_product__14_carry__1_i_21__0_n_40\,
      I2 => \tmp_product__14_carry__1_i_18__0_n_40\,
      I3 => q0(17),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(17),
      O => \tmp_product__14_carry__1_i_13__0_n_40\
    );
\tmp_product__14_carry__1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_6__0_n_40\,
      I1 => \tmp_product__14_carry__1_i_22__0_n_40\,
      I2 => \tmp_product__14_carry__1_i_17__0_n_40\,
      I3 => q0(16),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(16),
      O => \tmp_product__14_carry__1_i_14__0_n_40\
    );
\tmp_product__14_carry__1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_7__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_21__0_n_40\,
      I2 => \tmp_product__14_carry__1_i_21__0_n_40\,
      I3 => q0(15),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(15),
      O => \tmp_product__14_carry__1_i_15__0_n_40\
    );
\tmp_product__14_carry__1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_8__0_n_40\,
      I1 => \tmp_product__14_carry__0_i_17__0_n_40\,
      I2 => \tmp_product__14_carry__1_i_22__0_n_40\,
      I3 => q0(14),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(14),
      O => \tmp_product__14_carry__1_i_16__0_n_40\
    );
\tmp_product__14_carry__1_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(20),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(20),
      O => \tmp_product__14_carry__1_i_17__0_n_40\
    );
\tmp_product__14_carry__1_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(21),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(21),
      O => \tmp_product__14_carry__1_i_18__0_n_40\
    );
\tmp_product__14_carry__1_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(25),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(25),
      O => \tmp_product__14_carry__1_i_19__0_n_40\
    );
\tmp_product__14_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_17__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(22),
      I2 => q0(22),
      I3 => \^sext_ln386_fu_2454_p1\(24),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(24),
      O => \tmp_product__14_carry__1_i_1__0_n_40\
    );
\tmp_product__14_carry__1_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(24),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(24),
      O => \tmp_product__14_carry__1_i_20__0_n_40\
    );
\tmp_product__14_carry__1_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(19),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(19),
      O => \tmp_product__14_carry__1_i_21__0_n_40\
    );
\tmp_product__14_carry__1_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(18),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(18),
      O => \tmp_product__14_carry__1_i_22__0_n_40\
    );
\tmp_product__14_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(23),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(23),
      I3 => \^sext_ln386_fu_2454_p1\(19),
      I4 => q0(19),
      I5 => \tmp_product__14_carry__1_i_18__0_n_40\,
      O => \tmp_product__14_carry__1_i_2__0_n_40\
    );
\tmp_product__14_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(22),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(22),
      I3 => \^sext_ln386_fu_2454_p1\(18),
      I4 => q0(18),
      I5 => \tmp_product__14_carry__1_i_17__0_n_40\,
      O => \tmp_product__14_carry__1_i_3__0_n_40\
    );
\tmp_product__14_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(17),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(17),
      I3 => \^sext_ln386_fu_2454_p1\(19),
      I4 => q0(19),
      I5 => \tmp_product__14_carry__1_i_18__0_n_40\,
      O => \tmp_product__14_carry__1_i_4__0_n_40\
    );
\tmp_product__14_carry__1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(16),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(16),
      I3 => \^sext_ln386_fu_2454_p1\(18),
      I4 => q0(18),
      I5 => \tmp_product__14_carry__1_i_17__0_n_40\,
      O => \tmp_product__14_carry__1_i_5__0_n_40\
    );
\tmp_product__14_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(19),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(19),
      I3 => \^sext_ln386_fu_2454_p1\(15),
      I4 => q0(15),
      I5 => \tmp_product__14_carry__0_i_21__0_n_40\,
      O => \tmp_product__14_carry__1_i_6__0_n_40\
    );
\tmp_product__14_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(18),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(18),
      I3 => \^sext_ln386_fu_2454_p1\(14),
      I4 => q0(14),
      I5 => \tmp_product__14_carry__0_i_17__0_n_40\,
      O => \tmp_product__14_carry__1_i_7__0_n_40\
    );
\tmp_product__14_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(13),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(13),
      I3 => \^sext_ln386_fu_2454_p1\(15),
      I4 => q0(15),
      I5 => \tmp_product__14_carry__0_i_21__0_n_40\,
      O => \tmp_product__14_carry__1_i_8__0_n_40\
    );
\tmp_product__14_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95956A656A6A959"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_1__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(23),
      I2 => \tmp_product__14_carry_0\(1),
      I3 => q0(23),
      I4 => \tmp_product__14_carry__1_i_19__0_n_40\,
      I5 => \tmp_product__14_carry__1_i_18__0_n_40\,
      O => \tmp_product__14_carry__1_i_9__0_n_40\
    );
\tmp_product__14_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__1_n_40\,
      CI_TOP => '0',
      CO(7) => \tmp_product__14_carry__2_n_40\,
      CO(6) => \tmp_product__14_carry__2_n_41\,
      CO(5) => \tmp_product__14_carry__2_n_42\,
      CO(4) => \tmp_product__14_carry__2_n_43\,
      CO(3) => \tmp_product__14_carry__2_n_44\,
      CO(2) => \tmp_product__14_carry__2_n_45\,
      CO(1) => \tmp_product__14_carry__2_n_46\,
      CO(0) => \tmp_product__14_carry__2_n_47\,
      DI(7) => \tmp_product__14_carry__2_i_1__0_n_40\,
      DI(6) => \tmp_product__14_carry__2_i_2__0_n_40\,
      DI(5) => \tmp_product__14_carry__2_i_3__0_n_40\,
      DI(4) => \tmp_product__14_carry__2_i_4__0_n_40\,
      DI(3) => \tmp_product__14_carry__2_i_5__0_n_40\,
      DI(2) => \tmp_product__14_carry__2_i_6__0_n_40\,
      DI(1) => \tmp_product__14_carry__2_i_7__0_n_40\,
      DI(0) => \tmp_product__14_carry__2_i_8__0_n_40\,
      O(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(31 downto 24),
      S(7) => \tmp_product__14_carry__2_i_9__0_n_40\,
      S(6) => \tmp_product__14_carry__2_i_10__0_n_40\,
      S(5) => \tmp_product__14_carry__2_i_11__0_n_40\,
      S(4) => \tmp_product__14_carry__2_i_12__0_n_40\,
      S(3) => \tmp_product__14_carry__2_i_13__0_n_40\,
      S(2) => \tmp_product__14_carry__2_i_14__0_n_40\,
      S(1) => \tmp_product__14_carry__2_i_15__0_n_40\,
      S(0) => \tmp_product__14_carry__2_i_16__0_n_40\
    );
\tmp_product__14_carry__2_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C96C93C9"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_21__0_n_40\,
      I1 => \tmp_product__14_carry__2_i_22__0_n_40\,
      I2 => \tmp_product__8_carry_n_55\,
      I3 => \tmp_product__14_carry__2_i_17__0_n_40\,
      I4 => tmp_product_carry_n_52,
      O => \tmp_product__14_carry__2_i_10__0_n_40\
    );
\tmp_product__14_carry__2_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_3__0_n_40\,
      I1 => \tmp_product__8_carry_n_55\,
      I2 => tmp_product_carry_n_52,
      I3 => \tmp_product__14_carry__2_i_17__0_n_40\,
      I4 => \tmp_product__14_carry__2_i_21__0_n_40\,
      O => \tmp_product__14_carry__2_i_11__0_n_40\
    );
\tmp_product__14_carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969669"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_4__0_n_40\,
      I1 => \tmp_product__14_carry__2_i_19__0_n_40\,
      I2 => tmp_product_carry_n_53,
      I3 => \^q0_reg[29]\(0),
      I4 => tmp_product_carry_n_54,
      I5 => \tmp_product__14_carry__2_i_17__0_n_40\,
      O => \tmp_product__14_carry__2_i_12__0_n_40\
    );
\tmp_product__14_carry__2_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996969669696996"
    )
        port map (
      I0 => tmp_product_carry_n_54,
      I1 => \tmp_product__14_carry__2_i_17__0_n_40\,
      I2 => \tmp_product__14_carry__1_i_19__0_n_40\,
      I3 => \tmp_product__14_carry__2_i_19__0_n_40\,
      I4 => tmp_product_carry_n_55,
      I5 => \tmp_product__14_carry__1_i_20__0_n_40\,
      O => \tmp_product__14_carry__2_i_13__0_n_40\
    );
\tmp_product__14_carry__2_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_6__0_n_40\,
      I1 => tmp_product_carry_n_55,
      I2 => \tmp_product__14_carry__2_i_19__0_n_40\,
      I3 => q0(24),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(24),
      O => \tmp_product__14_carry__2_i_14__0_n_40\
    );
\tmp_product__14_carry__2_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_7__0_n_40\,
      I1 => \tmp_product__14_carry__2_i_17__0_n_40\,
      I2 => \^sext_ln386_fu_2454_p1\(23),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_19__0_n_40\,
      O => \tmp_product__14_carry__2_i_15__0_n_40\
    );
\tmp_product__14_carry__2_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_8__0_n_40\,
      I1 => \tmp_product__14_carry__2_i_19__0_n_40\,
      I2 => \^sext_ln386_fu_2454_p1\(22),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(22),
      I5 => \tmp_product__14_carry__1_i_20__0_n_40\,
      O => \tmp_product__14_carry__2_i_16__0_n_40\
    );
\tmp_product__14_carry__2_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(27),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(27),
      O => \tmp_product__14_carry__2_i_17__0_n_40\
    );
\tmp_product__14_carry__2_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(28),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(28),
      O => \^q0_reg[29]\(0)
    );
\tmp_product__14_carry__2_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(26),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(26),
      O => \tmp_product__14_carry__2_i_19__0_n_40\
    );
\tmp_product__14_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \tmp_product__8_carry_n_55\,
      I1 => \tmp_product__14_carry__2_i_17__0_n_40\,
      I2 => tmp_product_carry_n_52,
      I3 => \^o\(0),
      I4 => \^co\(0),
      I5 => \^q0_reg[29]\(0),
      O => \tmp_product__14_carry__2_i_1__0_n_40\
    );
\tmp_product__14_carry__2_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(29),
      O => \^q0_reg[29]\(1)
    );
\tmp_product__14_carry__2_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => tmp_product_carry_n_53,
      I1 => \^sext_ln386_fu_2454_p1\(26),
      I2 => q0(26),
      I3 => \^sext_ln386_fu_2454_p1\(28),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(28),
      O => \tmp_product__14_carry__2_i_21__0_n_40\
    );
\tmp_product__14_carry__2_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(28),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => q0(28),
      I3 => \^co\(0),
      I4 => \^o\(0),
      O => \tmp_product__14_carry__2_i_22__0_n_40\
    );
\tmp_product__14_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B2B200B20000B2"
    )
        port map (
      I0 => \^q0_reg[29]\(0),
      I1 => \tmp_product__14_carry__2_i_19__0_n_40\,
      I2 => tmp_product_carry_n_53,
      I3 => \tmp_product__8_carry_n_55\,
      I4 => tmp_product_carry_n_52,
      I5 => \tmp_product__14_carry__2_i_17__0_n_40\,
      O => \tmp_product__14_carry__2_i_2__0_n_40\
    );
\tmp_product__14_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EE0E00E"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_17__0_n_40\,
      I1 => tmp_product_carry_n_54,
      I2 => \^q0_reg[29]\(0),
      I3 => tmp_product_carry_n_53,
      I4 => \tmp_product__14_carry__2_i_19__0_n_40\,
      O => \tmp_product__14_carry__2_i_3__0_n_40\
    );
\tmp_product__14_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3055300003000355"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(25),
      I1 => q0(25),
      I2 => q0(27),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => \^sext_ln386_fu_2454_p1\(27),
      I5 => tmp_product_carry_n_54,
      O => \tmp_product__14_carry__2_i_4__0_n_40\
    );
\tmp_product__14_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC3553C553CAA"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(25),
      I1 => q0(25),
      I2 => q0(27),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => \^sext_ln386_fu_2454_p1\(27),
      I5 => tmp_product_carry_n_54,
      O => \tmp_product__14_carry__2_i_5__0_n_40\
    );
\tmp_product__14_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFCFF003088B8"
    )
        port map (
      I0 => q0(27),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(27),
      I3 => \^sext_ln386_fu_2454_p1\(23),
      I4 => q0(23),
      I5 => \tmp_product__14_carry__1_i_19__0_n_40\,
      O => \tmp_product__14_carry__2_i_6__0_n_40\
    );
\tmp_product__14_carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_19__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(22),
      I2 => q0(22),
      I3 => \^sext_ln386_fu_2454_p1\(24),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(24),
      O => \tmp_product__14_carry__2_i_7__0_n_40\
    );
\tmp_product__14_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5DD445050DD44"
    )
        port map (
      I0 => \tmp_product__14_carry__1_i_18__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(23),
      I2 => q0(23),
      I3 => \^sext_ln386_fu_2454_p1\(25),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(25),
      O => \tmp_product__14_carry__2_i_8__0_n_40\
    );
\tmp_product__14_carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \tmp_product__14_carry__2_i_1__0_n_40\,
      I1 => \^o\(1),
      I2 => \^q0_reg[29]\(1),
      I3 => \^q0_reg[29]\(0),
      I4 => \^o\(0),
      I5 => \^co\(0),
      O => \tmp_product__14_carry__2_i_9__0_n_40\
    );
\tmp_product__14_carry__3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_product__14_carry__2_n_40\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_product__14_carry__3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_product__14_carry__3_n_46\,
      CO(0) => \tmp_product__14_carry__3_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \xout1_reg[27]\(1 downto 0),
      O(7 downto 3) => \NLW_tmp_product__14_carry__3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \^sext_ln333_1_fu_2459_p1\(34 downto 32),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => S(2 downto 0)
    );
\tmp_product__14_carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_2__0_n_40\,
      I1 => \tmp_product__14_carry_i_19__0_n_40\,
      I2 => \tmp_product__14_carry_i_17__0_n_40\,
      I3 => q0(4),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(4),
      O => \tmp_product__14_carry_i_10__0_n_40\
    );
\tmp_product__14_carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_3__0_n_40\,
      I1 => \tmp_product__14_carry_i_18__0_n_40\,
      I2 => \^sext_ln386_fu_2454_p1\(3),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(3),
      I5 => \tmp_product__14_carry_i_20__0_n_40\,
      O => \tmp_product__14_carry_i_11__0_n_40\
    );
\tmp_product__14_carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996669666699969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_4__0_n_40\,
      I1 => \tmp_product__14_carry_i_19__0_n_40\,
      I2 => \^sext_ln386_fu_2454_p1\(2),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(2),
      I5 => \tmp_product__14_carry_i_22__0_n_40\,
      O => \tmp_product__14_carry_i_12__0_n_40\
    );
\tmp_product__14_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_5__0_n_40\,
      I1 => grp_fu_667_p0(3),
      I2 => \tmp_product__14_carry_i_20__0_n_40\,
      I3 => q0(1),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(1),
      O => \tmp_product__14_carry_i_13__0_n_40\
    );
\tmp_product__14_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999A55A6666A55A"
    )
        port map (
      I0 => \tmp_product__14_carry_i_22__0_n_40\,
      I1 => q0(2),
      I2 => \^sext_ln386_fu_2454_p1\(2),
      I3 => \^sext_ln386_fu_2454_p1\(0),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(0),
      O => \tmp_product__14_carry_i_14__0_n_40\
    );
\tmp_product__14_carry_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(3),
      I1 => q0(3),
      I2 => \^sext_ln386_fu_2454_p1\(1),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(1),
      O => \tmp_product__14_carry_i_15__0_n_40\
    );
\tmp_product__14_carry_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_2454_p1\(0),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(0),
      O => \tmp_product__14_carry_i_16__0_n_40\
    );
\tmp_product__14_carry_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(8),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(8),
      O => \tmp_product__14_carry_i_17__0_n_40\
    );
\tmp_product__14_carry_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(7),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(7),
      O => \tmp_product__14_carry_i_18__0_n_40\
    );
\tmp_product__14_carry_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(6),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(6),
      O => \tmp_product__14_carry_i_19__0_n_40\
    );
\tmp_product__14_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(4),
      I3 => \^sext_ln386_fu_2454_p1\(6),
      I4 => q0(6),
      I5 => \tmp_product__14_carry_i_17__0_n_40\,
      O => \tmp_product__14_carry_i_1__0_n_40\
    );
\tmp_product__14_carry_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(5),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(5),
      O => \tmp_product__14_carry_i_20__0_n_40\
    );
\tmp_product__14_carry_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(9),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(9),
      O => \tmp_product__14_carry_i_21__0_n_40\
    );
\tmp_product__14_carry_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(4),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(4),
      O => \tmp_product__14_carry_i_22__0_n_40\
    );
\tmp_product__14_carry_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(3),
      O => grp_fu_667_p0(3)
    );
\tmp_product__14_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_18__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(3),
      I2 => q0(3),
      I3 => \^sext_ln386_fu_2454_p1\(5),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(5),
      O => \tmp_product__14_carry_i_2__0_n_40\
    );
\tmp_product__14_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBB220A0ABB22"
    )
        port map (
      I0 => \tmp_product__14_carry_i_19__0_n_40\,
      I1 => \^sext_ln386_fu_2454_p1\(2),
      I2 => q0(2),
      I3 => \^sext_ln386_fu_2454_p1\(4),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => q0(4),
      O => \tmp_product__14_carry_i_3__0_n_40\
    );
\tmp_product__14_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCF774747440300"
    )
        port map (
      I0 => q0(1),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(1),
      I3 => \^sext_ln386_fu_2454_p1\(3),
      I4 => q0(3),
      I5 => \tmp_product__14_carry_i_20__0_n_40\,
      O => \tmp_product__14_carry_i_4__0_n_40\
    );
\tmp_product__14_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_2454_p1\(4),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(4),
      O => \tmp_product__14_carry_i_5__0_n_40\
    );
\tmp_product__14_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(2),
      I1 => q0(2),
      I2 => \^sext_ln386_fu_2454_p1\(4),
      I3 => \tmp_product__14_carry_0\(1),
      I4 => q0(4),
      O => \tmp_product__14_carry_i_6__0_n_40\
    );
\tmp_product__14_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(3),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(3),
      O => \tmp_product__14_carry_i_7__0_n_40\
    );
\tmp_product__14_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(2),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(2),
      O => grp_fu_667_p0(2)
    );
\tmp_product__14_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969696696969"
    )
        port map (
      I0 => \tmp_product__14_carry_i_1__0_n_40\,
      I1 => \tmp_product__14_carry_i_18__0_n_40\,
      I2 => \tmp_product__14_carry_i_21__0_n_40\,
      I3 => q0(5),
      I4 => \tmp_product__14_carry_0\(1),
      I5 => \^sext_ln386_fu_2454_p1\(5),
      O => \tmp_product__14_carry_i_9__0_n_40\
    );
\tmp_product__8_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \q0_reg[30]\(0),
      CO(2) => \NLW_tmp_product__8_carry_CO_UNCONNECTED\(2),
      CO(1) => \tmp_product__8_carry_n_46\,
      CO(0) => \tmp_product__8_carry_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_product__8_carry_i_1__0_n_40\,
      DI(0) => '0',
      O(7 downto 3) => \NLW_tmp_product__8_carry_O_UNCONNECTED\(7 downto 3),
      O(2 downto 1) => \^o\(1 downto 0),
      O(0) => \tmp_product__8_carry_n_55\,
      S(7 downto 3) => B"00001",
      S(2) => \tmp_product__8_carry_i_2__0_n_40\,
      S(1) => \tmp_product__8_carry_i_3__0_n_40\,
      S(0) => \tmp_product__8_carry_i_4__0_n_40\
    );
\tmp_product__8_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(30),
      O => \tmp_product__8_carry_i_1__0_n_40\
    );
\tmp_product__8_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(31),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => q0(31),
      O => \tmp_product__8_carry_i_2__0_n_40\
    );
\tmp_product__8_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(30),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => q0(30),
      O => \tmp_product__8_carry_i_3__0_n_40\
    );
\tmp_product__8_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(29),
      O => \tmp_product__8_carry_i_4__0_n_40\
    );
tmp_product_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_tmp_product_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => \^co\(0),
      CO(3) => NLW_tmp_product_carry_CO_UNCONNECTED(3),
      CO(2) => tmp_product_carry_n_45,
      CO(1) => tmp_product_carry_n_46,
      CO(0) => tmp_product_carry_n_47,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_product_carry_i_1__2_n_40\,
      DI(1) => \tmp_product_carry_i_2__2_n_40\,
      DI(0) => '0',
      O(7 downto 4) => NLW_tmp_product_carry_O_UNCONNECTED(7 downto 4),
      O(3) => tmp_product_carry_n_52,
      O(2) => tmp_product_carry_n_53,
      O(1) => tmp_product_carry_n_54,
      O(0) => tmp_product_carry_n_55,
      S(7 downto 4) => B"0001",
      S(3) => \tmp_product_carry_i_3__2_n_40\,
      S(2) => \tmp_product_carry_i_4__2_n_40\,
      S(1) => \tmp_product_carry_i_5__2_n_40\,
      S(0) => \tmp_product_carry_i_6__2_n_40\
    );
\tmp_product_carry_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(30),
      O => \tmp_product_carry_i_1__2_n_40\
    );
\tmp_product_carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(29),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(29),
      O => \tmp_product_carry_i_2__2_n_40\
    );
\tmp_product_carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(31),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => q0(31),
      O => \tmp_product_carry_i_3__2_n_40\
    );
\tmp_product_carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(30),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => q0(30),
      O => \tmp_product_carry_i_4__2_n_40\
    );
\tmp_product_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \^sext_ln386_fu_2454_p1\(29),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => q0(29),
      O => \tmp_product_carry_i_5__2_n_40\
    );
\tmp_product_carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(28),
      I1 => \tmp_product__14_carry_0\(1),
      I2 => \^sext_ln386_fu_2454_p1\(28),
      O => \tmp_product_carry_i_6__2_n_40\
    );
\xa2_2_fu_334[40]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(34),
      I1 => \tmp_product__14_carry_0\(0),
      I2 => xa2_2_fu_334_reg(0),
      I3 => P(0),
      O => \ap_CS_fsm_reg[22]\(0)
    );
\xout1[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(21),
      I1 => \xout1_reg[31]\(21),
      O => \xout1[11]_i_2_n_40\
    );
\xout1[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(20),
      I1 => \xout1_reg[31]\(20),
      O => \xout1[11]_i_3_n_40\
    );
\xout1[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(19),
      I1 => \xout1_reg[31]\(19),
      O => \xout1[11]_i_4_n_40\
    );
\xout1[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(18),
      I1 => \xout1_reg[31]\(18),
      O => \xout1[11]_i_5_n_40\
    );
\xout1[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(17),
      I1 => \xout1_reg[31]\(17),
      O => \xout1[11]_i_6_n_40\
    );
\xout1[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(16),
      I1 => \xout1_reg[31]\(16),
      O => \xout1[11]_i_7_n_40\
    );
\xout1[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(15),
      I1 => \xout1_reg[31]\(15),
      O => \xout1[11]_i_8_n_40\
    );
\xout1[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(14),
      I1 => \xout1_reg[31]\(14),
      O => \xout1[11]_i_9_n_40\
    );
\xout1[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(29),
      I1 => \xout1_reg[31]\(29),
      O => \xout1[19]_i_2_n_40\
    );
\xout1[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(28),
      I1 => \xout1_reg[31]\(28),
      O => \xout1[19]_i_3_n_40\
    );
\xout1[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(27),
      I1 => \xout1_reg[31]\(27),
      O => \xout1[19]_i_4_n_40\
    );
\xout1[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(26),
      I1 => \xout1_reg[31]\(26),
      O => \xout1[19]_i_5_n_40\
    );
\xout1[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(25),
      I1 => \xout1_reg[31]\(25),
      O => \xout1[19]_i_6_n_40\
    );
\xout1[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(24),
      I1 => \xout1_reg[31]\(24),
      O => \xout1[19]_i_7_n_40\
    );
\xout1[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(23),
      I1 => \xout1_reg[31]\(23),
      O => \xout1[19]_i_8_n_40\
    );
\xout1[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(22),
      I1 => \xout1_reg[31]\(22),
      O => \xout1[19]_i_9_n_40\
    );
\xout1[27]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(30),
      I1 => \xout1_reg[31]\(30),
      O => \xout1[27]_i_10_n_40\
    );
\xout1[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \xout1_reg[31]\(34),
      I1 => \^sext_ln333_1_fu_2459_p1\(34),
      O => \xout1[27]_i_6_n_40\
    );
\xout1[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(33),
      I1 => \xout1_reg[31]\(33),
      O => \xout1[27]_i_7_n_40\
    );
\xout1[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(32),
      I1 => \xout1_reg[31]\(32),
      O => \xout1[27]_i_8_n_40\
    );
\xout1[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(31),
      I1 => \xout1_reg[31]\(31),
      O => \xout1[27]_i_9_n_40\
    );
\xout1[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(6),
      I1 => \xout1_reg[31]\(6),
      O => \xout1[3]_i_10_n_40\
    );
\xout1[3]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(5),
      I1 => \xout1_reg[31]\(5),
      O => \xout1[3]_i_13_n_40\
    );
\xout1[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(4),
      I1 => \xout1_reg[31]\(4),
      O => \xout1[3]_i_14_n_40\
    );
\xout1[3]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(3),
      I1 => \xout1_reg[31]\(3),
      O => \xout1[3]_i_15_n_40\
    );
\xout1[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(2),
      I1 => \xout1_reg[31]\(2),
      O => \xout1[3]_i_16_n_40\
    );
\xout1[3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(1),
      I1 => \xout1_reg[31]\(1),
      O => \xout1[3]_i_17_n_40\
    );
\xout1[3]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(0),
      I1 => \xout1_reg[31]\(0),
      O => \xout1[3]_i_18_n_40\
    );
\xout1[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(13),
      I1 => \xout1_reg[31]\(13),
      O => \xout1[3]_i_3_n_40\
    );
\xout1[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(12),
      I1 => \xout1_reg[31]\(12),
      O => \xout1[3]_i_4_n_40\
    );
\xout1[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(11),
      I1 => \xout1_reg[31]\(11),
      O => \xout1[3]_i_5_n_40\
    );
\xout1[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(10),
      I1 => \xout1_reg[31]\(10),
      O => \xout1[3]_i_6_n_40\
    );
\xout1[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(9),
      I1 => \xout1_reg[31]\(9),
      O => \xout1[3]_i_7_n_40\
    );
\xout1[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(8),
      I1 => \xout1_reg[31]\(8),
      O => \xout1[3]_i_8_n_40\
    );
\xout1[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sext_ln333_1_fu_2459_p1\(7),
      I1 => \xout1_reg[31]\(7),
      O => \xout1[3]_i_9_n_40\
    );
\xout1_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[3]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[11]_i_1_n_40\,
      CO(6) => \xout1_reg[11]_i_1_n_41\,
      CO(5) => \xout1_reg[11]_i_1_n_42\,
      CO(4) => \xout1_reg[11]_i_1_n_43\,
      CO(3) => \xout1_reg[11]_i_1_n_44\,
      CO(2) => \xout1_reg[11]_i_1_n_45\,
      CO(1) => \xout1_reg[11]_i_1_n_46\,
      CO(0) => \xout1_reg[11]_i_1_n_47\,
      DI(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(21 downto 14),
      O(7 downto 0) => \xa1_2_fu_338_reg[43]\(11 downto 4),
      S(7) => \xout1[11]_i_2_n_40\,
      S(6) => \xout1[11]_i_3_n_40\,
      S(5) => \xout1[11]_i_4_n_40\,
      S(4) => \xout1[11]_i_5_n_40\,
      S(3) => \xout1[11]_i_6_n_40\,
      S(2) => \xout1[11]_i_7_n_40\,
      S(1) => \xout1[11]_i_8_n_40\,
      S(0) => \xout1[11]_i_9_n_40\
    );
\xout1_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[11]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[19]_i_1_n_40\,
      CO(6) => \xout1_reg[19]_i_1_n_41\,
      CO(5) => \xout1_reg[19]_i_1_n_42\,
      CO(4) => \xout1_reg[19]_i_1_n_43\,
      CO(3) => \xout1_reg[19]_i_1_n_44\,
      CO(2) => \xout1_reg[19]_i_1_n_45\,
      CO(1) => \xout1_reg[19]_i_1_n_46\,
      CO(0) => \xout1_reg[19]_i_1_n_47\,
      DI(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(29 downto 22),
      O(7 downto 0) => \xa1_2_fu_338_reg[43]\(19 downto 12),
      S(7) => \xout1[19]_i_2_n_40\,
      S(6) => \xout1[19]_i_3_n_40\,
      S(5) => \xout1[19]_i_4_n_40\,
      S(4) => \xout1[19]_i_5_n_40\,
      S(3) => \xout1[19]_i_6_n_40\,
      S(2) => \xout1[19]_i_7_n_40\,
      S(1) => \xout1[19]_i_8_n_40\,
      S(0) => \xout1[19]_i_9_n_40\
    );
\xout1_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[19]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[27]_i_1_n_40\,
      CO(6) => \xout1_reg[27]_i_1_n_41\,
      CO(5) => \xout1_reg[27]_i_1_n_42\,
      CO(4) => \xout1_reg[27]_i_1_n_43\,
      CO(3) => \xout1_reg[27]_i_1_n_44\,
      CO(2) => \xout1_reg[27]_i_1_n_45\,
      CO(1) => \xout1_reg[27]_i_1_n_46\,
      CO(0) => \xout1_reg[27]_i_1_n_47\,
      DI(7 downto 5) => \xout1_reg[31]\(36 downto 34),
      DI(4) => \xout1_reg[27]_0\(0),
      DI(3 downto 0) => \^sext_ln333_1_fu_2459_p1\(33 downto 30),
      O(7 downto 0) => \xa1_2_fu_338_reg[43]\(27 downto 20),
      S(7 downto 5) => \xout1_reg[27]_1\(2 downto 0),
      S(4) => \xout1[27]_i_6_n_40\,
      S(3) => \xout1[27]_i_7_n_40\,
      S(2) => \xout1[27]_i_8_n_40\,
      S(1) => \xout1[27]_i_9_n_40\,
      S(0) => \xout1[27]_i_10_n_40\
    );
\xout1_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[27]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xout1_reg[31]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xout1_reg[31]_i_1_n_45\,
      CO(1) => \xout1_reg[31]_i_1_n_46\,
      CO(0) => \xout1_reg[31]_i_1_n_47\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => \xout1_reg[31]\(39 downto 37),
      O(7 downto 4) => \NLW_xout1_reg[31]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \xa1_2_fu_338_reg[43]\(31 downto 28),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \xout1_reg[31]_0\(3 downto 0)
    );
\xout1_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout1_reg[3]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \xout1_reg[3]_i_1_n_40\,
      CO(6) => \xout1_reg[3]_i_1_n_41\,
      CO(5) => \xout1_reg[3]_i_1_n_42\,
      CO(4) => \xout1_reg[3]_i_1_n_43\,
      CO(3) => \xout1_reg[3]_i_1_n_44\,
      CO(2) => \xout1_reg[3]_i_1_n_45\,
      CO(1) => \xout1_reg[3]_i_1_n_46\,
      CO(0) => \xout1_reg[3]_i_1_n_47\,
      DI(7 downto 0) => \^sext_ln333_1_fu_2459_p1\(13 downto 6),
      O(7 downto 4) => \xa1_2_fu_338_reg[43]\(3 downto 0),
      O(3 downto 0) => \NLW_xout1_reg[3]_i_1_O_UNCONNECTED\(3 downto 0),
      S(7) => \xout1[3]_i_3_n_40\,
      S(6) => \xout1[3]_i_4_n_40\,
      S(5) => \xout1[3]_i_5_n_40\,
      S(4) => \xout1[3]_i_6_n_40\,
      S(3) => \xout1[3]_i_7_n_40\,
      S(2) => \xout1[3]_i_8_n_40\,
      S(1) => \xout1[3]_i_9_n_40\,
      S(0) => \xout1[3]_i_10_n_40\
    );
\xout1_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xout1_reg[3]_i_2_n_40\,
      CO(6) => \xout1_reg[3]_i_2_n_41\,
      CO(5) => \xout1_reg[3]_i_2_n_42\,
      CO(4) => \xout1_reg[3]_i_2_n_43\,
      CO(3) => \xout1_reg[3]_i_2_n_44\,
      CO(2) => \xout1_reg[3]_i_2_n_45\,
      CO(1) => \xout1_reg[3]_i_2_n_46\,
      CO(0) => \xout1_reg[3]_i_2_n_47\,
      DI(7 downto 2) => \^sext_ln333_1_fu_2459_p1\(5 downto 0),
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 0) => \NLW_xout1_reg[3]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \xout1[3]_i_13_n_40\,
      S(6) => \xout1[3]_i_14_n_40\,
      S(5) => \xout1[3]_i_15_n_40\,
      S(4) => \xout1[3]_i_16_n_40\,
      S(3) => \xout1[3]_i_17_n_40\,
      S(2) => \xout1[3]_i_18_n_40\,
      S(1 downto 0) => \xout1_reg[3]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1 : entity is "adpcm_main_mux_4_2_14_1_1";
end bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair318";
begin
tmp_product_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => B(1)
    );
tmp_product_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => B(0)
    );
\trunc_ln522_1_reg_3355[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21 is
  port (
    B : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21 : entity is "adpcm_main_mux_4_2_14_1_1";
end bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21 is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of tmp_product_i_1 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair116";
begin
tmp_product_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => B(1)
    );
tmp_product_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => B(0)
    );
\trunc_ln522_2_reg_2961[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sext_ln244_fu_875_p1 : out STD_LOGIC_VECTOR ( 33 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    tqmf_ce1 : in STD_LOGIC;
    tqmf_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \i_23_fu_212_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_23_fu_212_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W : entity is "adpcm_main_tqmf_RAM_AUTO_1R1W";
end bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W is
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_453_tqmf_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \xa_1_fu_338[0]_i_19_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_20_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_21_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_22_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_23_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_24_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[0]_i_25_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_19_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_20_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_21_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_22_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_23_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_24_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_25_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[16]_i_26_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_19_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_20_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_21_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_22_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_23_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_24_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_25_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[24]_i_26_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_19_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_20_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[32]_i_21_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_19_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_20_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_21_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_22_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_23_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_24_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_25_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338[8]_i_26_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[0]_i_18_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[16]_i_18_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[24]_i_18_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_18_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_18_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[32]_i_18_n_47\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_40\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_41\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_42\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_43\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_44\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_45\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_46\ : STD_LOGIC;
  signal \xa_1_fu_338_reg[8]_i_18_n_47\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_xa_1_fu_338_reg[0]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xa_1_fu_338_reg[32]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xa_1_fu_338_reg[32]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 768;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/tqmf_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 23;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 31;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_21 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_22 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_23 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_32 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_33 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_34 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_35 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_36 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_38 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__0\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_40__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_41 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_42 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__0\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_45__0\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_46__1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_47__1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__0\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_49 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_50 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_51 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_52 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_53 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_54 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_55 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_56 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_57 : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_58 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_59 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_60 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_61 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_62 : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_63 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_64 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_65 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_66 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_67 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_68 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_69 : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_70 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_71 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_72 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_73 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_74 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_75 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_76 : label is "soft_lutpair502";
begin
  DOUTADOUT(31 downto 0) <= \^doutadout\(31 downto 0);
  DOUTBDOUT(31 downto 0) <= \^doutbdout\(31 downto 0);
\i_23_fu_212[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \i_23_fu_212_reg[0]\(1),
      I1 => \i_23_fu_212_reg[0]\(3),
      I2 => \i_23_fu_212_reg[0]\(4),
      I3 => \i_23_fu_212_reg[0]\(2),
      I4 => \i_23_fu_212_reg[0]\(0),
      I5 => \i_23_fu_212_reg[0]_0\(0),
      O => E(0)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 10) => B"00000",
      ADDRARDADDR(9 downto 5) => ADDRARDADDR(4 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14 downto 10) => B"00000",
      ADDRBWRADDR(9 downto 5) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => grp_encode_fu_453_tqmf_d1(31 downto 0),
      DINBDIN(31 downto 0) => tqmf_d0(31 downto 0),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \^doutadout\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^doutbdout\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => tqmf_ce1,
      ENBWREN => tqmf_ce0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(31),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(31),
      O => grp_encode_fu_453_tqmf_d1(31)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(30),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(30),
      O => grp_encode_fu_453_tqmf_d1(30)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(29),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(29),
      O => grp_encode_fu_453_tqmf_d1(29)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(28),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(28),
      O => grp_encode_fu_453_tqmf_d1(28)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(27),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(27),
      O => grp_encode_fu_453_tqmf_d1(27)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(26),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(26),
      O => grp_encode_fu_453_tqmf_d1(26)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(25),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(25),
      O => grp_encode_fu_453_tqmf_d1(25)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(24),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(24),
      O => grp_encode_fu_453_tqmf_d1(24)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(23),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(23),
      O => grp_encode_fu_453_tqmf_d1(23)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(22),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(22),
      O => grp_encode_fu_453_tqmf_d1(22)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(21),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(21),
      O => grp_encode_fu_453_tqmf_d1(21)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(20),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(20),
      O => grp_encode_fu_453_tqmf_d1(20)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(19),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(19),
      O => grp_encode_fu_453_tqmf_d1(19)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(18),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(18),
      O => grp_encode_fu_453_tqmf_d1(18)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(17),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(17),
      O => grp_encode_fu_453_tqmf_d1(17)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(16),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(16),
      O => grp_encode_fu_453_tqmf_d1(16)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(15),
      O => grp_encode_fu_453_tqmf_d1(15)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(14),
      O => grp_encode_fu_453_tqmf_d1(14)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(13),
      O => grp_encode_fu_453_tqmf_d1(13)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(12),
      O => grp_encode_fu_453_tqmf_d1(12)
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(11),
      O => grp_encode_fu_453_tqmf_d1(11)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(10),
      O => grp_encode_fu_453_tqmf_d1(10)
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(9),
      O => grp_encode_fu_453_tqmf_d1(9)
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(8),
      O => grp_encode_fu_453_tqmf_d1(8)
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(7),
      O => grp_encode_fu_453_tqmf_d1(7)
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(6),
      O => grp_encode_fu_453_tqmf_d1(6)
    );
\ram_reg_bram_0_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(5),
      O => grp_encode_fu_453_tqmf_d1(5)
    );
\ram_reg_bram_0_i_40__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(4),
      O => grp_encode_fu_453_tqmf_d1(4)
    );
ram_reg_bram_0_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(3),
      O => grp_encode_fu_453_tqmf_d1(3)
    );
ram_reg_bram_0_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(2),
      O => grp_encode_fu_453_tqmf_d1(2)
    );
\ram_reg_bram_0_i_43__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(1),
      O => grp_encode_fu_453_tqmf_d1(1)
    );
\ram_reg_bram_0_i_44__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => ram_reg_bram_0_0(0),
      I2 => Q(0),
      O => grp_encode_fu_453_tqmf_d1(0)
    );
\ram_reg_bram_0_i_45__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(31),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(31)
    );
\ram_reg_bram_0_i_46__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(30),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(30)
    );
\ram_reg_bram_0_i_47__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(29),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(29)
    );
\ram_reg_bram_0_i_48__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(28),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(28)
    );
ram_reg_bram_0_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(27),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(27)
    );
ram_reg_bram_0_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(26),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(26)
    );
ram_reg_bram_0_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(25),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(25)
    );
ram_reg_bram_0_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(24),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(24)
    );
ram_reg_bram_0_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(23),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(23)
    );
ram_reg_bram_0_i_54: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(22),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(22)
    );
ram_reg_bram_0_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(21),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(21)
    );
ram_reg_bram_0_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(20),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(20)
    );
ram_reg_bram_0_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(19),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(19)
    );
ram_reg_bram_0_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(18),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(18)
    );
ram_reg_bram_0_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(17),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(17)
    );
ram_reg_bram_0_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(16),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(16)
    );
ram_reg_bram_0_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(15),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(15)
    );
ram_reg_bram_0_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(14),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(14)
    );
ram_reg_bram_0_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(13),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(13)
    );
ram_reg_bram_0_i_64: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(12),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(12)
    );
ram_reg_bram_0_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(11),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(11)
    );
ram_reg_bram_0_i_66: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(10),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(10)
    );
ram_reg_bram_0_i_67: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(9),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(9)
    );
ram_reg_bram_0_i_68: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(8),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(8)
    );
ram_reg_bram_0_i_69: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(7),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(7)
    );
ram_reg_bram_0_i_70: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(6),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(6)
    );
ram_reg_bram_0_i_71: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(5),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(5)
    );
ram_reg_bram_0_i_72: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(4),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(4)
    );
ram_reg_bram_0_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(3),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(3)
    );
ram_reg_bram_0_i_74: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(2)
    );
ram_reg_bram_0_i_75: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(1)
    );
ram_reg_bram_0_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => \i_23_fu_212_reg[0]_0\(0),
      O => tqmf_d0(0)
    );
\xa_1_fu_338[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doutadout\(0),
      O => \xa_1_fu_338[0]_i_19_n_40\
    );
\xa_1_fu_338[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(4),
      I1 => \^doutadout\(6),
      O => \xa_1_fu_338[0]_i_20_n_40\
    );
\xa_1_fu_338[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(3),
      I1 => \^doutadout\(5),
      O => \xa_1_fu_338[0]_i_21_n_40\
    );
\xa_1_fu_338[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(2),
      I1 => \^doutadout\(4),
      O => \xa_1_fu_338[0]_i_22_n_40\
    );
\xa_1_fu_338[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(1),
      I1 => \^doutadout\(3),
      O => \xa_1_fu_338[0]_i_23_n_40\
    );
\xa_1_fu_338[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(0),
      I1 => \^doutadout\(2),
      O => \xa_1_fu_338[0]_i_24_n_40\
    );
\xa_1_fu_338[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^doutadout\(1),
      O => \xa_1_fu_338[0]_i_25_n_40\
    );
\xa_1_fu_338[16]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(20),
      I1 => \^doutadout\(22),
      O => \xa_1_fu_338[16]_i_19_n_40\
    );
\xa_1_fu_338[16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(19),
      I1 => \^doutadout\(21),
      O => \xa_1_fu_338[16]_i_20_n_40\
    );
\xa_1_fu_338[16]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(18),
      I1 => \^doutadout\(20),
      O => \xa_1_fu_338[16]_i_21_n_40\
    );
\xa_1_fu_338[16]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(17),
      I1 => \^doutadout\(19),
      O => \xa_1_fu_338[16]_i_22_n_40\
    );
\xa_1_fu_338[16]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(16),
      I1 => \^doutadout\(18),
      O => \xa_1_fu_338[16]_i_23_n_40\
    );
\xa_1_fu_338[16]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(15),
      I1 => \^doutadout\(17),
      O => \xa_1_fu_338[16]_i_24_n_40\
    );
\xa_1_fu_338[16]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(14),
      I1 => \^doutadout\(16),
      O => \xa_1_fu_338[16]_i_25_n_40\
    );
\xa_1_fu_338[16]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(13),
      I1 => \^doutadout\(15),
      O => \xa_1_fu_338[16]_i_26_n_40\
    );
\xa_1_fu_338[24]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(28),
      I1 => \^doutadout\(30),
      O => \xa_1_fu_338[24]_i_19_n_40\
    );
\xa_1_fu_338[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(27),
      I1 => \^doutadout\(29),
      O => \xa_1_fu_338[24]_i_20_n_40\
    );
\xa_1_fu_338[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(26),
      I1 => \^doutadout\(28),
      O => \xa_1_fu_338[24]_i_21_n_40\
    );
\xa_1_fu_338[24]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(25),
      I1 => \^doutadout\(27),
      O => \xa_1_fu_338[24]_i_22_n_40\
    );
\xa_1_fu_338[24]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(24),
      I1 => \^doutadout\(26),
      O => \xa_1_fu_338[24]_i_23_n_40\
    );
\xa_1_fu_338[24]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(23),
      I1 => \^doutadout\(25),
      O => \xa_1_fu_338[24]_i_24_n_40\
    );
\xa_1_fu_338[24]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(22),
      I1 => \^doutadout\(24),
      O => \xa_1_fu_338[24]_i_25_n_40\
    );
\xa_1_fu_338[24]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(21),
      I1 => \^doutadout\(23),
      O => \xa_1_fu_338[24]_i_26_n_40\
    );
\xa_1_fu_338[32]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(30),
      I1 => \^doutadout\(31),
      O => \xa_1_fu_338[32]_i_19_n_40\
    );
\xa_1_fu_338[32]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(31),
      I1 => \^doutadout\(30),
      O => \xa_1_fu_338[32]_i_20_n_40\
    );
\xa_1_fu_338[32]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(31),
      I1 => \^doutadout\(29),
      O => \xa_1_fu_338[32]_i_21_n_40\
    );
\xa_1_fu_338[8]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(12),
      I1 => \^doutadout\(14),
      O => \xa_1_fu_338[8]_i_19_n_40\
    );
\xa_1_fu_338[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(11),
      I1 => \^doutadout\(13),
      O => \xa_1_fu_338[8]_i_20_n_40\
    );
\xa_1_fu_338[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(10),
      I1 => \^doutadout\(12),
      O => \xa_1_fu_338[8]_i_21_n_40\
    );
\xa_1_fu_338[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(9),
      I1 => \^doutadout\(11),
      O => \xa_1_fu_338[8]_i_22_n_40\
    );
\xa_1_fu_338[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(8),
      I1 => \^doutadout\(10),
      O => \xa_1_fu_338[8]_i_23_n_40\
    );
\xa_1_fu_338[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(7),
      I1 => \^doutadout\(9),
      O => \xa_1_fu_338[8]_i_24_n_40\
    );
\xa_1_fu_338[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(6),
      I1 => \^doutadout\(8),
      O => \xa_1_fu_338[8]_i_25_n_40\
    );
\xa_1_fu_338[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^doutadout\(5),
      I1 => \^doutadout\(7),
      O => \xa_1_fu_338[8]_i_26_n_40\
    );
\xa_1_fu_338_reg[0]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[0]_i_18_n_40\,
      CO(6) => \xa_1_fu_338_reg[0]_i_18_n_41\,
      CO(5) => \xa_1_fu_338_reg[0]_i_18_n_42\,
      CO(4) => \xa_1_fu_338_reg[0]_i_18_n_43\,
      CO(3) => \xa_1_fu_338_reg[0]_i_18_n_44\,
      CO(2) => \xa_1_fu_338_reg[0]_i_18_n_45\,
      CO(1) => \xa_1_fu_338_reg[0]_i_18_n_46\,
      CO(0) => \xa_1_fu_338_reg[0]_i_18_n_47\,
      DI(7 downto 3) => \^doutadout\(4 downto 0),
      DI(2) => '0',
      DI(1) => \xa_1_fu_338[0]_i_19_n_40\,
      DI(0) => '0',
      O(7 downto 1) => sext_ln244_fu_875_p1(6 downto 0),
      O(0) => \NLW_xa_1_fu_338_reg[0]_i_18_O_UNCONNECTED\(0),
      S(7) => \xa_1_fu_338[0]_i_20_n_40\,
      S(6) => \xa_1_fu_338[0]_i_21_n_40\,
      S(5) => \xa_1_fu_338[0]_i_22_n_40\,
      S(4) => \xa_1_fu_338[0]_i_23_n_40\,
      S(3) => \xa_1_fu_338[0]_i_24_n_40\,
      S(2) => \xa_1_fu_338[0]_i_25_n_40\,
      S(1) => \^doutadout\(0),
      S(0) => '0'
    );
\xa_1_fu_338_reg[16]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[8]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[16]_i_18_n_40\,
      CO(6) => \xa_1_fu_338_reg[16]_i_18_n_41\,
      CO(5) => \xa_1_fu_338_reg[16]_i_18_n_42\,
      CO(4) => \xa_1_fu_338_reg[16]_i_18_n_43\,
      CO(3) => \xa_1_fu_338_reg[16]_i_18_n_44\,
      CO(2) => \xa_1_fu_338_reg[16]_i_18_n_45\,
      CO(1) => \xa_1_fu_338_reg[16]_i_18_n_46\,
      CO(0) => \xa_1_fu_338_reg[16]_i_18_n_47\,
      DI(7 downto 0) => \^doutadout\(20 downto 13),
      O(7 downto 0) => sext_ln244_fu_875_p1(22 downto 15),
      S(7) => \xa_1_fu_338[16]_i_19_n_40\,
      S(6) => \xa_1_fu_338[16]_i_20_n_40\,
      S(5) => \xa_1_fu_338[16]_i_21_n_40\,
      S(4) => \xa_1_fu_338[16]_i_22_n_40\,
      S(3) => \xa_1_fu_338[16]_i_23_n_40\,
      S(2) => \xa_1_fu_338[16]_i_24_n_40\,
      S(1) => \xa_1_fu_338[16]_i_25_n_40\,
      S(0) => \xa_1_fu_338[16]_i_26_n_40\
    );
\xa_1_fu_338_reg[24]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[16]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[24]_i_18_n_40\,
      CO(6) => \xa_1_fu_338_reg[24]_i_18_n_41\,
      CO(5) => \xa_1_fu_338_reg[24]_i_18_n_42\,
      CO(4) => \xa_1_fu_338_reg[24]_i_18_n_43\,
      CO(3) => \xa_1_fu_338_reg[24]_i_18_n_44\,
      CO(2) => \xa_1_fu_338_reg[24]_i_18_n_45\,
      CO(1) => \xa_1_fu_338_reg[24]_i_18_n_46\,
      CO(0) => \xa_1_fu_338_reg[24]_i_18_n_47\,
      DI(7 downto 0) => \^doutadout\(28 downto 21),
      O(7 downto 0) => sext_ln244_fu_875_p1(30 downto 23),
      S(7) => \xa_1_fu_338[24]_i_19_n_40\,
      S(6) => \xa_1_fu_338[24]_i_20_n_40\,
      S(5) => \xa_1_fu_338[24]_i_21_n_40\,
      S(4) => \xa_1_fu_338[24]_i_22_n_40\,
      S(3) => \xa_1_fu_338[24]_i_23_n_40\,
      S(2) => \xa_1_fu_338[24]_i_24_n_40\,
      S(1) => \xa_1_fu_338[24]_i_25_n_40\,
      S(0) => \xa_1_fu_338[24]_i_26_n_40\
    );
\xa_1_fu_338_reg[32]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[24]_i_18_n_40\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xa_1_fu_338_reg[32]_i_18_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xa_1_fu_338_reg[32]_i_18_n_45\,
      CO(1) => \xa_1_fu_338_reg[32]_i_18_n_46\,
      CO(0) => \xa_1_fu_338_reg[32]_i_18_n_47\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^doutadout\(30),
      DI(1) => \^doutadout\(31),
      DI(0) => \^doutadout\(29),
      O(7 downto 4) => \NLW_xa_1_fu_338_reg[32]_i_18_O_UNCONNECTED\(7 downto 4),
      O(3) => O(0),
      O(2 downto 0) => sext_ln244_fu_875_p1(33 downto 31),
      S(7 downto 3) => B"00001",
      S(2) => \xa_1_fu_338[32]_i_19_n_40\,
      S(1) => \xa_1_fu_338[32]_i_20_n_40\,
      S(0) => \xa_1_fu_338[32]_i_21_n_40\
    );
\xa_1_fu_338_reg[8]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa_1_fu_338_reg[0]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \xa_1_fu_338_reg[8]_i_18_n_40\,
      CO(6) => \xa_1_fu_338_reg[8]_i_18_n_41\,
      CO(5) => \xa_1_fu_338_reg[8]_i_18_n_42\,
      CO(4) => \xa_1_fu_338_reg[8]_i_18_n_43\,
      CO(3) => \xa_1_fu_338_reg[8]_i_18_n_44\,
      CO(2) => \xa_1_fu_338_reg[8]_i_18_n_45\,
      CO(1) => \xa_1_fu_338_reg[8]_i_18_n_46\,
      CO(0) => \xa_1_fu_338_reg[8]_i_18_n_47\,
      DI(7 downto 0) => \^doutadout\(12 downto 5),
      O(7 downto 0) => sext_ln244_fu_875_p1(14 downto 7),
      S(7) => \xa_1_fu_338[8]_i_19_n_40\,
      S(6) => \xa_1_fu_338[8]_i_20_n_40\,
      S(5) => \xa_1_fu_338[8]_i_21_n_40\,
      S(4) => \xa_1_fu_338[8]_i_22_n_40\,
      S(3) => \xa_1_fu_338[8]_i_23_n_40\,
      S(2) => \xa_1_fu_338[8]_i_24_n_40\,
      S(1) => \xa_1_fu_338[8]_i_25_n_40\,
      S(0) => \xa_1_fu_338[8]_i_26_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R is
  port (
    \q0_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[11]_1\ : out STD_LOGIC;
    \q0_reg[11]_2\ : out STD_LOGIC;
    \q0_reg[11]_3\ : out STD_LOGIC;
    \q0_reg[11]_4\ : out STD_LOGIC;
    \q0_reg[11]_5\ : out STD_LOGIC;
    \q0_reg[11]_6\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q0_reg[11]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln15_reg_2828[2]_i_8_0\ : out STD_LOGIC;
    \q0_reg[11]_8\ : out STD_LOGIC;
    \q0_reg[11]_9\ : out STD_LOGIC;
    \q0_reg[11]_10\ : out STD_LOGIC;
    \q0_reg[11]_11\ : out STD_LOGIC;
    \q0_reg[11]_12\ : out STD_LOGIC;
    \q0_reg[11]_13\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sext_ln512_fu_1516_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \nbl_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sext_ln512_fu_992_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \dec_nbl_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_nbl_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R : entity is "adpcm_main_wl_code_table_ROM_AUTO_1R";
end bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R is
  signal \dec_nbl[8]_i_10_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_3_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_4_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_5_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_6_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_7_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_8_n_40\ : STD_LOGIC;
  signal \dec_nbl[8]_i_9_n_40\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_40\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_41\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_42\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_43\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_44\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_45\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_46\ : STD_LOGIC;
  signal \dec_nbl_reg[8]_i_2_n_47\ : STD_LOGIC;
  signal \grp_decode_fu_519/sext_ln509_fu_1006_p1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \grp_encode_fu_453/sext_ln509_fu_1530_p1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \nbl[8]_i_10_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_3_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_4_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_5_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_6_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_7_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_8_n_40\ : STD_LOGIC;
  signal \nbl[8]_i_9_n_40\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_40\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_41\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_42\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_43\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_44\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_45\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_46\ : STD_LOGIC;
  signal \nbl_reg[8]_i_2_n_47\ : STD_LOGIC;
  signal \^q0_reg[11]_1\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[2]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[2]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[2]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[2]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[2]_i_7_n_40\ : STD_LOGIC;
  signal \^trunc_ln15_reg_2828[2]_i_8_0\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[2]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828[3]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_42\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_43\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_44\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_45\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_46\ : STD_LOGIC;
  signal \trunc_ln15_reg_2828_reg[3]_i_2_n_47\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[2]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[2]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[2]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[2]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201[3]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_42\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_43\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_44\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_45\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_46\ : STD_LOGIC;
  signal \trunc_ln_reg_3201_reg[3]_i_2_n_47\ : STD_LOGIC;
  signal wl_code_table_q0 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \NLW_trunc_ln15_reg_2828_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_trunc_ln15_reg_2828_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln_reg_3201_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_trunc_ln_reg_3201_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dec_nbl[0]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \dec_nbl[10]_i_1\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \dec_nbl[11]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \dec_nbl[12]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \dec_nbl[13]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \dec_nbl[14]_i_2\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \dec_nbl[1]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \dec_nbl[2]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \dec_nbl[3]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \dec_nbl[4]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \dec_nbl[5]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \dec_nbl[6]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \dec_nbl[7]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \dec_nbl[8]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \dec_nbl[9]_i_1\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \nbl[0]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \nbl[10]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \nbl[11]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \nbl[12]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \nbl[13]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \nbl[14]_i_2\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \nbl[1]_i_1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \nbl[2]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \nbl[3]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \nbl[4]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \nbl[5]_i_1\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \nbl[6]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \nbl[7]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \nbl[8]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \nbl[9]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \q0[10]_i_12\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \q0[10]_i_18\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \q0[10]_i_21\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \q0[10]_i_23\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \q0[10]_i_24\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \q0[10]_i_25\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \q0[10]_i_26\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \q0[10]_i_27\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \q0[10]_i_9\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[0]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[1]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_3\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_4\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_5\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_6\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_7\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[2]_i_8\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \trunc_ln15_reg_2828[3]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[0]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[1]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[2]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[2]_i_4\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[2]_i_5\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[2]_i_6\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \trunc_ln_reg_3201[3]_i_1\ : label is "soft_lutpair542";
begin
  \q0_reg[11]_1\ <= \^q0_reg[11]_1\;
  \trunc_ln15_reg_2828[2]_i_8_0\ <= \^trunc_ln15_reg_2828[2]_i_8_0\;
\dec_nbl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sext_ln512_fu_992_p1(0),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(0)
    );
\dec_nbl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(10),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(10)
    );
\dec_nbl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(11),
      I1 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      I2 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      O => \q0_reg[11]_13\(11)
    );
\dec_nbl[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(14),
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15),
      I2 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(12),
      I3 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      O => \q0_reg[11]_13\(12)
    );
\dec_nbl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(13),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(13)
    );
\dec_nbl[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(14),
      I2 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15),
      O => \q0_reg[11]_13\(14)
    );
\dec_nbl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(1),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(1)
    );
\dec_nbl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(2),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(2)
    );
\dec_nbl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(3),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(3)
    );
\dec_nbl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(4),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(4)
    );
\dec_nbl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(5),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(5)
    );
\dec_nbl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(6),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(6)
    );
\dec_nbl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(7),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(7)
    );
\dec_nbl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(8),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(8)
    );
\dec_nbl[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(1),
      I1 => sext_ln512_fu_992_p1(1),
      O => \dec_nbl[8]_i_10_n_40\
    );
\dec_nbl[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_992_p1(8),
      O => \dec_nbl[8]_i_3_n_40\
    );
\dec_nbl[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(7),
      I1 => sext_ln512_fu_992_p1(7),
      O => \dec_nbl[8]_i_4_n_40\
    );
\dec_nbl[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_992_p1(6),
      O => \dec_nbl[8]_i_5_n_40\
    );
\dec_nbl[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(5),
      I1 => sext_ln512_fu_992_p1(5),
      O => \dec_nbl[8]_i_6_n_40\
    );
\dec_nbl[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(4),
      I1 => sext_ln512_fu_992_p1(4),
      O => \dec_nbl[8]_i_7_n_40\
    );
\dec_nbl[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(3),
      I1 => sext_ln512_fu_992_p1(3),
      O => \dec_nbl[8]_i_8_n_40\
    );
\dec_nbl[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(2),
      I1 => sext_ln512_fu_992_p1(2),
      O => \dec_nbl[8]_i_9_n_40\
    );
\dec_nbl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(9),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_13\(9)
    );
\dec_nbl_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_nbl_reg[8]_i_2_n_40\,
      CO(6) => \dec_nbl_reg[8]_i_2_n_41\,
      CO(5) => \dec_nbl_reg[8]_i_2_n_42\,
      CO(4) => \dec_nbl_reg[8]_i_2_n_43\,
      CO(3) => \dec_nbl_reg[8]_i_2_n_44\,
      CO(2) => \dec_nbl_reg[8]_i_2_n_45\,
      CO(1) => \dec_nbl_reg[8]_i_2_n_46\,
      CO(0) => \dec_nbl_reg[8]_i_2_n_47\,
      DI(7 downto 6) => wl_code_table_q0(8 downto 7),
      DI(5) => wl_code_table_q0(8),
      DI(4 downto 0) => wl_code_table_q0(5 downto 1),
      O(7 downto 0) => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(8 downto 1),
      S(7) => \dec_nbl[8]_i_3_n_40\,
      S(6) => \dec_nbl[8]_i_4_n_40\,
      S(5) => \dec_nbl[8]_i_5_n_40\,
      S(4) => \dec_nbl[8]_i_6_n_40\,
      S(3) => \dec_nbl[8]_i_7_n_40\,
      S(2) => \dec_nbl[8]_i_8_n_40\,
      S(1) => \dec_nbl[8]_i_9_n_40\,
      S(0) => \dec_nbl[8]_i_10_n_40\
    );
\nbl[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln512_fu_1516_p1(0),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(0)
    );
\nbl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(10),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(10)
    );
\nbl[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(11),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(11)
    );
\nbl[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(12),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(12)
    );
\nbl[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(13),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(13)
    );
\nbl[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(14),
      I2 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(15),
      O => D(14)
    );
\nbl[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(1),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(1)
    );
\nbl[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(2),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(2)
    );
\nbl[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(3),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(3)
    );
\nbl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(4),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(4)
    );
\nbl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(5),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(5)
    );
\nbl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(6),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(6)
    );
\nbl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(7),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(7)
    );
\nbl[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(8),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(8)
    );
\nbl[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(1),
      I1 => sext_ln512_fu_1516_p1(1),
      O => \nbl[8]_i_10_n_40\
    );
\nbl[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_1516_p1(8),
      O => \nbl[8]_i_3_n_40\
    );
\nbl[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(7),
      I1 => sext_ln512_fu_1516_p1(7),
      O => \nbl[8]_i_4_n_40\
    );
\nbl[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(8),
      I1 => sext_ln512_fu_1516_p1(6),
      O => \nbl[8]_i_5_n_40\
    );
\nbl[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(5),
      I1 => sext_ln512_fu_1516_p1(5),
      O => \nbl[8]_i_6_n_40\
    );
\nbl[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(4),
      I1 => sext_ln512_fu_1516_p1(4),
      O => \nbl[8]_i_7_n_40\
    );
\nbl[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(3),
      I1 => sext_ln512_fu_1516_p1(3),
      O => \nbl[8]_i_8_n_40\
    );
\nbl[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(2),
      I1 => sext_ln512_fu_1516_p1(2),
      O => \nbl[8]_i_9_n_40\
    );
\nbl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(9),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => D(9)
    );
\nbl_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \nbl_reg[8]_i_2_n_40\,
      CO(6) => \nbl_reg[8]_i_2_n_41\,
      CO(5) => \nbl_reg[8]_i_2_n_42\,
      CO(4) => \nbl_reg[8]_i_2_n_43\,
      CO(3) => \nbl_reg[8]_i_2_n_44\,
      CO(2) => \nbl_reg[8]_i_2_n_45\,
      CO(1) => \nbl_reg[8]_i_2_n_46\,
      CO(0) => \nbl_reg[8]_i_2_n_47\,
      DI(7 downto 6) => wl_code_table_q0(8 downto 7),
      DI(5) => wl_code_table_q0(8),
      DI(4 downto 0) => wl_code_table_q0(5 downto 1),
      O(7 downto 0) => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(8 downto 1),
      S(7) => \nbl[8]_i_3_n_40\,
      S(6) => \nbl[8]_i_4_n_40\,
      S(5) => \nbl[8]_i_5_n_40\,
      S(4) => \nbl[8]_i_6_n_40\,
      S(3) => \nbl[8]_i_7_n_40\,
      S(2) => \nbl[8]_i_8_n_40\,
      S(1) => \nbl[8]_i_9_n_40\,
      S(0) => \nbl[8]_i_10_n_40\
    );
\q0[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(7),
      O => \q0_reg[11]_6\
    );
\q0[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(6),
      O => \q0_reg[11]_3\
    );
\q0[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(8),
      O => \q0_reg[11]_2\
    );
\q0[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(10),
      O => \q0_reg[11]_4\
    );
\q0[10]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(9),
      O => \q0_reg[11]_8\
    );
\q0[10]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(7),
      O => \q0_reg[11]_12\
    );
\q0[10]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(6),
      O => \q0_reg[11]_10\
    );
\q0[10]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(8),
      O => \q0_reg[11]_11\
    );
\q0[10]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(10),
      O => \q0_reg[11]_9\
    );
\q0[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(9),
      O => \q0_reg[11]_5\
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(8),
      Q => wl_code_table_q0(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(9),
      Q => wl_code_table_q0(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(10),
      Q => wl_code_table_q0(12),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(0),
      Q => wl_code_table_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(1),
      Q => wl_code_table_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(2),
      Q => wl_code_table_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(3),
      Q => wl_code_table_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(4),
      Q => wl_code_table_q0(5),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(5),
      Q => wl_code_table_q0(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(6),
      Q => wl_code_table_q0(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \q0_reg[12]_0\(7),
      Q => wl_code_table_q0(9),
      R => '0'
    );
\trunc_ln15_reg_2828[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(11),
      I1 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      I2 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      O => \q0_reg[11]_7\(0)
    );
\trunc_ln15_reg_2828[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(14),
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15),
      I2 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(12),
      I3 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      O => \q0_reg[11]_7\(1)
    );
\trunc_ln15_reg_2828[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(13),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \^trunc_ln15_reg_2828[2]_i_8_0\,
      O => \q0_reg[11]_7\(2)
    );
\trunc_ln15_reg_2828[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABBBAB"
    )
        port map (
      I0 => \trunc_ln15_reg_2828[2]_i_3_n_40\,
      I1 => \trunc_ln15_reg_2828[2]_i_4_n_40\,
      I2 => \trunc_ln15_reg_2828[2]_i_5_n_40\,
      I3 => \trunc_ln15_reg_2828[2]_i_6_n_40\,
      I4 => \trunc_ln15_reg_2828[2]_i_7_n_40\,
      I5 => \trunc_ln15_reg_2828[2]_i_8_n_40\,
      O => \^trunc_ln15_reg_2828[2]_i_8_0\
    );
\trunc_ln15_reg_2828[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15),
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(14),
      O => \trunc_ln15_reg_2828[2]_i_3_n_40\
    );
\trunc_ln15_reg_2828[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(13),
      I1 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I2 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(12),
      I3 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15),
      O => \trunc_ln15_reg_2828[2]_i_4_n_40\
    );
\trunc_ln15_reg_2828[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(11),
      O => \trunc_ln15_reg_2828[2]_i_5_n_40\
    );
\trunc_ln15_reg_2828[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(5),
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(10),
      I2 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(9),
      I3 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      O => \trunc_ln15_reg_2828[2]_i_6_n_40\
    );
\trunc_ln15_reg_2828[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(4),
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(7),
      I2 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I3 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(2),
      I4 => sext_ln512_fu_992_p1(0),
      O => \trunc_ln15_reg_2828[2]_i_7_n_40\
    );
\trunc_ln15_reg_2828[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(1),
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(8),
      I2 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I3 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(3),
      I4 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(6),
      O => \trunc_ln15_reg_2828[2]_i_8_n_40\
    );
\trunc_ln15_reg_2828[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      I1 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(14),
      I2 => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15),
      O => \q0_reg[11]_7\(3)
    );
\trunc_ln15_reg_2828[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(10),
      I1 => sext_ln512_fu_992_p1(10),
      O => \trunc_ln15_reg_2828[3]_i_10_n_40\
    );
\trunc_ln15_reg_2828[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(9),
      I1 => sext_ln512_fu_992_p1(9),
      O => \trunc_ln15_reg_2828[3]_i_11_n_40\
    );
\trunc_ln15_reg_2828[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln512_fu_992_p1(12),
      I1 => wl_code_table_q0(12),
      O => \trunc_ln15_reg_2828[3]_i_8_n_40\
    );
\trunc_ln15_reg_2828[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(11),
      I1 => sext_ln512_fu_992_p1(11),
      O => \trunc_ln15_reg_2828[3]_i_9_n_40\
    );
\trunc_ln15_reg_2828_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbl_reg[8]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln15_reg_2828_reg[3]_i_2_n_40\,
      CO(6) => \NLW_trunc_ln15_reg_2828_reg[3]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \trunc_ln15_reg_2828_reg[3]_i_2_n_42\,
      CO(4) => \trunc_ln15_reg_2828_reg[3]_i_2_n_43\,
      CO(3) => \trunc_ln15_reg_2828_reg[3]_i_2_n_44\,
      CO(2) => \trunc_ln15_reg_2828_reg[3]_i_2_n_45\,
      CO(1) => \trunc_ln15_reg_2828_reg[3]_i_2_n_46\,
      CO(0) => \trunc_ln15_reg_2828_reg[3]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 4) => sext_ln512_fu_992_p1(14 downto 12),
      DI(3) => \dec_nbl_reg[0]\(0),
      DI(2 downto 0) => wl_code_table_q0(11 downto 9),
      O(7) => \NLW_trunc_ln15_reg_2828_reg[3]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \grp_decode_fu_519/sext_ln509_fu_1006_p1\(15 downto 9),
      S(7) => '1',
      S(6 downto 4) => \dec_nbl_reg[0]_0\(2 downto 0),
      S(3) => \trunc_ln15_reg_2828[3]_i_8_n_40\,
      S(2) => \trunc_ln15_reg_2828[3]_i_9_n_40\,
      S(1) => \trunc_ln15_reg_2828[3]_i_10_n_40\,
      S(0) => \trunc_ln15_reg_2828[3]_i_11_n_40\
    );
\trunc_ln_reg_3201[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(11),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => \q0_reg[11]_0\(0)
    );
\trunc_ln_reg_3201[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(12),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => \q0_reg[11]_0\(1)
    );
\trunc_ln_reg_3201[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(13),
      I1 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I2 => \^q0_reg[11]_1\,
      O => \q0_reg[11]_0\(2)
    );
\trunc_ln_reg_3201[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800F000F000"
    )
        port map (
      I0 => \trunc_ln_reg_3201[2]_i_3_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(11),
      I2 => \trunc_ln_reg_3201[2]_i_4_n_40\,
      I3 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(14),
      I4 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(15),
      I5 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      O => \^q0_reg[11]_1\
    );
\trunc_ln_reg_3201[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEEFFFEEEEE"
    )
        port map (
      I0 => \trunc_ln_reg_3201[2]_i_5_n_40\,
      I1 => \trunc_ln_reg_3201[2]_i_6_n_40\,
      I2 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(6),
      I3 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(8),
      I4 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I5 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(10),
      O => \trunc_ln_reg_3201[2]_i_3_n_40\
    );
\trunc_ln_reg_3201[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(13),
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(12),
      I2 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      O => \trunc_ln_reg_3201[2]_i_4_n_40\
    );
\trunc_ln_reg_3201[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(1),
      I1 => sext_ln512_fu_1516_p1(0),
      I2 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I3 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(3),
      I4 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(9),
      O => \trunc_ln_reg_3201[2]_i_5_n_40\
    );
\trunc_ln_reg_3201[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(4),
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(5),
      I2 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I3 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(2),
      I4 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(7),
      O => \trunc_ln_reg_3201[2]_i_6_n_40\
    );
\trunc_ln_reg_3201[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      I1 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(14),
      I2 => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(15),
      O => \q0_reg[11]_0\(3)
    );
\trunc_ln_reg_3201[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(10),
      I1 => sext_ln512_fu_1516_p1(10),
      O => \trunc_ln_reg_3201[3]_i_10_n_40\
    );
\trunc_ln_reg_3201[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(9),
      I1 => sext_ln512_fu_1516_p1(9),
      O => \trunc_ln_reg_3201[3]_i_11_n_40\
    );
\trunc_ln_reg_3201[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln512_fu_1516_p1(12),
      I1 => wl_code_table_q0(12),
      O => \trunc_ln_reg_3201[3]_i_8_n_40\
    );
\trunc_ln_reg_3201[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wl_code_table_q0(11),
      I1 => sext_ln512_fu_1516_p1(11),
      O => \trunc_ln_reg_3201[3]_i_9_n_40\
    );
\trunc_ln_reg_3201_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbl_reg[8]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln_reg_3201_reg[3]_i_2_n_40\,
      CO(6) => \NLW_trunc_ln_reg_3201_reg[3]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \trunc_ln_reg_3201_reg[3]_i_2_n_42\,
      CO(4) => \trunc_ln_reg_3201_reg[3]_i_2_n_43\,
      CO(3) => \trunc_ln_reg_3201_reg[3]_i_2_n_44\,
      CO(2) => \trunc_ln_reg_3201_reg[3]_i_2_n_45\,
      CO(1) => \trunc_ln_reg_3201_reg[3]_i_2_n_46\,
      CO(0) => \trunc_ln_reg_3201_reg[3]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 4) => sext_ln512_fu_1516_p1(14 downto 12),
      DI(3) => DI(0),
      DI(2 downto 0) => wl_code_table_q0(11 downto 9),
      O(7) => \NLW_trunc_ln_reg_3201_reg[3]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \grp_encode_fu_453/sext_ln509_fu_1530_p1\(15 downto 9),
      S(7) => '1',
      S(6 downto 4) => \nbl_reg[0]\(2 downto 0),
      S(3) => \trunc_ln_reg_3201[3]_i_8_n_40\,
      S(2) => \trunc_ln_reg_3201[3]_i_9_n_40\,
      S(1) => \trunc_ln_reg_3201[3]_i_10_n_40\,
      S(0) => \trunc_ln_reg_3201[3]_i_11_n_40\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_decode is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CEB2 : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \idx_fu_330_reg[1]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \xa2_2_fu_334_reg[35]_0\ : out STD_LOGIC_VECTOR ( 33 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_nbh_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln367_reg_3004_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_519_ilb_table_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln350_reg_2874_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln15_reg_2828_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec_del_dhx_load_5_reg_3092_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \trunc_ln522_2_reg_2961_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl1_reg_2932_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \apl2_reg_2926_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \trunc_ln15_reg_2828_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl1_11_reg_3075_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \apl2_8_reg_3069_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \trunc_ln522_2_reg_2961_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \trunc_ln345_reg_2848_reg[28]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln367_reg_3004_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \xa1_2_fu_338_reg[43]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \xa2_2_fu_334_reg[43]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[8]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[18]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[18]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[18]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_del_dltx_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \i_16_fu_322_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dec_del_dhx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_2\ : out STD_LOGIC;
    accumd_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[10]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dec_del_dltx_ce1 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    dec_del_dhx_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_765_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln379_reg_3102_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[25]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_2\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx204_fu_330_reg[1]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \dec_del_dltx_load_3_reg_2938_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_del_dhx_load_3_reg_3087_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_decode_fu_519_ap_start_reg : in STD_LOGIC;
    \dec_nbh_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    sext_ln618_fu_1709_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \ram_reg_0_7_30_30_i_2__1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \sext_ln477_reg_2838_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ram_reg_0_7_30_30_i_2__2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \sext_ln477_2_reg_2989_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0[10]_i_5\ : in STD_LOGIC;
    \q0[10]_i_7\ : in STD_LOGIC;
    \q0[10]_i_4\ : in STD_LOGIC;
    \q0[10]_i_6\ : in STD_LOGIC;
    \q0[10]_i_3\ : in STD_LOGIC;
    \q0[10]_i_7_0\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \sext_ln479_5_reg_2994_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sext_ln479_reg_2843_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_3 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec_detl_reg[13]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \dec_deth_reg[3]\ : in STD_LOGIC;
    \dec_deth_reg[3]_0\ : in STD_LOGIC;
    \dec_detl_reg[9]\ : in STD_LOGIC;
    \dec_detl_reg[7]\ : in STD_LOGIC;
    \dec_detl_reg[5]\ : in STD_LOGIC;
    \dec_deth_reg[9]\ : in STD_LOGIC;
    \dec_deth_reg[3]_1\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \dec_nbh_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \xout2_reg[27]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q0_reg[10]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[8]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[31]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    \q0_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \q0_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dec_detl_reg[3]\ : in STD_LOGIC;
    \dec_detl_reg[3]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \reg_754_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \dec_del_dltx_load_5_reg_2943_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln15_reg_2828_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_765_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dec_del_dhx_load_5_reg_3092_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_A_B_DATA_INST_8 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lshr_ln_reg_2785_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_decode : entity is "adpcm_main_decode";
end bd_0_hls_inst_0_adpcm_main_decode;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_decode is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^cea2\ : STD_LOGIC;
  signal \^ceb2\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln347_fu_1160_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln347_reg_2868 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln347_reg_2868[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln347_reg_2868[31]_i_9_n_40\ : STD_LOGIC;
  signal add_ln350_fu_1195_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln350_reg_2874[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln350_reg_2874[31]_i_9_n_40\ : STD_LOGIC;
  signal \^add_ln350_reg_2874_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln367_fu_1974_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln367_reg_3004[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln367_reg_3004[31]_i_9_n_40\ : STD_LOGIC;
  signal \^add_ln367_reg_3004_reg[30]_0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \^add_ln367_reg_3004_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln371_reg_3081 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln371_reg_3081[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[31]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln371_reg_3081_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal add_ln379_reg_3102 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln405_fu_2718_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal add_ln464_4_fu_1657_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln464_fu_825_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[13]_i_1__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[14]_i_1_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_1__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[18]_i_1__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_1__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_1__0_n_40\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_cs_fsm_reg[23]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_40_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 27 downto 1 );
  signal ap_NS_fsm111_out : STD_LOGIC;
  signal apl1_11_fu_2176_p2 : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal apl1_11_reg_3075 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \apl1_11_reg_3075[0]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[0]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[12]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_11_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_12_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_13_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[17]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075[4]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_42\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_43\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_44\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_45\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_46\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[17]_i_2_n_47\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_11_reg_3075_reg[4]_i_1_n_47\ : STD_LOGIC;
  signal apl1_fu_1383_p2 : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal apl1_reg_2932 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \apl1_reg_2932[0]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[0]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[12]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_11_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_12_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_13_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[17]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932[4]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_42\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_43\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_44\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_45\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_46\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[17]_i_2_n_47\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_2932_reg[4]_i_1_n_47\ : STD_LOGIC;
  signal apl2_8_fu_2132_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_8_reg_3069 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_8_reg_3069[15]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[15]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_15_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_25_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_27_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_28_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_29_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_30_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_31_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_32_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069[7]_i_33_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_2_n_42\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_2_n_44\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_2_n_45\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_2_n_46\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[15]_i_2_n_47\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_41\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_42\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_43\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_44\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_45\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_46\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_3_n_47\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_41\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_42\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_43\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_44\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_45\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_46\ : STD_LOGIC;
  signal \apl2_8_reg_3069_reg[7]_i_4_n_47\ : STD_LOGIC;
  signal apl2_fu_1339_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_reg_2926 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_reg_2926[15]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[15]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_15_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_25_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_27_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_28_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_29_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_30_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_31_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_32_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926[7]_i_33_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_2_n_42\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_2_n_44\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_2_n_45\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_2_n_46\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[15]_i_2_n_47\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_41\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_42\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_43\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_44\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_45\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_46\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_3_n_47\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_41\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_42\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_43\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_44\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_45\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_46\ : STD_LOGIC;
  signal \apl2_reg_2926_reg[7]_i_4_n_47\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \dec_ah1[0]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[10]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[10]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[10]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[11]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[11]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[12]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[12]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[13]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[13]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[13]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[13]_i_5_n_40\ : STD_LOGIC;
  signal \dec_ah1[14]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[14]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[14]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[14]_i_5_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_11_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_12_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_14_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_15_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_16_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_17_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_18_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_19_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_20_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_21_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_22_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_23_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_24_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_25_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_26_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_27_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_28_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_29_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_30_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_31_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_32_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_33_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_34_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_35_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_36_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_37_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_38_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_39_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_40_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_41_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_42_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_43_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_44_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_45_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_46_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_47_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_48_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_49_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_50_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_51_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_52_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_53_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_54_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_55_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_6_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_7_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_8_n_40\ : STD_LOGIC;
  signal \dec_ah1[15]_i_9_n_40\ : STD_LOGIC;
  signal \dec_ah1[1]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[1]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[2]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[2]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[3]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[3]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[4]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[4]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[5]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[5]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[5]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[6]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[6]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[6]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[7]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[7]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[7]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[8]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[8]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[8]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1[9]_i_2_n_40\ : STD_LOGIC;
  signal \dec_ah1[9]_i_3_n_40\ : STD_LOGIC;
  signal \dec_ah1[9]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_40\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_41\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_42\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_43\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_44\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_45\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_46\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_10_n_47\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_40\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_41\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_42\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_43\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_44\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_45\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_46\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_13_n_47\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_4_n_47\ : STD_LOGIC;
  signal \dec_ah1_reg[15]_i_5_n_47\ : STD_LOGIC;
  signal \dec_ah2[14]_i_10_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_11_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_12_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_13_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_14_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_15_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_16_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_17_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_18_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_19_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_20_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_21_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_22_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_23_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_24_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_25_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_5_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_6_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_7_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_8_n_40\ : STD_LOGIC;
  signal \dec_ah2[14]_i_9_n_40\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_2_n_47\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_3_n_45\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_3_n_46\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_3_n_47\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_40\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_41\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_42\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_43\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_44\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_45\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_46\ : STD_LOGIC;
  signal \dec_ah2_reg[14]_i_4_n_47\ : STD_LOGIC;
  signal \dec_al1[0]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[10]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[10]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[10]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[11]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[11]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[12]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[12]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[13]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[13]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[13]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[14]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[14]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[14]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[14]_i_5_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_10_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_12_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_13_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_15_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_16_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_17_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_18_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_19_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_20_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_21_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_22_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_23_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_24_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_25_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_26_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_27_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_28_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_29_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_30_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_31_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_32_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_33_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_34_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_35_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_36_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_37_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_38_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_39_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_40_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_41_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_42_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_43_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_44_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_45_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_46_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_47_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_48_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_49_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_50_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_51_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_52_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_53_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_54_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_55_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_6_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_7_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_8_n_40\ : STD_LOGIC;
  signal \dec_al1[15]_i_9_n_40\ : STD_LOGIC;
  signal \dec_al1[1]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[1]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[2]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[2]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[3]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[3]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[4]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[4]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[5]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[5]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[5]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[6]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[6]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[6]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[7]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[7]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[7]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[8]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[8]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[8]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1[9]_i_2_n_40\ : STD_LOGIC;
  signal \dec_al1[9]_i_3_n_40\ : STD_LOGIC;
  signal \dec_al1[9]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_40\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_41\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_42\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_43\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_44\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_45\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_46\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_11_n_47\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_40\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_41\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_42\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_43\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_44\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_45\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_46\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_14_n_47\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_4_n_47\ : STD_LOGIC;
  signal \dec_al1_reg[15]_i_5_n_47\ : STD_LOGIC;
  signal \dec_al2[14]_i_10_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_11_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_12_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_13_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_14_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_15_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_16_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_17_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_18_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_19_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_20_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_21_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_22_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_23_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_24_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_25_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_5_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_6_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_7_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_8_n_40\ : STD_LOGIC;
  signal \dec_al2[14]_i_9_n_40\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_2_n_47\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_3_n_45\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_3_n_46\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_3_n_47\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_40\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_41\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_42\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_43\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_44\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_45\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_46\ : STD_LOGIC;
  signal \dec_al2_reg[14]_i_4_n_47\ : STD_LOGIC;
  signal dec_del_bph_addr_reg_3036 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_bpl_addr_reg_2900 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dhx_load_3_reg_3087 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal dec_del_dhx_load_5_reg_3092 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal dec_del_dltx_load_3_reg_2938 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_load_5_reg_2943 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \dec_deth[10]_i_2_n_40\ : STD_LOGIC;
  signal \dec_deth[11]_i_2_n_40\ : STD_LOGIC;
  signal \dec_deth[3]_i_2_n_40\ : STD_LOGIC;
  signal \dec_detl[10]_i_2_n_40\ : STD_LOGIC;
  signal \dec_detl[11]_i_2_n_40\ : STD_LOGIC;
  signal \dec_detl[4]_i_2_n_40\ : STD_LOGIC;
  signal \dec_detl[4]_i_3_n_40\ : STD_LOGIC;
  signal \dec_detl[6]_i_2_n_40\ : STD_LOGIC;
  signal \dec_detl[6]_i_3_n_40\ : STD_LOGIC;
  signal \dec_detl[7]_i_2_n_40\ : STD_LOGIC;
  signal \dec_detl[7]_i_3_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_6_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_7_n_40\ : STD_LOGIC;
  signal \dec_nbh[9]_i_9_n_40\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_40\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_41\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_42\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_43\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_44\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_45\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_46\ : STD_LOGIC;
  signal \dec_nbh_reg[9]_i_2_n_47\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_2_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_3_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_4_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_5_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_6_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_7_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_8_n_40\ : STD_LOGIC;
  signal \dec_rlt1[15]_i_9_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_10_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_2_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_3_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_4_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_5_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_6_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_7_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_8_n_40\ : STD_LOGIC;
  signal \dec_rlt1[23]_i_9_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_3_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_4_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_5_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_6_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_7_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_8_n_40\ : STD_LOGIC;
  signal \dec_rlt1[30]_i_9_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_2_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_3_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_4_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_5_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_6_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_7_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_8_n_40\ : STD_LOGIC;
  signal \dec_rlt1[7]_i_9_n_40\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \dec_rlt1_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \dec_rlt1_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_2_n_42\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_2_n_43\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_2_n_44\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_2_n_45\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_2_n_46\ : STD_LOGIC;
  signal \dec_rlt1_reg[30]_i_2_n_47\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \dec_rlt1_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal grp_decode_fu_519_accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_decode_fu_519_ap_done : STD_LOGIC;
  signal grp_decode_fu_519_ap_ready : STD_LOGIC;
  signal grp_decode_fu_519_dec_deth_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_519_dec_detl_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_519_dec_nbl_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_519_h_address1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_decode_fu_519_h_ce1 : STD_LOGIC;
  signal grp_decode_fu_519_wl_code_table_ce0 : STD_LOGIC;
  signal grp_decode_fu_519_xout2_ap_vld : STD_LOGIC;
  signal grp_fu_643_p2 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal grp_fu_659_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_667_p0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_675_p2 : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal grp_fu_700_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_fu_722_p30 : STD_LOGIC;
  signal grp_fu_742_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal h_address1 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \i_012_fu_342[0]_i_1_n_40\ : STD_LOGIC;
  signal i_012_fu_342_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_13_fu_310 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_13_fu_3100 : STD_LOGIC;
  signal \i_15_fu_350[0]_i_1_n_40\ : STD_LOGIC;
  signal i_15_fu_350_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_16_fu_322 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_18_fu_326 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_18_fu_32602_out : STD_LOGIC;
  signal i_23_fu_819_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_27_fu_1651_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_31_fu_2482_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_33_fu_2693_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_fu_306 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal icmp_ln535_2_fu_1980_p2 : STD_LOGIC;
  signal \icmp_ln535_2_reg_3011_reg_n_40_[0]\ : STD_LOGIC;
  signal \icmp_ln535_reg_2880_reg_n_40_[0]\ : STD_LOGIC;
  signal idx198_fu_314 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx204_fu_330_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal idx213_fu_346_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_fu_298 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lshr_ln_reg_2785 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mul_14s_15ns_29_1_1_U75_n_40 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_41 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_42 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_43 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_44 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_45 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_46 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_47 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_48 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_49 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_50 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_51 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_52 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U75_n_53 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_40 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_41 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_42 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_43 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_44 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_45 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_46 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_47 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_48 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_49 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_50 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_51 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_52 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_53 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_54 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_55 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_56 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_57 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_58 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_59 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_60 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_61 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_62 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_63 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_64 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_65 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_66 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_67 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_68 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_69 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_70 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_71 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_72 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_73 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_74 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_75 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_76 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_77 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_78 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_79 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_80 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_81 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_82 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_83 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_84 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U62_n_85 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_100 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_101 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_102 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_103 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_104 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_105 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_106 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_107 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_108 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_109 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_110 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_111 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_112 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_113 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_114 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_115 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_116 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_117 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_118 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_119 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_120 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_121 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_122 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_123 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_124 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_125 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_126 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_127 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_128 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_129 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_130 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_131 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_132 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_87 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_88 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_89 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_90 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_91 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_92 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_93 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_94 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_95 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_96 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_97 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_98 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U63_n_99 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_101 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_102 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_67 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_68 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_69 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_70 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_71 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_72 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_79 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_80 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_81 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_82 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_83 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_84 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_85 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_86 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_87 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_88 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_89 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_90 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_91 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_92 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_93 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_94 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_95 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_96 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_97 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U64_n_98 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_40 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_41 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_42 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_43 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_44 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_45 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_46 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_47 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_48 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_49 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_50 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_51 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_52 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_53 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_54 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_55 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U70_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_40 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_41 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_42 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_43 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_44 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_45 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_46 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_47 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_48 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_49 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_50 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_51 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_52 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_53 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_54 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_55 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_57 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_58 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_59 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_60 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_61 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_62 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_63 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_64 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_65 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_66 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_67 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_68 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_69 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_70 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_71 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_72 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_73 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_74 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_75 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_76 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_77 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_78 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_79 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_80 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_81 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_82 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_83 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_84 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U66_n_85 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U68_n_41 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U68_n_42 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U69_n_113 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U69_n_40 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U69_n_41 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U69_n_42 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U69_n_43 : STD_LOGIC;
  signal mux_1_1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal p_0_out : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal ram_reg_0_15_0_0_i_10_n_40 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_12_n_40 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_13_n_40 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_7_n_40 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_9_n_40 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_19__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__2_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__1_n_40\ : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__2_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__1_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_40__1_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__0_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__0_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__1_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__3_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__2_n_40\ : STD_LOGIC;
  signal ram_reg_bram_0_i_45_n_40 : STD_LOGIC;
  signal \ram_reg_bram_0_i_46__0_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_47__0_n_40\ : STD_LOGIC;
  signal ram_reg_bram_0_i_48_n_40 : STD_LOGIC;
  signal reg_754 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_754[15]_i_1_n_40\ : STD_LOGIC;
  signal reg_761 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_7610 : STD_LOGIC;
  signal \reg_761[0]_i_10_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_11_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_12_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_13_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_14_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_15_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_16_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_17_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_18_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_3_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_4_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_5_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_6_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_7_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_8_n_40\ : STD_LOGIC;
  signal \reg_761[0]_i_9_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_2_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_3_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_4_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_5_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_6_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_7_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_8_n_40\ : STD_LOGIC;
  signal \reg_761[16]_i_9_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_2_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_3_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_4_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_5_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_6_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_7_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_8_n_40\ : STD_LOGIC;
  signal \reg_761[24]_i_9_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_3_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_4_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_5_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_6_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_7_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_8_n_40\ : STD_LOGIC;
  signal \reg_761[31]_i_9_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_2_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_3_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_4_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_5_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_6_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_7_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_8_n_40\ : STD_LOGIC;
  signal \reg_761[8]_i_9_n_40\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_40\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_41\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_42\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_43\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_44\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_45\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_46\ : STD_LOGIC;
  signal \reg_761_reg[0]_i_2_n_47\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_40\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_41\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_42\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_43\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_44\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_45\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_46\ : STD_LOGIC;
  signal \reg_761_reg[16]_i_1_n_47\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_40\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_41\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_42\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_43\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_44\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_45\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_46\ : STD_LOGIC;
  signal \reg_761_reg[24]_i_1_n_47\ : STD_LOGIC;
  signal \reg_761_reg[31]_i_2_n_42\ : STD_LOGIC;
  signal \reg_761_reg[31]_i_2_n_43\ : STD_LOGIC;
  signal \reg_761_reg[31]_i_2_n_44\ : STD_LOGIC;
  signal \reg_761_reg[31]_i_2_n_45\ : STD_LOGIC;
  signal \reg_761_reg[31]_i_2_n_46\ : STD_LOGIC;
  signal \reg_761_reg[31]_i_2_n_47\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_40\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_41\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_42\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_43\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_44\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_45\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_46\ : STD_LOGIC;
  signal \reg_761_reg[8]_i_1_n_47\ : STD_LOGIC;
  signal reg_765 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \reg_765[13]_i_1_n_40\ : STD_LOGIC;
  signal \select_ln624_fu_1766_p3__0\ : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal sext_ln333_1_fu_2459_p1 : STD_LOGIC_VECTOR ( 38 downto 4 );
  signal sext_ln333_fu_2450_p1 : STD_LOGIC_VECTOR ( 36 downto 2 );
  signal sext_ln346_1_reg_2863 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sext_ln386_fu_2454_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln477_2_reg_2989 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln477_reg_2838 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln479_5_reg_2994 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln479_reg_2843 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln543_reg_3015 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sext_ln580_4_fu_1329_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln580_6_fu_2122_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln599_2_fu_2164_p1 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \sext_ln599_2_fu_2164_p1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln599_fu_1371_p1 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \sext_ln599_fu_1371_p1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln617_fu_1736_p1 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal sub_ln378_fu_2412_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln378_reg_3097 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_ln378_reg_3097[15]_i_2_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_3_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_4_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_5_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_6_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_7_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_8_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[15]_i_9_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_2_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_3_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_4_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_5_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_6_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_7_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_8_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[23]_i_9_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_2_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_3_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_4_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_5_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_6_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_7_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_8_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[31]_i_9_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_2_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_3_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_4_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_5_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_6_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_7_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_8_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097[7]_i_9_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \sub_ln378_reg_3097_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal tmp_fu_1908_p6 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \tmp_product__14_carry__3_i_1__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_2__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_3__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_4__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_5__0_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_7__0_n_40\ : STD_LOGIC;
  signal \tmp_product__1_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \tmp_product__3\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \tmp_product_i_2__5_n_40\ : STD_LOGIC;
  signal \tmp_product_i_2__6_n_40\ : STD_LOGIC;
  signal \^trunc_ln15_reg_2828_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln345_fu_1097_p1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln345_fu_1097_p1__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal trunc_ln345_reg_2848 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln345_reg_2848[15]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[15]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[23]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[30]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848[7]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[30]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln345_reg_2848_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal trunc_ln372_fu_2187_p1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal trunc_ln405_reg_3147 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln469_2_fu_1830_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln522_2_reg_2961[2]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[2]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[2]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[2]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[2]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[2]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[2]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961[3]_i_9_n_40\ : STD_LOGIC;
  signal \^trunc_ln522_2_reg_2961_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_2_n_43\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_2_n_44\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_2_n_45\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_2_n_46\ : STD_LOGIC;
  signal \trunc_ln522_2_reg_2961_reg[3]_i_2_n_47\ : STD_LOGIC;
  signal trunc_ln_fu_1075_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xa1_2_fu_338 : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \xa1_2_fu_338[15]_i_19_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_20_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_21_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_22_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_23_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_24_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_25_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_2_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_3_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_4_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_5_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_6_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_7_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_8_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[15]_i_9_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_19_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_20_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_21_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_22_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_23_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_24_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_25_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_26_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_2_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_3_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_4_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_5_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_6_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_7_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_8_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[23]_i_9_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_19_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_20_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_21_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_22_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_23_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_24_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_25_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_26_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_2_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_3_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_4_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_5_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_6_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_7_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_8_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[31]_i_9_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_19_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_20_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_21_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_22_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_23_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_24_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_25_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_26_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_2_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_3_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_4_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_5_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_6_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_7_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_8_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[39]_i_9_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_14_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_15_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_16_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_2_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_3_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_4_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_5_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[45]_i_6_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_2_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_3_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_4_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_5_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_6_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_7_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_8_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338[7]_i_9_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[15]_i_18_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[23]_i_18_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[31]_i_18_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_40\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_41\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_42\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_43\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_44\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[39]_i_18_n_47\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_13_n_45\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_13_n_46\ : STD_LOGIC;
  signal \xa1_2_fu_338_reg[45]_i_13_n_47\ : STD_LOGIC;
  signal xa2_2_fu_334 : STD_LOGIC;
  signal xa2_2_fu_334_reg : STD_LOGIC_VECTOR ( 45 downto 36 );
  signal \^xa2_2_fu_334_reg[35]_0\ : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \xa2_2_fu_334_reg_n_40_[0]\ : STD_LOGIC;
  signal \xa2_2_fu_334_reg_n_40_[1]\ : STD_LOGIC;
  signal \xout1[27]_i_2_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_3_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_4_n_40\ : STD_LOGIC;
  signal \xout1[27]_i_5_n_40\ : STD_LOGIC;
  signal \xout1[31]_i_2_n_40\ : STD_LOGIC;
  signal \xout1[31]_i_3_n_40\ : STD_LOGIC;
  signal \xout1[31]_i_4_n_40\ : STD_LOGIC;
  signal \xout1[31]_i_5_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_19_n_40\ : STD_LOGIC;
  signal \xout1[3]_i_20_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_3_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_4_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_5_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_6_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_7_n_40\ : STD_LOGIC;
  signal \xout2[27]_i_8_n_40\ : STD_LOGIC;
  signal \xout2[31]_i_3_n_40\ : STD_LOGIC;
  signal \xout2[31]_i_4_n_40\ : STD_LOGIC;
  signal \xout2[31]_i_5_n_40\ : STD_LOGIC;
  signal \xout2[31]_i_6_n_40\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_40\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_41\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_42\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_43\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_44\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_45\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_46\ : STD_LOGIC;
  signal \xout2_reg[27]_i_1_n_47\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_45\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_46\ : STD_LOGIC;
  signal \xout2_reg[31]_i_2_n_47\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[0]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[10]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[11]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[12]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[13]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[1]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[2]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[3]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[4]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[5]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[6]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[7]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[8]\ : STD_LOGIC;
  signal \zl_6_fu_302_reg_n_40_[9]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[0]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[10]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[11]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[12]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[13]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[1]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[2]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[3]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[4]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[5]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[6]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[7]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[8]\ : STD_LOGIC;
  signal \zl_9_fu_318_reg_n_40_[9]\ : STD_LOGIC;
  signal \NLW_add_ln371_reg_3081_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_apl1_11_reg_3075_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_apl1_11_reg_3075_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_apl1_11_reg_3075_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_apl1_reg_2932_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_apl1_reg_2932_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_apl1_reg_2932_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_apl2_8_reg_3069_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_8_reg_3069_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_8_reg_3069_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_apl2_reg_2926_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_reg_2926_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_reg_2926_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_ah1_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_ah1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_ah2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_dec_ah2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_ah2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_al1_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_al1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_dec_al2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_dec_al2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_al2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_dec_rlt1_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_dec_rlt1_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_reg_761_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_reg_761_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_reg_761_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_reg_761_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sub_ln378_reg_3097_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln345_reg_2848_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_xa1_2_fu_338_reg[15]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_xa1_2_fu_338_reg[45]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xa1_2_fu_338_reg[45]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_xout2_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_xout2_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln371_reg_3081_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_3081_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_3081_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln371_reg_3081_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1__0\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair128";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \apl2_8_reg_3069[15]_i_22\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \apl2_8_reg_3069[15]_i_26\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \apl2_8_reg_3069[7]_i_30\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \apl2_8_reg_3069[7]_i_31\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \apl2_reg_2926[15]_i_22\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \apl2_reg_2926[15]_i_26\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \apl2_reg_2926[7]_i_30\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \apl2_reg_2926[7]_i_31\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \dec_ah1[0]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dec_ah1[10]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dec_ah1[10]_i_2\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dec_ah1[11]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dec_ah1[12]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \dec_ah1[13]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dec_ah1[13]_i_4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dec_ah1[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dec_ah1[14]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_34\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_52\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_54\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_55\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_6\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dec_ah1[15]_i_8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dec_ah1[1]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dec_ah1[1]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dec_ah1[2]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dec_ah1[2]_i_3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dec_ah1[3]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dec_ah1[4]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \dec_ah1[4]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dec_ah1[5]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \dec_ah1[5]_i_3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dec_ah1[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dec_ah1[6]_i_2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dec_ah1[6]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \dec_ah1[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dec_ah1[7]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dec_ah1[8]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dec_ah1[8]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dec_ah1[8]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \dec_ah1[9]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dec_ah1[9]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \dec_ah1[9]_i_3\ : label is "soft_lutpair164";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah1_reg[15]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \dec_ah2[0]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dec_ah2[10]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dec_ah2[11]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \dec_ah2[12]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \dec_ah2[13]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \dec_ah2[14]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \dec_ah2[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \dec_ah2[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \dec_ah2[3]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \dec_ah2[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \dec_ah2[5]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \dec_ah2[6]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \dec_ah2[7]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \dec_ah2[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \dec_ah2[9]_i_1\ : label is "soft_lutpair184";
  attribute COMPARATOR_THRESHOLD of \dec_ah2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_ah2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \dec_al1[0]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dec_al1[10]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dec_al1[10]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dec_al1[11]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dec_al1[12]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dec_al1[12]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \dec_al1[13]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dec_al1[14]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \dec_al1[14]_i_5\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_10\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_35\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_53\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_54\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_55\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dec_al1[15]_i_7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dec_al1[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dec_al1[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dec_al1[2]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dec_al1[2]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dec_al1[3]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dec_al1[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dec_al1[4]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dec_al1[5]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \dec_al1[5]_i_3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dec_al1[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dec_al1[6]_i_2\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dec_al1[6]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \dec_al1[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dec_al1[7]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dec_al1[8]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dec_al1[8]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dec_al1[8]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \dec_al1[9]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \dec_al1[9]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \dec_al1[9]_i_3\ : label is "soft_lutpair163";
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_14\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al1_reg[15]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \dec_al2[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \dec_al2[10]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dec_al2[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \dec_al2[12]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \dec_al2[13]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \dec_al2[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \dec_al2[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \dec_al2[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \dec_al2[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \dec_al2[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \dec_al2[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \dec_al2[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \dec_al2[8]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \dec_al2[9]_i_1\ : label is "soft_lutpair185";
  attribute COMPARATOR_THRESHOLD of \dec_al2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \dec_al2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \dec_deth[13]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dec_deth[14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \dec_deth[14]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \dec_deth[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dec_deth[9]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \dec_detl[10]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dec_detl[13]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dec_detl[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dec_detl[14]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \dec_detl[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dec_detl[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \dec_detl[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dec_detl[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \dec_detl[9]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \dec_nbh[11]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \dec_nbh[12]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \dec_nbh[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \dec_nbh[14]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \dec_nbh[14]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dec_nbl[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \dec_rh1[30]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \dec_rlt1[30]_i_1\ : label is "soft_lutpair159";
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \dec_rlt1_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \i_012_fu_342[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \i_012_fu_342[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \i_012_fu_342[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_012_fu_342[3]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \i_13_fu_310[1]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i_13_fu_310[2]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i_15_fu_350[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i_15_fu_350[2]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i_15_fu_350[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_16_fu_322[1]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_16_fu_322[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i_18_fu_326[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i_18_fu_326[2]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i_fu_306[1]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i_fu_306[2]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \idx198_fu_314[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \idx204_fu_330[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \idx204_fu_330[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \idx204_fu_330[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \idx213_fu_346[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \idx213_fu_346[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \idx213_fu_346[3]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \idx_fu_298[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \idx_fu_298[2]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/tmp_product_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_0_out_inferred__10/tmp_product_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_12 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_13 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_19__1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__3\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_45 : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__2\ : label is "soft_lutpair130";
  attribute ADDER_THRESHOLD of \reg_761_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_761_reg[0]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_761_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_761_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_761_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \reg_761_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_3097_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_3097_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_3097_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_reg_3097_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_6__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_7__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_product_i_15__8\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \tmp_product_i_1__12\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tmp_product_i_1__13\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \tmp_product_i_2__5\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \tmp_product_i_2__6\ : label is "soft_lutpair206";
  attribute ADDER_THRESHOLD of \trunc_ln345_reg_2848_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln345_reg_2848_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln345_reg_2848_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln345_reg_2848_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2961[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2961[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2961[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2961[2]_i_3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2961[2]_i_4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \trunc_ln522_2_reg_2961[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \xout2[31]_i_1\ : label is "soft_lutpair160";
  attribute ADDER_THRESHOLD of \xout2_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \xout2_reg[31]_i_2\ : label is 35;
begin
  ADDRARDADDR(2 downto 0) <= \^addrardaddr\(2 downto 0);
  CEA2 <= \^cea2\;
  CEB2 <= \^ceb2\;
  E(0) <= \^e\(0);
  \add_ln350_reg_2874_reg[31]_0\(31 downto 0) <= \^add_ln350_reg_2874_reg[31]_0\(31 downto 0);
  \add_ln367_reg_3004_reg[30]_0\(30 downto 0) <= \^add_ln367_reg_3004_reg[30]_0\(30 downto 0);
  \add_ln367_reg_3004_reg[31]_0\(31 downto 0) <= \^add_ln367_reg_3004_reg[31]_0\(31 downto 0);
  \ap_CS_fsm_reg[10]_0\ <= \^ap_cs_fsm_reg[10]_0\;
  \ap_CS_fsm_reg[19]_0\(3 downto 0) <= \^ap_cs_fsm_reg[19]_0\(3 downto 0);
  \ap_CS_fsm_reg[23]_0\ <= \^ap_cs_fsm_reg[23]_0\;
  \trunc_ln15_reg_2828_reg[3]_0\(3 downto 0) <= \^trunc_ln15_reg_2828_reg[3]_0\(3 downto 0);
  \trunc_ln522_2_reg_2961_reg[3]_0\(3 downto 0) <= \^trunc_ln522_2_reg_2961_reg[3]_0\(3 downto 0);
  \xa2_2_fu_334_reg[35]_0\(33 downto 0) <= \^xa2_2_fu_334_reg[35]_0\(33 downto 0);
\add_ln347_reg_2868[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(15),
      O => \add_ln347_reg_2868[15]_i_2_n_40\
    );
\add_ln347_reg_2868[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(22),
      I1 => trunc_ln345_fu_1097_p1(23),
      O => \add_ln347_reg_2868[23]_i_2_n_40\
    );
\add_ln347_reg_2868[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(21),
      I1 => trunc_ln345_fu_1097_p1(22),
      O => \add_ln347_reg_2868[23]_i_3_n_40\
    );
\add_ln347_reg_2868[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(20),
      I1 => trunc_ln345_fu_1097_p1(21),
      O => \add_ln347_reg_2868[23]_i_4_n_40\
    );
\add_ln347_reg_2868[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(19),
      I1 => trunc_ln345_fu_1097_p1(20),
      O => \add_ln347_reg_2868[23]_i_5_n_40\
    );
\add_ln347_reg_2868[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(18),
      I1 => trunc_ln345_fu_1097_p1(19),
      O => \add_ln347_reg_2868[23]_i_6_n_40\
    );
\add_ln347_reg_2868[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(17),
      I1 => trunc_ln345_fu_1097_p1(18),
      O => \add_ln347_reg_2868[23]_i_7_n_40\
    );
\add_ln347_reg_2868[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(16),
      I1 => trunc_ln345_fu_1097_p1(17),
      O => \add_ln347_reg_2868[23]_i_8_n_40\
    );
\add_ln347_reg_2868[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(15),
      I1 => trunc_ln345_fu_1097_p1(16),
      O => \add_ln347_reg_2868[23]_i_9_n_40\
    );
\add_ln347_reg_2868[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(30),
      I1 => \trunc_ln345_fu_1097_p1__0\(31),
      O => \add_ln347_reg_2868[31]_i_2_n_40\
    );
\add_ln347_reg_2868[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(29),
      I1 => trunc_ln345_fu_1097_p1(30),
      O => \add_ln347_reg_2868[31]_i_3_n_40\
    );
\add_ln347_reg_2868[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(28),
      I1 => trunc_ln345_fu_1097_p1(29),
      O => \add_ln347_reg_2868[31]_i_4_n_40\
    );
\add_ln347_reg_2868[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(27),
      I1 => trunc_ln345_fu_1097_p1(28),
      O => \add_ln347_reg_2868[31]_i_5_n_40\
    );
\add_ln347_reg_2868[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(26),
      I1 => trunc_ln345_fu_1097_p1(27),
      O => \add_ln347_reg_2868[31]_i_6_n_40\
    );
\add_ln347_reg_2868[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(25),
      I1 => trunc_ln345_fu_1097_p1(26),
      O => \add_ln347_reg_2868[31]_i_7_n_40\
    );
\add_ln347_reg_2868[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(24),
      I1 => trunc_ln345_fu_1097_p1(25),
      O => \add_ln347_reg_2868[31]_i_8_n_40\
    );
\add_ln347_reg_2868[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_fu_1097_p1(23),
      I1 => trunc_ln345_fu_1097_p1(24),
      O => \add_ln347_reg_2868[31]_i_9_n_40\
    );
\add_ln347_reg_2868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(0),
      Q => add_ln347_reg_2868(0),
      R => '0'
    );
\add_ln347_reg_2868_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(10),
      Q => add_ln347_reg_2868(10),
      R => '0'
    );
\add_ln347_reg_2868_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(11),
      Q => add_ln347_reg_2868(11),
      R => '0'
    );
\add_ln347_reg_2868_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(12),
      Q => add_ln347_reg_2868(12),
      R => '0'
    );
\add_ln347_reg_2868_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(13),
      Q => add_ln347_reg_2868(13),
      R => '0'
    );
\add_ln347_reg_2868_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(14),
      Q => add_ln347_reg_2868(14),
      R => '0'
    );
\add_ln347_reg_2868_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(15),
      Q => add_ln347_reg_2868(15),
      R => '0'
    );
\add_ln347_reg_2868_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(16),
      Q => add_ln347_reg_2868(16),
      R => '0'
    );
\add_ln347_reg_2868_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(17),
      Q => add_ln347_reg_2868(17),
      R => '0'
    );
\add_ln347_reg_2868_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(18),
      Q => add_ln347_reg_2868(18),
      R => '0'
    );
\add_ln347_reg_2868_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(19),
      Q => add_ln347_reg_2868(19),
      R => '0'
    );
\add_ln347_reg_2868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(1),
      Q => add_ln347_reg_2868(1),
      R => '0'
    );
\add_ln347_reg_2868_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(20),
      Q => add_ln347_reg_2868(20),
      R => '0'
    );
\add_ln347_reg_2868_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(21),
      Q => add_ln347_reg_2868(21),
      R => '0'
    );
\add_ln347_reg_2868_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(22),
      Q => add_ln347_reg_2868(22),
      R => '0'
    );
\add_ln347_reg_2868_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(23),
      Q => add_ln347_reg_2868(23),
      R => '0'
    );
\add_ln347_reg_2868_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(24),
      Q => add_ln347_reg_2868(24),
      R => '0'
    );
\add_ln347_reg_2868_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(25),
      Q => add_ln347_reg_2868(25),
      R => '0'
    );
\add_ln347_reg_2868_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(26),
      Q => add_ln347_reg_2868(26),
      R => '0'
    );
\add_ln347_reg_2868_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(27),
      Q => add_ln347_reg_2868(27),
      R => '0'
    );
\add_ln347_reg_2868_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(28),
      Q => add_ln347_reg_2868(28),
      R => '0'
    );
\add_ln347_reg_2868_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(29),
      Q => add_ln347_reg_2868(29),
      R => '0'
    );
\add_ln347_reg_2868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(2),
      Q => add_ln347_reg_2868(2),
      R => '0'
    );
\add_ln347_reg_2868_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(30),
      Q => add_ln347_reg_2868(30),
      R => '0'
    );
\add_ln347_reg_2868_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(31),
      Q => add_ln347_reg_2868(31),
      R => '0'
    );
\add_ln347_reg_2868_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(3),
      Q => add_ln347_reg_2868(3),
      R => '0'
    );
\add_ln347_reg_2868_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(4),
      Q => add_ln347_reg_2868(4),
      R => '0'
    );
\add_ln347_reg_2868_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(5),
      Q => add_ln347_reg_2868(5),
      R => '0'
    );
\add_ln347_reg_2868_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(6),
      Q => add_ln347_reg_2868(6),
      R => '0'
    );
\add_ln347_reg_2868_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(7),
      Q => add_ln347_reg_2868(7),
      R => '0'
    );
\add_ln347_reg_2868_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(8),
      Q => add_ln347_reg_2868(8),
      R => '0'
    );
\add_ln347_reg_2868_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln347_fu_1160_p2(9),
      Q => add_ln347_reg_2868(9),
      R => '0'
    );
\add_ln350_reg_2874[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(15),
      O => \add_ln350_reg_2874[15]_i_2_n_40\
    );
\add_ln350_reg_2874[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(22),
      I1 => trunc_ln_fu_1075_p4(23),
      O => \add_ln350_reg_2874[23]_i_2_n_40\
    );
\add_ln350_reg_2874[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(21),
      I1 => trunc_ln_fu_1075_p4(22),
      O => \add_ln350_reg_2874[23]_i_3_n_40\
    );
\add_ln350_reg_2874[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(20),
      I1 => trunc_ln_fu_1075_p4(21),
      O => \add_ln350_reg_2874[23]_i_4_n_40\
    );
\add_ln350_reg_2874[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(19),
      I1 => trunc_ln_fu_1075_p4(20),
      O => \add_ln350_reg_2874[23]_i_5_n_40\
    );
\add_ln350_reg_2874[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(18),
      I1 => trunc_ln_fu_1075_p4(19),
      O => \add_ln350_reg_2874[23]_i_6_n_40\
    );
\add_ln350_reg_2874[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(17),
      I1 => trunc_ln_fu_1075_p4(18),
      O => \add_ln350_reg_2874[23]_i_7_n_40\
    );
\add_ln350_reg_2874[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(16),
      I1 => trunc_ln_fu_1075_p4(17),
      O => \add_ln350_reg_2874[23]_i_8_n_40\
    );
\add_ln350_reg_2874[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(15),
      I1 => trunc_ln_fu_1075_p4(16),
      O => \add_ln350_reg_2874[23]_i_9_n_40\
    );
\add_ln350_reg_2874[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(31),
      I1 => trunc_ln_fu_1075_p4(30),
      O => \add_ln350_reg_2874[31]_i_2_n_40\
    );
\add_ln350_reg_2874[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(29),
      I1 => trunc_ln_fu_1075_p4(30),
      O => \add_ln350_reg_2874[31]_i_3_n_40\
    );
\add_ln350_reg_2874[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(28),
      I1 => trunc_ln_fu_1075_p4(29),
      O => \add_ln350_reg_2874[31]_i_4_n_40\
    );
\add_ln350_reg_2874[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(27),
      I1 => trunc_ln_fu_1075_p4(28),
      O => \add_ln350_reg_2874[31]_i_5_n_40\
    );
\add_ln350_reg_2874[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(26),
      I1 => trunc_ln_fu_1075_p4(27),
      O => \add_ln350_reg_2874[31]_i_6_n_40\
    );
\add_ln350_reg_2874[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(25),
      I1 => trunc_ln_fu_1075_p4(26),
      O => \add_ln350_reg_2874[31]_i_7_n_40\
    );
\add_ln350_reg_2874[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(24),
      I1 => trunc_ln_fu_1075_p4(25),
      O => \add_ln350_reg_2874[31]_i_8_n_40\
    );
\add_ln350_reg_2874[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(23),
      I1 => trunc_ln_fu_1075_p4(24),
      O => \add_ln350_reg_2874[31]_i_9_n_40\
    );
\add_ln350_reg_2874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(0),
      Q => \^add_ln350_reg_2874_reg[31]_0\(0),
      R => '0'
    );
\add_ln350_reg_2874_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(10),
      Q => \^add_ln350_reg_2874_reg[31]_0\(10),
      R => '0'
    );
\add_ln350_reg_2874_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(11),
      Q => \^add_ln350_reg_2874_reg[31]_0\(11),
      R => '0'
    );
\add_ln350_reg_2874_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(12),
      Q => \^add_ln350_reg_2874_reg[31]_0\(12),
      R => '0'
    );
\add_ln350_reg_2874_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(13),
      Q => \^add_ln350_reg_2874_reg[31]_0\(13),
      R => '0'
    );
\add_ln350_reg_2874_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(14),
      Q => \^add_ln350_reg_2874_reg[31]_0\(14),
      R => '0'
    );
\add_ln350_reg_2874_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(15),
      Q => \^add_ln350_reg_2874_reg[31]_0\(15),
      R => '0'
    );
\add_ln350_reg_2874_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(16),
      Q => \^add_ln350_reg_2874_reg[31]_0\(16),
      R => '0'
    );
\add_ln350_reg_2874_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(17),
      Q => \^add_ln350_reg_2874_reg[31]_0\(17),
      R => '0'
    );
\add_ln350_reg_2874_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(18),
      Q => \^add_ln350_reg_2874_reg[31]_0\(18),
      R => '0'
    );
\add_ln350_reg_2874_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(19),
      Q => \^add_ln350_reg_2874_reg[31]_0\(19),
      R => '0'
    );
\add_ln350_reg_2874_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(1),
      Q => \^add_ln350_reg_2874_reg[31]_0\(1),
      R => '0'
    );
\add_ln350_reg_2874_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(20),
      Q => \^add_ln350_reg_2874_reg[31]_0\(20),
      R => '0'
    );
\add_ln350_reg_2874_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(21),
      Q => \^add_ln350_reg_2874_reg[31]_0\(21),
      R => '0'
    );
\add_ln350_reg_2874_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(22),
      Q => \^add_ln350_reg_2874_reg[31]_0\(22),
      R => '0'
    );
\add_ln350_reg_2874_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(23),
      Q => \^add_ln350_reg_2874_reg[31]_0\(23),
      R => '0'
    );
\add_ln350_reg_2874_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(24),
      Q => \^add_ln350_reg_2874_reg[31]_0\(24),
      R => '0'
    );
\add_ln350_reg_2874_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(25),
      Q => \^add_ln350_reg_2874_reg[31]_0\(25),
      R => '0'
    );
\add_ln350_reg_2874_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(26),
      Q => \^add_ln350_reg_2874_reg[31]_0\(26),
      R => '0'
    );
\add_ln350_reg_2874_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(27),
      Q => \^add_ln350_reg_2874_reg[31]_0\(27),
      R => '0'
    );
\add_ln350_reg_2874_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(28),
      Q => \^add_ln350_reg_2874_reg[31]_0\(28),
      R => '0'
    );
\add_ln350_reg_2874_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(29),
      Q => \^add_ln350_reg_2874_reg[31]_0\(29),
      R => '0'
    );
\add_ln350_reg_2874_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(2),
      Q => \^add_ln350_reg_2874_reg[31]_0\(2),
      R => '0'
    );
\add_ln350_reg_2874_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(30),
      Q => \^add_ln350_reg_2874_reg[31]_0\(30),
      R => '0'
    );
\add_ln350_reg_2874_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(31),
      Q => \^add_ln350_reg_2874_reg[31]_0\(31),
      R => '0'
    );
\add_ln350_reg_2874_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(3),
      Q => \^add_ln350_reg_2874_reg[31]_0\(3),
      R => '0'
    );
\add_ln350_reg_2874_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(4),
      Q => \^add_ln350_reg_2874_reg[31]_0\(4),
      R => '0'
    );
\add_ln350_reg_2874_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(5),
      Q => \^add_ln350_reg_2874_reg[31]_0\(5),
      R => '0'
    );
\add_ln350_reg_2874_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(6),
      Q => \^add_ln350_reg_2874_reg[31]_0\(6),
      R => '0'
    );
\add_ln350_reg_2874_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(7),
      Q => \^add_ln350_reg_2874_reg[31]_0\(7),
      R => '0'
    );
\add_ln350_reg_2874_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(8),
      Q => \^add_ln350_reg_2874_reg[31]_0\(8),
      R => '0'
    );
\add_ln350_reg_2874_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => add_ln350_fu_1195_p2(9),
      Q => \^add_ln350_reg_2874_reg[31]_0\(9),
      R => '0'
    );
\add_ln367_reg_3004[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(13),
      O => \add_ln367_reg_3004[15]_i_2_n_40\
    );
\add_ln367_reg_3004[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(14),
      I1 => trunc_ln469_2_fu_1830_p4(15),
      O => \add_ln367_reg_3004[15]_i_3_n_40\
    );
\add_ln367_reg_3004[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(13),
      I1 => trunc_ln469_2_fu_1830_p4(14),
      O => \add_ln367_reg_3004[15]_i_4_n_40\
    );
\add_ln367_reg_3004[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(22),
      I1 => trunc_ln469_2_fu_1830_p4(23),
      O => \add_ln367_reg_3004[23]_i_2_n_40\
    );
\add_ln367_reg_3004[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(21),
      I1 => trunc_ln469_2_fu_1830_p4(22),
      O => \add_ln367_reg_3004[23]_i_3_n_40\
    );
\add_ln367_reg_3004[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(20),
      I1 => trunc_ln469_2_fu_1830_p4(21),
      O => \add_ln367_reg_3004[23]_i_4_n_40\
    );
\add_ln367_reg_3004[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(19),
      I1 => trunc_ln469_2_fu_1830_p4(20),
      O => \add_ln367_reg_3004[23]_i_5_n_40\
    );
\add_ln367_reg_3004[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(18),
      I1 => trunc_ln469_2_fu_1830_p4(19),
      O => \add_ln367_reg_3004[23]_i_6_n_40\
    );
\add_ln367_reg_3004[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(17),
      I1 => trunc_ln469_2_fu_1830_p4(18),
      O => \add_ln367_reg_3004[23]_i_7_n_40\
    );
\add_ln367_reg_3004[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(16),
      I1 => trunc_ln469_2_fu_1830_p4(17),
      O => \add_ln367_reg_3004[23]_i_8_n_40\
    );
\add_ln367_reg_3004[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(15),
      I1 => trunc_ln469_2_fu_1830_p4(16),
      O => \add_ln367_reg_3004[23]_i_9_n_40\
    );
\add_ln367_reg_3004[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(30),
      I1 => trunc_ln469_2_fu_1830_p4(31),
      O => \add_ln367_reg_3004[31]_i_2_n_40\
    );
\add_ln367_reg_3004[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(29),
      I1 => trunc_ln469_2_fu_1830_p4(30),
      O => \add_ln367_reg_3004[31]_i_3_n_40\
    );
\add_ln367_reg_3004[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(28),
      I1 => trunc_ln469_2_fu_1830_p4(29),
      O => \add_ln367_reg_3004[31]_i_4_n_40\
    );
\add_ln367_reg_3004[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(27),
      I1 => trunc_ln469_2_fu_1830_p4(28),
      O => \add_ln367_reg_3004[31]_i_5_n_40\
    );
\add_ln367_reg_3004[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(26),
      I1 => trunc_ln469_2_fu_1830_p4(27),
      O => \add_ln367_reg_3004[31]_i_6_n_40\
    );
\add_ln367_reg_3004[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(25),
      I1 => trunc_ln469_2_fu_1830_p4(26),
      O => \add_ln367_reg_3004[31]_i_7_n_40\
    );
\add_ln367_reg_3004[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(24),
      I1 => trunc_ln469_2_fu_1830_p4(25),
      O => \add_ln367_reg_3004[31]_i_8_n_40\
    );
\add_ln367_reg_3004[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_2_fu_1830_p4(23),
      I1 => trunc_ln469_2_fu_1830_p4(24),
      O => \add_ln367_reg_3004[31]_i_9_n_40\
    );
\add_ln367_reg_3004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(0),
      Q => \^add_ln367_reg_3004_reg[31]_0\(0),
      R => '0'
    );
\add_ln367_reg_3004_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(10),
      Q => \^add_ln367_reg_3004_reg[31]_0\(10),
      R => '0'
    );
\add_ln367_reg_3004_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(11),
      Q => \^add_ln367_reg_3004_reg[31]_0\(11),
      R => '0'
    );
\add_ln367_reg_3004_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(12),
      Q => \^add_ln367_reg_3004_reg[31]_0\(12),
      R => '0'
    );
\add_ln367_reg_3004_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(13),
      Q => \^add_ln367_reg_3004_reg[31]_0\(13),
      R => '0'
    );
\add_ln367_reg_3004_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(14),
      Q => \^add_ln367_reg_3004_reg[31]_0\(14),
      R => '0'
    );
\add_ln367_reg_3004_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(15),
      Q => \^add_ln367_reg_3004_reg[31]_0\(15),
      R => '0'
    );
\add_ln367_reg_3004_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(16),
      Q => \^add_ln367_reg_3004_reg[31]_0\(16),
      R => '0'
    );
\add_ln367_reg_3004_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(17),
      Q => \^add_ln367_reg_3004_reg[31]_0\(17),
      R => '0'
    );
\add_ln367_reg_3004_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(18),
      Q => \^add_ln367_reg_3004_reg[31]_0\(18),
      R => '0'
    );
\add_ln367_reg_3004_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(19),
      Q => \^add_ln367_reg_3004_reg[31]_0\(19),
      R => '0'
    );
\add_ln367_reg_3004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(1),
      Q => \^add_ln367_reg_3004_reg[31]_0\(1),
      R => '0'
    );
\add_ln367_reg_3004_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(20),
      Q => \^add_ln367_reg_3004_reg[31]_0\(20),
      R => '0'
    );
\add_ln367_reg_3004_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(21),
      Q => \^add_ln367_reg_3004_reg[31]_0\(21),
      R => '0'
    );
\add_ln367_reg_3004_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(22),
      Q => \^add_ln367_reg_3004_reg[31]_0\(22),
      R => '0'
    );
\add_ln367_reg_3004_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(23),
      Q => \^add_ln367_reg_3004_reg[31]_0\(23),
      R => '0'
    );
\add_ln367_reg_3004_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(24),
      Q => \^add_ln367_reg_3004_reg[31]_0\(24),
      R => '0'
    );
\add_ln367_reg_3004_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(25),
      Q => \^add_ln367_reg_3004_reg[31]_0\(25),
      R => '0'
    );
\add_ln367_reg_3004_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(26),
      Q => \^add_ln367_reg_3004_reg[31]_0\(26),
      R => '0'
    );
\add_ln367_reg_3004_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(27),
      Q => \^add_ln367_reg_3004_reg[31]_0\(27),
      R => '0'
    );
\add_ln367_reg_3004_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(28),
      Q => \^add_ln367_reg_3004_reg[31]_0\(28),
      R => '0'
    );
\add_ln367_reg_3004_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(29),
      Q => \^add_ln367_reg_3004_reg[31]_0\(29),
      R => '0'
    );
\add_ln367_reg_3004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(2),
      Q => \^add_ln367_reg_3004_reg[31]_0\(2),
      R => '0'
    );
\add_ln367_reg_3004_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(30),
      Q => \^add_ln367_reg_3004_reg[31]_0\(30),
      R => '0'
    );
\add_ln367_reg_3004_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(31),
      Q => \^add_ln367_reg_3004_reg[31]_0\(31),
      R => '0'
    );
\add_ln367_reg_3004_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(3),
      Q => \^add_ln367_reg_3004_reg[31]_0\(3),
      R => '0'
    );
\add_ln367_reg_3004_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(4),
      Q => \^add_ln367_reg_3004_reg[31]_0\(4),
      R => '0'
    );
\add_ln367_reg_3004_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(5),
      Q => \^add_ln367_reg_3004_reg[31]_0\(5),
      R => '0'
    );
\add_ln367_reg_3004_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(6),
      Q => \^add_ln367_reg_3004_reg[31]_0\(6),
      R => '0'
    );
\add_ln367_reg_3004_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(7),
      Q => \^add_ln367_reg_3004_reg[31]_0\(7),
      R => '0'
    );
\add_ln367_reg_3004_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(8),
      Q => \^add_ln367_reg_3004_reg[31]_0\(8),
      R => '0'
    );
\add_ln367_reg_3004_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => add_ln367_fu_1974_p2(9),
      Q => \^add_ln367_reg_3004_reg[31]_0\(9),
      R => '0'
    );
\add_ln371_reg_3081[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(15),
      I1 => reg_761(15),
      O => \add_ln371_reg_3081[15]_i_2_n_40\
    );
\add_ln371_reg_3081[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(14),
      I1 => reg_761(14),
      O => \add_ln371_reg_3081[15]_i_3_n_40\
    );
\add_ln371_reg_3081[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(13),
      I1 => reg_761(13),
      O => \add_ln371_reg_3081[15]_i_4_n_40\
    );
\add_ln371_reg_3081[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(12),
      I1 => reg_761(12),
      O => \add_ln371_reg_3081[15]_i_5_n_40\
    );
\add_ln371_reg_3081[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(11),
      I1 => reg_761(11),
      O => \add_ln371_reg_3081[15]_i_6_n_40\
    );
\add_ln371_reg_3081[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(10),
      I1 => reg_761(10),
      O => \add_ln371_reg_3081[15]_i_7_n_40\
    );
\add_ln371_reg_3081[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(9),
      I1 => reg_761(9),
      O => \add_ln371_reg_3081[15]_i_8_n_40\
    );
\add_ln371_reg_3081[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(8),
      I1 => reg_761(8),
      O => \add_ln371_reg_3081[15]_i_9_n_40\
    );
\add_ln371_reg_3081[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(23),
      I1 => reg_761(23),
      O => \add_ln371_reg_3081[23]_i_2_n_40\
    );
\add_ln371_reg_3081[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(22),
      I1 => reg_761(22),
      O => \add_ln371_reg_3081[23]_i_3_n_40\
    );
\add_ln371_reg_3081[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(21),
      I1 => reg_761(21),
      O => \add_ln371_reg_3081[23]_i_4_n_40\
    );
\add_ln371_reg_3081[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(20),
      I1 => reg_761(20),
      O => \add_ln371_reg_3081[23]_i_5_n_40\
    );
\add_ln371_reg_3081[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(19),
      I1 => reg_761(19),
      O => \add_ln371_reg_3081[23]_i_6_n_40\
    );
\add_ln371_reg_3081[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(18),
      I1 => reg_761(18),
      O => \add_ln371_reg_3081[23]_i_7_n_40\
    );
\add_ln371_reg_3081[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(17),
      I1 => reg_761(17),
      O => \add_ln371_reg_3081[23]_i_8_n_40\
    );
\add_ln371_reg_3081[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(16),
      I1 => reg_761(16),
      O => \add_ln371_reg_3081[23]_i_9_n_40\
    );
\add_ln371_reg_3081[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(31),
      I1 => \^add_ln367_reg_3004_reg[31]_0\(31),
      O => \add_ln371_reg_3081[31]_i_2_n_40\
    );
\add_ln371_reg_3081[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(30),
      I1 => reg_761(30),
      O => \add_ln371_reg_3081[31]_i_3_n_40\
    );
\add_ln371_reg_3081[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(29),
      I1 => reg_761(29),
      O => \add_ln371_reg_3081[31]_i_4_n_40\
    );
\add_ln371_reg_3081[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(28),
      I1 => reg_761(28),
      O => \add_ln371_reg_3081[31]_i_5_n_40\
    );
\add_ln371_reg_3081[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(27),
      I1 => reg_761(27),
      O => \add_ln371_reg_3081[31]_i_6_n_40\
    );
\add_ln371_reg_3081[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(26),
      I1 => reg_761(26),
      O => \add_ln371_reg_3081[31]_i_7_n_40\
    );
\add_ln371_reg_3081[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(25),
      I1 => reg_761(25),
      O => \add_ln371_reg_3081[31]_i_8_n_40\
    );
\add_ln371_reg_3081[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(24),
      I1 => reg_761(24),
      O => \add_ln371_reg_3081[31]_i_9_n_40\
    );
\add_ln371_reg_3081[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(7),
      I1 => reg_761(7),
      O => \add_ln371_reg_3081[7]_i_2_n_40\
    );
\add_ln371_reg_3081[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(6),
      I1 => reg_761(6),
      O => \add_ln371_reg_3081[7]_i_3_n_40\
    );
\add_ln371_reg_3081[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(5),
      I1 => reg_761(5),
      O => \add_ln371_reg_3081[7]_i_4_n_40\
    );
\add_ln371_reg_3081[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(4),
      I1 => reg_761(4),
      O => \add_ln371_reg_3081[7]_i_5_n_40\
    );
\add_ln371_reg_3081[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(3),
      I1 => reg_761(3),
      O => \add_ln371_reg_3081[7]_i_6_n_40\
    );
\add_ln371_reg_3081[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(2),
      I1 => reg_761(2),
      O => \add_ln371_reg_3081[7]_i_7_n_40\
    );
\add_ln371_reg_3081[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(1),
      I1 => reg_761(1),
      O => \add_ln371_reg_3081[7]_i_8_n_40\
    );
\add_ln371_reg_3081[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln367_reg_3004_reg[31]_0\(0),
      I1 => reg_761(0),
      O => \add_ln371_reg_3081[7]_i_9_n_40\
    );
\add_ln371_reg_3081_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(0),
      Q => add_ln371_reg_3081(0),
      R => '0'
    );
\add_ln371_reg_3081_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(10),
      Q => add_ln371_reg_3081(10),
      R => '0'
    );
\add_ln371_reg_3081_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(11),
      Q => add_ln371_reg_3081(11),
      R => '0'
    );
\add_ln371_reg_3081_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(12),
      Q => add_ln371_reg_3081(12),
      R => '0'
    );
\add_ln371_reg_3081_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(13),
      Q => add_ln371_reg_3081(13),
      R => '0'
    );
\add_ln371_reg_3081_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(14),
      Q => add_ln371_reg_3081(14),
      R => '0'
    );
\add_ln371_reg_3081_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(15),
      Q => add_ln371_reg_3081(15),
      R => '0'
    );
\add_ln371_reg_3081_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_3081_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_3081_reg[15]_i_1_n_40\,
      CO(6) => \add_ln371_reg_3081_reg[15]_i_1_n_41\,
      CO(5) => \add_ln371_reg_3081_reg[15]_i_1_n_42\,
      CO(4) => \add_ln371_reg_3081_reg[15]_i_1_n_43\,
      CO(3) => \add_ln371_reg_3081_reg[15]_i_1_n_44\,
      CO(2) => \add_ln371_reg_3081_reg[15]_i_1_n_45\,
      CO(1) => \add_ln371_reg_3081_reg[15]_i_1_n_46\,
      CO(0) => \add_ln371_reg_3081_reg[15]_i_1_n_47\,
      DI(7 downto 0) => \^add_ln367_reg_3004_reg[31]_0\(15 downto 8),
      O(7 downto 0) => \^add_ln367_reg_3004_reg[30]_0\(15 downto 8),
      S(7) => \add_ln371_reg_3081[15]_i_2_n_40\,
      S(6) => \add_ln371_reg_3081[15]_i_3_n_40\,
      S(5) => \add_ln371_reg_3081[15]_i_4_n_40\,
      S(4) => \add_ln371_reg_3081[15]_i_5_n_40\,
      S(3) => \add_ln371_reg_3081[15]_i_6_n_40\,
      S(2) => \add_ln371_reg_3081[15]_i_7_n_40\,
      S(1) => \add_ln371_reg_3081[15]_i_8_n_40\,
      S(0) => \add_ln371_reg_3081[15]_i_9_n_40\
    );
\add_ln371_reg_3081_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(16),
      Q => add_ln371_reg_3081(16),
      R => '0'
    );
\add_ln371_reg_3081_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(17),
      Q => add_ln371_reg_3081(17),
      R => '0'
    );
\add_ln371_reg_3081_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(18),
      Q => add_ln371_reg_3081(18),
      R => '0'
    );
\add_ln371_reg_3081_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(19),
      Q => add_ln371_reg_3081(19),
      R => '0'
    );
\add_ln371_reg_3081_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(1),
      Q => add_ln371_reg_3081(1),
      R => '0'
    );
\add_ln371_reg_3081_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(20),
      Q => add_ln371_reg_3081(20),
      R => '0'
    );
\add_ln371_reg_3081_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(21),
      Q => add_ln371_reg_3081(21),
      R => '0'
    );
\add_ln371_reg_3081_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(22),
      Q => add_ln371_reg_3081(22),
      R => '0'
    );
\add_ln371_reg_3081_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(23),
      Q => add_ln371_reg_3081(23),
      R => '0'
    );
\add_ln371_reg_3081_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_3081_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_3081_reg[23]_i_1_n_40\,
      CO(6) => \add_ln371_reg_3081_reg[23]_i_1_n_41\,
      CO(5) => \add_ln371_reg_3081_reg[23]_i_1_n_42\,
      CO(4) => \add_ln371_reg_3081_reg[23]_i_1_n_43\,
      CO(3) => \add_ln371_reg_3081_reg[23]_i_1_n_44\,
      CO(2) => \add_ln371_reg_3081_reg[23]_i_1_n_45\,
      CO(1) => \add_ln371_reg_3081_reg[23]_i_1_n_46\,
      CO(0) => \add_ln371_reg_3081_reg[23]_i_1_n_47\,
      DI(7 downto 0) => \^add_ln367_reg_3004_reg[31]_0\(23 downto 16),
      O(7 downto 0) => \^add_ln367_reg_3004_reg[30]_0\(23 downto 16),
      S(7) => \add_ln371_reg_3081[23]_i_2_n_40\,
      S(6) => \add_ln371_reg_3081[23]_i_3_n_40\,
      S(5) => \add_ln371_reg_3081[23]_i_4_n_40\,
      S(4) => \add_ln371_reg_3081[23]_i_5_n_40\,
      S(3) => \add_ln371_reg_3081[23]_i_6_n_40\,
      S(2) => \add_ln371_reg_3081[23]_i_7_n_40\,
      S(1) => \add_ln371_reg_3081[23]_i_8_n_40\,
      S(0) => \add_ln371_reg_3081[23]_i_9_n_40\
    );
\add_ln371_reg_3081_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(24),
      Q => add_ln371_reg_3081(24),
      R => '0'
    );
\add_ln371_reg_3081_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(25),
      Q => add_ln371_reg_3081(25),
      R => '0'
    );
\add_ln371_reg_3081_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(26),
      Q => add_ln371_reg_3081(26),
      R => '0'
    );
\add_ln371_reg_3081_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(27),
      Q => add_ln371_reg_3081(27),
      R => '0'
    );
\add_ln371_reg_3081_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(28),
      Q => add_ln371_reg_3081(28),
      R => '0'
    );
\add_ln371_reg_3081_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(29),
      Q => add_ln371_reg_3081(29),
      R => '0'
    );
\add_ln371_reg_3081_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(2),
      Q => add_ln371_reg_3081(2),
      R => '0'
    );
\add_ln371_reg_3081_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(30),
      Q => add_ln371_reg_3081(30),
      R => '0'
    );
\add_ln371_reg_3081_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => trunc_ln372_fu_2187_p1(31),
      Q => add_ln371_reg_3081(31),
      R => '0'
    );
\add_ln371_reg_3081_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln371_reg_3081_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln371_reg_3081_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln371_reg_3081_reg[31]_i_1_n_41\,
      CO(5) => \add_ln371_reg_3081_reg[31]_i_1_n_42\,
      CO(4) => \add_ln371_reg_3081_reg[31]_i_1_n_43\,
      CO(3) => \add_ln371_reg_3081_reg[31]_i_1_n_44\,
      CO(2) => \add_ln371_reg_3081_reg[31]_i_1_n_45\,
      CO(1) => \add_ln371_reg_3081_reg[31]_i_1_n_46\,
      CO(0) => \add_ln371_reg_3081_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \^add_ln367_reg_3004_reg[31]_0\(30 downto 24),
      O(7) => trunc_ln372_fu_2187_p1(31),
      O(6 downto 0) => \^add_ln367_reg_3004_reg[30]_0\(30 downto 24),
      S(7) => \add_ln371_reg_3081[31]_i_2_n_40\,
      S(6) => \add_ln371_reg_3081[31]_i_3_n_40\,
      S(5) => \add_ln371_reg_3081[31]_i_4_n_40\,
      S(4) => \add_ln371_reg_3081[31]_i_5_n_40\,
      S(3) => \add_ln371_reg_3081[31]_i_6_n_40\,
      S(2) => \add_ln371_reg_3081[31]_i_7_n_40\,
      S(1) => \add_ln371_reg_3081[31]_i_8_n_40\,
      S(0) => \add_ln371_reg_3081[31]_i_9_n_40\
    );
\add_ln371_reg_3081_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(3),
      Q => add_ln371_reg_3081(3),
      R => '0'
    );
\add_ln371_reg_3081_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(4),
      Q => add_ln371_reg_3081(4),
      R => '0'
    );
\add_ln371_reg_3081_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(5),
      Q => add_ln371_reg_3081(5),
      R => '0'
    );
\add_ln371_reg_3081_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(6),
      Q => add_ln371_reg_3081(6),
      R => '0'
    );
\add_ln371_reg_3081_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(7),
      Q => add_ln371_reg_3081(7),
      R => '0'
    );
\add_ln371_reg_3081_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln371_reg_3081_reg[7]_i_1_n_40\,
      CO(6) => \add_ln371_reg_3081_reg[7]_i_1_n_41\,
      CO(5) => \add_ln371_reg_3081_reg[7]_i_1_n_42\,
      CO(4) => \add_ln371_reg_3081_reg[7]_i_1_n_43\,
      CO(3) => \add_ln371_reg_3081_reg[7]_i_1_n_44\,
      CO(2) => \add_ln371_reg_3081_reg[7]_i_1_n_45\,
      CO(1) => \add_ln371_reg_3081_reg[7]_i_1_n_46\,
      CO(0) => \add_ln371_reg_3081_reg[7]_i_1_n_47\,
      DI(7 downto 0) => \^add_ln367_reg_3004_reg[31]_0\(7 downto 0),
      O(7 downto 0) => \^add_ln367_reg_3004_reg[30]_0\(7 downto 0),
      S(7) => \add_ln371_reg_3081[7]_i_2_n_40\,
      S(6) => \add_ln371_reg_3081[7]_i_3_n_40\,
      S(5) => \add_ln371_reg_3081[7]_i_4_n_40\,
      S(4) => \add_ln371_reg_3081[7]_i_5_n_40\,
      S(3) => \add_ln371_reg_3081[7]_i_6_n_40\,
      S(2) => \add_ln371_reg_3081[7]_i_7_n_40\,
      S(1) => \add_ln371_reg_3081[7]_i_8_n_40\,
      S(0) => \add_ln371_reg_3081[7]_i_9_n_40\
    );
\add_ln371_reg_3081_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(8),
      Q => add_ln371_reg_3081(8),
      R => '0'
    );
\add_ln371_reg_3081_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \^add_ln367_reg_3004_reg[30]_0\(9),
      Q => add_ln371_reg_3081(9),
      R => '0'
    );
\add_ln379_reg_3102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(0),
      Q => add_ln379_reg_3102(0),
      R => '0'
    );
\add_ln379_reg_3102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(10),
      Q => add_ln379_reg_3102(10),
      R => '0'
    );
\add_ln379_reg_3102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(11),
      Q => add_ln379_reg_3102(11),
      R => '0'
    );
\add_ln379_reg_3102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(12),
      Q => add_ln379_reg_3102(12),
      R => '0'
    );
\add_ln379_reg_3102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(13),
      Q => add_ln379_reg_3102(13),
      R => '0'
    );
\add_ln379_reg_3102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(14),
      Q => add_ln379_reg_3102(14),
      R => '0'
    );
\add_ln379_reg_3102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(15),
      Q => add_ln379_reg_3102(15),
      R => '0'
    );
\add_ln379_reg_3102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(16),
      Q => add_ln379_reg_3102(16),
      R => '0'
    );
\add_ln379_reg_3102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(17),
      Q => add_ln379_reg_3102(17),
      R => '0'
    );
\add_ln379_reg_3102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(18),
      Q => add_ln379_reg_3102(18),
      R => '0'
    );
\add_ln379_reg_3102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(19),
      Q => add_ln379_reg_3102(19),
      R => '0'
    );
\add_ln379_reg_3102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(1),
      Q => add_ln379_reg_3102(1),
      R => '0'
    );
\add_ln379_reg_3102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(20),
      Q => add_ln379_reg_3102(20),
      R => '0'
    );
\add_ln379_reg_3102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(21),
      Q => add_ln379_reg_3102(21),
      R => '0'
    );
\add_ln379_reg_3102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(22),
      Q => add_ln379_reg_3102(22),
      R => '0'
    );
\add_ln379_reg_3102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(23),
      Q => add_ln379_reg_3102(23),
      R => '0'
    );
\add_ln379_reg_3102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(24),
      Q => add_ln379_reg_3102(24),
      R => '0'
    );
\add_ln379_reg_3102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(25),
      Q => add_ln379_reg_3102(25),
      R => '0'
    );
\add_ln379_reg_3102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(26),
      Q => add_ln379_reg_3102(26),
      R => '0'
    );
\add_ln379_reg_3102_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(27),
      Q => add_ln379_reg_3102(27),
      R => '0'
    );
\add_ln379_reg_3102_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(28),
      Q => add_ln379_reg_3102(28),
      R => '0'
    );
\add_ln379_reg_3102_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(29),
      Q => add_ln379_reg_3102(29),
      R => '0'
    );
\add_ln379_reg_3102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(2),
      Q => add_ln379_reg_3102(2),
      R => '0'
    );
\add_ln379_reg_3102_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(30),
      Q => add_ln379_reg_3102(30),
      R => '0'
    );
\add_ln379_reg_3102_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(31),
      Q => add_ln379_reg_3102(31),
      R => '0'
    );
\add_ln379_reg_3102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(3),
      Q => add_ln379_reg_3102(3),
      R => '0'
    );
\add_ln379_reg_3102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(4),
      Q => add_ln379_reg_3102(4),
      R => '0'
    );
\add_ln379_reg_3102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(5),
      Q => add_ln379_reg_3102(5),
      R => '0'
    );
\add_ln379_reg_3102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(6),
      Q => add_ln379_reg_3102(6),
      R => '0'
    );
\add_ln379_reg_3102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(7),
      Q => add_ln379_reg_3102(7),
      R => '0'
    );
\add_ln379_reg_3102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(8),
      Q => add_ln379_reg_3102(8),
      R => '0'
    );
\add_ln379_reg_3102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sext_ln386_fu_2454_p1(9),
      Q => add_ln379_reg_3102(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_decode_fu_519_ap_ready,
      I1 => grp_decode_fu_519_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_40_[0]\,
      O => grp_decode_fu_519_ap_done
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_decode_fu_519_ap_ready,
      I1 => grp_decode_fu_519_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_40_[0]\,
      I3 => \q0_reg[10]\(5),
      I4 => \q0_reg[10]\(4),
      O => \ap_CS_fsm_reg[10]_4\(0)
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => grp_decode_fu_519_ap_ready,
      I2 => grp_decode_fu_519_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_40_[0]\,
      O => \ap_CS_fsm_reg[10]_4\(1)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => ap_CS_fsm_state27,
      I1 => i_15_fu_350_reg(2),
      I2 => i_15_fu_350_reg(3),
      I3 => i_15_fu_350_reg(1),
      I4 => i_15_fu_350_reg(0),
      O => grp_decode_fu_519_ap_ready
    );
\ap_CS_fsm[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state15,
      O => \ap_CS_fsm[13]_i_1__0_n_40\
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => i_16_fu_322(1),
      I1 => i_16_fu_322(0),
      I2 => i_16_fu_322(2),
      I3 => ap_CS_fsm_state14,
      O => \ap_CS_fsm[14]_i_1_n_40\
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => i_16_fu_322(1),
      I2 => i_16_fu_322(0),
      I3 => i_16_fu_322(2),
      O => ap_NS_fsm(15)
    );
\ap_CS_fsm[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => grp_decode_fu_519_dec_deth_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[19]_0\(2),
      I2 => ap_CS_fsm_state18,
      O => \ap_CS_fsm[16]_i_1__0_n_40\
    );
\ap_CS_fsm[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => i_18_fu_326(2),
      I1 => i_18_fu_326(1),
      I2 => i_18_fu_326(0),
      I3 => ap_CS_fsm_state17,
      I4 => \icmp_ln535_2_reg_3011_reg_n_40_[0]\,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => i_18_fu_326(2),
      I1 => i_18_fu_326(1),
      I2 => i_18_fu_326(0),
      I3 => ap_CS_fsm_state17,
      I4 => \icmp_ln535_2_reg_3011_reg_n_40_[0]\,
      O => \ap_CS_fsm[18]_i_1__0_n_40\
    );
\ap_CS_fsm[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => i_18_fu_326(0),
      I2 => i_18_fu_326(1),
      I3 => i_18_fu_326(2),
      O => ap_NS_fsm(19)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_1__0_n_40\,
      I1 => grp_decode_fu_519_wl_code_table_ce0,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state25,
      I4 => \^addrardaddr\(2),
      I5 => \ap_CS_fsm[1]_i_2__0_n_40\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_3__0_n_40\,
      I1 => \ap_CS_fsm[1]_i_4__0_n_40\,
      I2 => \ap_CS_fsm[2]_i_1__0_n_40\,
      I3 => \tmp_product_i_2__6_n_40\,
      I4 => ap_CS_fsm_state28,
      I5 => grp_decode_fu_519_xout2_ap_vld,
      O => \ap_CS_fsm[1]_i_2__0_n_40\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state11,
      I4 => \^ap_cs_fsm_reg[19]_0\(1),
      O => \ap_CS_fsm[1]_i_3__0_n_40\
    );
\ap_CS_fsm[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_CS_fsm_state15,
      I2 => reg_7610,
      I3 => ap_NS_fsm111_out,
      I4 => grp_decode_fu_519_h_ce1,
      I5 => ap_CS_fsm_state27,
      O => \ap_CS_fsm[1]_i_4__0_n_40\
    );
\ap_CS_fsm[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state25,
      O => xa2_2_fu_334
    );
\ap_CS_fsm[24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8AAAAA"
    )
        port map (
      I0 => grp_decode_fu_519_h_ce1,
      I1 => i_012_fu_342_reg(2),
      I2 => i_012_fu_342_reg(3),
      I3 => i_012_fu_342_reg(0),
      I4 => i_012_fu_342_reg(1),
      O => ap_NS_fsm(24)
    );
\ap_CS_fsm[25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => grp_decode_fu_519_h_ce1,
      I1 => i_012_fu_342_reg(2),
      I2 => i_012_fu_342_reg(3),
      I3 => i_012_fu_342_reg(0),
      I4 => i_012_fu_342_reg(1),
      O => ap_NS_fsm(25)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => grp_decode_fu_519_xout2_ap_vld,
      O => ap_NS_fsm(26)
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state27,
      I1 => i_15_fu_350_reg(2),
      I2 => i_15_fu_350_reg(3),
      I3 => i_15_fu_350_reg(1),
      I4 => i_15_fu_350_reg(0),
      O => ap_NS_fsm(27)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[2]_i_1__0_n_40\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => i_fu_306(0),
      I2 => i_fu_306(1),
      I3 => i_fu_306(2),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => i_fu_306(0),
      I2 => i_fu_306(1),
      I3 => i_fu_306(2),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => grp_decode_fu_519_dec_detl_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[19]_0\(0),
      I2 => ap_CS_fsm_state8,
      O => \ap_CS_fsm[6]_i_1__0_n_40\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => i_13_fu_310(2),
      I1 => i_13_fu_310(1),
      I2 => i_13_fu_310(0),
      I3 => ap_CS_fsm_state7,
      I4 => \icmp_ln535_reg_2880_reg_n_40_[0]\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0000"
    )
        port map (
      I0 => \icmp_ln535_reg_2880_reg_n_40_[0]\,
      I1 => i_13_fu_310(2),
      I2 => i_13_fu_310(1),
      I3 => i_13_fu_310(0),
      I4 => ap_CS_fsm_state7,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_13_fu_310(0),
      I1 => i_13_fu_310(1),
      I2 => i_13_fu_310(2),
      I3 => ap_CS_fsm_state7,
      O => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_519_ap_done,
      Q => \ap_CS_fsm_reg_n_40_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[19]_0\(1),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[13]_i_1__0_n_40\,
      Q => ap_CS_fsm_state14,
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[14]_i_1_n_40\,
      Q => ap_CS_fsm_state15,
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => grp_decode_fu_519_dec_deth_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[16]_i_1__0_n_40\,
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[18]_i_1__0_n_40\,
      Q => \^ap_cs_fsm_reg[19]_0\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(19),
      Q => \^ap_cs_fsm_reg[19]_0\(3),
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[19]_0\(3),
      Q => ap_CS_fsm_state21,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state21,
      Q => ap_CS_fsm_state22,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state22,
      Q => ap_CS_fsm_state23,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => xa2_2_fu_334,
      Q => grp_decode_fu_519_h_ce1,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state25,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => grp_decode_fu_519_xout2_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(26),
      Q => ap_CS_fsm_state27,
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__0_n_40\,
      Q => grp_decode_fu_519_wl_code_table_ce0,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => grp_decode_fu_519_dec_nbl_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_519_dec_nbl_o_ap_vld,
      Q => grp_decode_fu_519_dec_detl_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[6]_i_1__0_n_40\,
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => \^ap_cs_fsm_reg[19]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[9]_i_1__0_n_40\,
      Q => \^ap_cs_fsm_reg[19]_0\(1),
      R => ap_rst
    );
\apl1_11_reg_3075[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(1),
      O => \apl1_11_reg_3075[0]_i_10_n_40\
    );
\apl1_11_reg_3075[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(0),
      O => \apl1_11_reg_3075[0]_i_2_n_40\
    );
\apl1_11_reg_3075[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(0),
      I1 => sext_ln477_2_reg_2989(8),
      O => \apl1_11_reg_3075[0]_i_3_n_40\
    );
\apl1_11_reg_3075[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(7),
      O => \apl1_11_reg_3075[0]_i_4_n_40\
    );
\apl1_11_reg_3075[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(6),
      O => \apl1_11_reg_3075[0]_i_5_n_40\
    );
\apl1_11_reg_3075[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(5),
      O => \apl1_11_reg_3075[0]_i_6_n_40\
    );
\apl1_11_reg_3075[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(4),
      O => \apl1_11_reg_3075[0]_i_7_n_40\
    );
\apl1_11_reg_3075[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(3),
      O => \apl1_11_reg_3075[0]_i_8_n_40\
    );
\apl1_11_reg_3075[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(2),
      O => \apl1_11_reg_3075[0]_i_9_n_40\
    );
\apl1_11_reg_3075[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(6),
      O => \apl1_11_reg_3075[12]_i_10_n_40\
    );
\apl1_11_reg_3075[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(11),
      I1 => sext_ln599_2_fu_2164_p1(12),
      O => \apl1_11_reg_3075[12]_i_4_n_40\
    );
\apl1_11_reg_3075[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(10),
      I1 => sext_ln599_2_fu_2164_p1(11),
      O => \apl1_11_reg_3075[12]_i_5_n_40\
    );
\apl1_11_reg_3075[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(9),
      I1 => sext_ln599_2_fu_2164_p1(10),
      O => \apl1_11_reg_3075[12]_i_6_n_40\
    );
\apl1_11_reg_3075[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(8),
      I1 => sext_ln599_2_fu_2164_p1(9),
      O => \apl1_11_reg_3075[12]_i_7_n_40\
    );
\apl1_11_reg_3075[17]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(11),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(12),
      O => \apl1_11_reg_3075[17]_i_10_n_40\
    );
\apl1_11_reg_3075[17]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(10),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(11),
      O => \apl1_11_reg_3075[17]_i_11_n_40\
    );
\apl1_11_reg_3075[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(9),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(10),
      O => \apl1_11_reg_3075[17]_i_12_n_40\
    );
\apl1_11_reg_3075[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(8),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(9),
      O => \apl1_11_reg_3075[17]_i_13_n_40\
    );
\apl1_11_reg_3075[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(15),
      I1 => \apl1_11_reg_3075_reg[17]_i_2_n_40\,
      O => \apl1_11_reg_3075[17]_i_3_n_40\
    );
\apl1_11_reg_3075[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(14),
      I1 => sext_ln599_2_fu_2164_p1(15),
      O => \apl1_11_reg_3075[17]_i_4_n_40\
    );
\apl1_11_reg_3075[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(13),
      I1 => sext_ln599_2_fu_2164_p1(14),
      O => \apl1_11_reg_3075[17]_i_5_n_40\
    );
\apl1_11_reg_3075[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_2_fu_2164_p1(12),
      I1 => sext_ln599_2_fu_2164_p1(13),
      O => \apl1_11_reg_3075[17]_i_6_n_40\
    );
\apl1_11_reg_3075[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(14),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(15),
      O => \apl1_11_reg_3075[17]_i_7_n_40\
    );
\apl1_11_reg_3075[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(13),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(14),
      O => \apl1_11_reg_3075[17]_i_8_n_40\
    );
\apl1_11_reg_3075[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(12),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(13),
      O => \apl1_11_reg_3075[17]_i_9_n_40\
    );
\apl1_11_reg_3075[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(15),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(8),
      O => \apl1_11_reg_3075[4]_i_2_n_40\
    );
\apl1_11_reg_3075[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_2_reg_2989(15),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(7),
      O => \apl1_11_reg_3075[4]_i_3_n_40\
    );
\apl1_11_reg_3075[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(6),
      I1 => sext_ln477_2_reg_2989(14),
      O => \apl1_11_reg_3075[4]_i_4_n_40\
    );
\apl1_11_reg_3075[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(5),
      I1 => sext_ln477_2_reg_2989(13),
      O => \apl1_11_reg_3075[4]_i_5_n_40\
    );
\apl1_11_reg_3075[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(4),
      I1 => sext_ln477_2_reg_2989(12),
      O => \apl1_11_reg_3075[4]_i_6_n_40\
    );
\apl1_11_reg_3075[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(3),
      I1 => sext_ln477_2_reg_2989(11),
      O => \apl1_11_reg_3075[4]_i_7_n_40\
    );
\apl1_11_reg_3075[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(2),
      I1 => sext_ln477_2_reg_2989(10),
      O => \apl1_11_reg_3075[4]_i_8_n_40\
    );
\apl1_11_reg_3075[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(1),
      I1 => sext_ln477_2_reg_2989(9),
      O => \apl1_11_reg_3075[4]_i_9_n_40\
    );
\apl1_11_reg_3075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_2_fu_2164_p1__0\(0),
      Q => apl1_11_reg_3075(0),
      R => '0'
    );
\apl1_11_reg_3075_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_11_reg_3075[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_11_reg_3075_reg[0]_i_1_n_40\,
      CO(6) => \apl1_11_reg_3075_reg[0]_i_1_n_41\,
      CO(5) => \apl1_11_reg_3075_reg[0]_i_1_n_42\,
      CO(4) => \apl1_11_reg_3075_reg[0]_i_1_n_43\,
      CO(3) => \apl1_11_reg_3075_reg[0]_i_1_n_44\,
      CO(2) => \apl1_11_reg_3075_reg[0]_i_1_n_45\,
      CO(1) => \apl1_11_reg_3075_reg[0]_i_1_n_46\,
      CO(0) => \apl1_11_reg_3075_reg[0]_i_1_n_47\,
      DI(7) => \sext_ln477_2_reg_2989_reg[15]_0\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => \sext_ln599_2_fu_2164_p1__0\(0),
      O(6 downto 0) => \NLW_apl1_11_reg_3075_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \apl1_11_reg_3075[0]_i_3_n_40\,
      S(6) => \apl1_11_reg_3075[0]_i_4_n_40\,
      S(5) => \apl1_11_reg_3075[0]_i_5_n_40\,
      S(4) => \apl1_11_reg_3075[0]_i_6_n_40\,
      S(3) => \apl1_11_reg_3075[0]_i_7_n_40\,
      S(2) => \apl1_11_reg_3075[0]_i_8_n_40\,
      S(1) => \apl1_11_reg_3075[0]_i_9_n_40\,
      S(0) => \apl1_11_reg_3075[0]_i_10_n_40\
    );
\apl1_11_reg_3075_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(10),
      Q => apl1_11_reg_3075(10),
      R => '0'
    );
\apl1_11_reg_3075_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(11),
      Q => apl1_11_reg_3075(11),
      R => '0'
    );
\apl1_11_reg_3075_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(12),
      Q => apl1_11_reg_3075(12),
      R => '0'
    );
\apl1_11_reg_3075_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(13),
      Q => apl1_11_reg_3075(13),
      R => '0'
    );
\apl1_11_reg_3075_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(14),
      Q => apl1_11_reg_3075(14),
      R => '0'
    );
\apl1_11_reg_3075_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(15),
      Q => apl1_11_reg_3075(15),
      R => '0'
    );
\apl1_11_reg_3075_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(16),
      Q => apl1_11_reg_3075(16),
      R => '0'
    );
\apl1_11_reg_3075_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(17),
      Q => apl1_11_reg_3075(17),
      R => '0'
    );
\apl1_11_reg_3075_reg[17]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_11_reg_3075_reg[4]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_11_reg_3075_reg[17]_i_2_n_40\,
      CO(6) => \NLW_apl1_11_reg_3075_reg[17]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \apl1_11_reg_3075_reg[17]_i_2_n_42\,
      CO(4) => \apl1_11_reg_3075_reg[17]_i_2_n_43\,
      CO(3) => \apl1_11_reg_3075_reg[17]_i_2_n_44\,
      CO(2) => \apl1_11_reg_3075_reg[17]_i_2_n_45\,
      CO(1) => \apl1_11_reg_3075_reg[17]_i_2_n_46\,
      CO(0) => \apl1_11_reg_3075_reg[17]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \sext_ln477_2_reg_2989_reg[15]_0\(14 downto 8),
      O(7) => \NLW_apl1_11_reg_3075_reg[17]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_2_fu_2164_p1(15 downto 9),
      S(7) => '1',
      S(6) => \apl1_11_reg_3075[17]_i_7_n_40\,
      S(5) => \apl1_11_reg_3075[17]_i_8_n_40\,
      S(4) => \apl1_11_reg_3075[17]_i_9_n_40\,
      S(3) => \apl1_11_reg_3075[17]_i_10_n_40\,
      S(2) => \apl1_11_reg_3075[17]_i_11_n_40\,
      S(1) => \apl1_11_reg_3075[17]_i_12_n_40\,
      S(0) => \apl1_11_reg_3075[17]_i_13_n_40\
    );
\apl1_11_reg_3075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_2_fu_2164_p1__0\(1),
      Q => apl1_11_reg_3075(1),
      R => '0'
    );
\apl1_11_reg_3075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_2_fu_2164_p1__0\(2),
      Q => apl1_11_reg_3075(2),
      R => '0'
    );
\apl1_11_reg_3075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_2_fu_2164_p1__0\(3),
      Q => apl1_11_reg_3075(3),
      R => '0'
    );
\apl1_11_reg_3075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_2_fu_2164_p1__0\(4),
      Q => apl1_11_reg_3075(4),
      R => '0'
    );
\apl1_11_reg_3075_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_11_reg_3075_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_11_reg_3075_reg[4]_i_1_n_40\,
      CO(6) => \apl1_11_reg_3075_reg[4]_i_1_n_41\,
      CO(5) => \apl1_11_reg_3075_reg[4]_i_1_n_42\,
      CO(4) => \apl1_11_reg_3075_reg[4]_i_1_n_43\,
      CO(3) => \apl1_11_reg_3075_reg[4]_i_1_n_44\,
      CO(2) => \apl1_11_reg_3075_reg[4]_i_1_n_45\,
      CO(1) => \apl1_11_reg_3075_reg[4]_i_1_n_46\,
      CO(0) => \apl1_11_reg_3075_reg[4]_i_1_n_47\,
      DI(7) => sext_ln477_2_reg_2989(15),
      DI(6 downto 0) => \sext_ln477_2_reg_2989_reg[15]_0\(7 downto 1),
      O(7 downto 4) => sext_ln599_2_fu_2164_p1(8 downto 5),
      O(3 downto 0) => \sext_ln599_2_fu_2164_p1__0\(4 downto 1),
      S(7) => \apl1_11_reg_3075[4]_i_2_n_40\,
      S(6) => \apl1_11_reg_3075[4]_i_3_n_40\,
      S(5) => \apl1_11_reg_3075[4]_i_4_n_40\,
      S(4) => \apl1_11_reg_3075[4]_i_5_n_40\,
      S(3) => \apl1_11_reg_3075[4]_i_6_n_40\,
      S(2) => \apl1_11_reg_3075[4]_i_7_n_40\,
      S(1) => \apl1_11_reg_3075[4]_i_8_n_40\,
      S(0) => \apl1_11_reg_3075[4]_i_9_n_40\
    );
\apl1_11_reg_3075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(5),
      Q => apl1_11_reg_3075(5),
      R => '0'
    );
\apl1_11_reg_3075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(6),
      Q => apl1_11_reg_3075(6),
      R => '0'
    );
\apl1_11_reg_3075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(7),
      Q => apl1_11_reg_3075(7),
      R => '0'
    );
\apl1_11_reg_3075_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(8),
      Q => apl1_11_reg_3075(8),
      R => '0'
    );
\apl1_11_reg_3075_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_11_fu_2176_p2(9),
      Q => apl1_11_reg_3075(9),
      R => '0'
    );
\apl1_reg_2932[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(1),
      O => \apl1_reg_2932[0]_i_10_n_40\
    );
\apl1_reg_2932[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(0),
      O => \apl1_reg_2932[0]_i_2_n_40\
    );
\apl1_reg_2932[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(0),
      I1 => sext_ln477_reg_2838(8),
      O => \apl1_reg_2932[0]_i_3_n_40\
    );
\apl1_reg_2932[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(7),
      O => \apl1_reg_2932[0]_i_4_n_40\
    );
\apl1_reg_2932[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(6),
      O => \apl1_reg_2932[0]_i_5_n_40\
    );
\apl1_reg_2932[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(5),
      O => \apl1_reg_2932[0]_i_6_n_40\
    );
\apl1_reg_2932[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(4),
      O => \apl1_reg_2932[0]_i_7_n_40\
    );
\apl1_reg_2932[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(3),
      O => \apl1_reg_2932[0]_i_8_n_40\
    );
\apl1_reg_2932[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_2838(2),
      O => \apl1_reg_2932[0]_i_9_n_40\
    );
\apl1_reg_2932[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(6),
      O => \apl1_reg_2932[12]_i_10_n_40\
    );
\apl1_reg_2932[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(11),
      I1 => sext_ln599_fu_1371_p1(12),
      O => \apl1_reg_2932[12]_i_4_n_40\
    );
\apl1_reg_2932[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(10),
      I1 => sext_ln599_fu_1371_p1(11),
      O => \apl1_reg_2932[12]_i_5_n_40\
    );
\apl1_reg_2932[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(9),
      I1 => sext_ln599_fu_1371_p1(10),
      O => \apl1_reg_2932[12]_i_6_n_40\
    );
\apl1_reg_2932[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(8),
      I1 => sext_ln599_fu_1371_p1(9),
      O => \apl1_reg_2932[12]_i_7_n_40\
    );
\apl1_reg_2932[17]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(11),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(12),
      O => \apl1_reg_2932[17]_i_10_n_40\
    );
\apl1_reg_2932[17]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(10),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(11),
      O => \apl1_reg_2932[17]_i_11_n_40\
    );
\apl1_reg_2932[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(9),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(10),
      O => \apl1_reg_2932[17]_i_12_n_40\
    );
\apl1_reg_2932[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(8),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(9),
      O => \apl1_reg_2932[17]_i_13_n_40\
    );
\apl1_reg_2932[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(15),
      I1 => \apl1_reg_2932_reg[17]_i_2_n_40\,
      O => \apl1_reg_2932[17]_i_3_n_40\
    );
\apl1_reg_2932[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(14),
      I1 => sext_ln599_fu_1371_p1(15),
      O => \apl1_reg_2932[17]_i_4_n_40\
    );
\apl1_reg_2932[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(13),
      I1 => sext_ln599_fu_1371_p1(14),
      O => \apl1_reg_2932[17]_i_5_n_40\
    );
\apl1_reg_2932[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1371_p1(12),
      I1 => sext_ln599_fu_1371_p1(13),
      O => \apl1_reg_2932[17]_i_6_n_40\
    );
\apl1_reg_2932[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(14),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(15),
      O => \apl1_reg_2932[17]_i_7_n_40\
    );
\apl1_reg_2932[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(13),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(14),
      O => \apl1_reg_2932[17]_i_8_n_40\
    );
\apl1_reg_2932[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(12),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(13),
      O => \apl1_reg_2932[17]_i_9_n_40\
    );
\apl1_reg_2932[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_reg_2838(15),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(8),
      O => \apl1_reg_2932[4]_i_2_n_40\
    );
\apl1_reg_2932[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_reg_2838(15),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(7),
      O => \apl1_reg_2932[4]_i_3_n_40\
    );
\apl1_reg_2932[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(6),
      I1 => sext_ln477_reg_2838(14),
      O => \apl1_reg_2932[4]_i_4_n_40\
    );
\apl1_reg_2932[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(5),
      I1 => sext_ln477_reg_2838(13),
      O => \apl1_reg_2932[4]_i_5_n_40\
    );
\apl1_reg_2932[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(4),
      I1 => sext_ln477_reg_2838(12),
      O => \apl1_reg_2932[4]_i_6_n_40\
    );
\apl1_reg_2932[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(3),
      I1 => sext_ln477_reg_2838(11),
      O => \apl1_reg_2932[4]_i_7_n_40\
    );
\apl1_reg_2932[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(2),
      I1 => sext_ln477_reg_2838(10),
      O => \apl1_reg_2932[4]_i_8_n_40\
    );
\apl1_reg_2932[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(1),
      I1 => sext_ln477_reg_2838(9),
      O => \apl1_reg_2932[4]_i_9_n_40\
    );
\apl1_reg_2932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \sext_ln599_fu_1371_p1__0\(0),
      Q => apl1_reg_2932(0),
      R => '0'
    );
\apl1_reg_2932_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_2932[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_2932_reg[0]_i_1_n_40\,
      CO(6) => \apl1_reg_2932_reg[0]_i_1_n_41\,
      CO(5) => \apl1_reg_2932_reg[0]_i_1_n_42\,
      CO(4) => \apl1_reg_2932_reg[0]_i_1_n_43\,
      CO(3) => \apl1_reg_2932_reg[0]_i_1_n_44\,
      CO(2) => \apl1_reg_2932_reg[0]_i_1_n_45\,
      CO(1) => \apl1_reg_2932_reg[0]_i_1_n_46\,
      CO(0) => \apl1_reg_2932_reg[0]_i_1_n_47\,
      DI(7) => \sext_ln477_reg_2838_reg[15]_0\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => \sext_ln599_fu_1371_p1__0\(0),
      O(6 downto 0) => \NLW_apl1_reg_2932_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \apl1_reg_2932[0]_i_3_n_40\,
      S(6) => \apl1_reg_2932[0]_i_4_n_40\,
      S(5) => \apl1_reg_2932[0]_i_5_n_40\,
      S(4) => \apl1_reg_2932[0]_i_6_n_40\,
      S(3) => \apl1_reg_2932[0]_i_7_n_40\,
      S(2) => \apl1_reg_2932[0]_i_8_n_40\,
      S(1) => \apl1_reg_2932[0]_i_9_n_40\,
      S(0) => \apl1_reg_2932[0]_i_10_n_40\
    );
\apl1_reg_2932_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(10),
      Q => apl1_reg_2932(10),
      R => '0'
    );
\apl1_reg_2932_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(11),
      Q => apl1_reg_2932(11),
      R => '0'
    );
\apl1_reg_2932_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(12),
      Q => apl1_reg_2932(12),
      R => '0'
    );
\apl1_reg_2932_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(13),
      Q => apl1_reg_2932(13),
      R => '0'
    );
\apl1_reg_2932_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(14),
      Q => apl1_reg_2932(14),
      R => '0'
    );
\apl1_reg_2932_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(15),
      Q => apl1_reg_2932(15),
      R => '0'
    );
\apl1_reg_2932_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(16),
      Q => apl1_reg_2932(16),
      R => '0'
    );
\apl1_reg_2932_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(17),
      Q => apl1_reg_2932(17),
      R => '0'
    );
\apl1_reg_2932_reg[17]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_2932_reg[4]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_2932_reg[17]_i_2_n_40\,
      CO(6) => \NLW_apl1_reg_2932_reg[17]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \apl1_reg_2932_reg[17]_i_2_n_42\,
      CO(4) => \apl1_reg_2932_reg[17]_i_2_n_43\,
      CO(3) => \apl1_reg_2932_reg[17]_i_2_n_44\,
      CO(2) => \apl1_reg_2932_reg[17]_i_2_n_45\,
      CO(1) => \apl1_reg_2932_reg[17]_i_2_n_46\,
      CO(0) => \apl1_reg_2932_reg[17]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \sext_ln477_reg_2838_reg[15]_0\(14 downto 8),
      O(7) => \NLW_apl1_reg_2932_reg[17]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_fu_1371_p1(15 downto 9),
      S(7) => '1',
      S(6) => \apl1_reg_2932[17]_i_7_n_40\,
      S(5) => \apl1_reg_2932[17]_i_8_n_40\,
      S(4) => \apl1_reg_2932[17]_i_9_n_40\,
      S(3) => \apl1_reg_2932[17]_i_10_n_40\,
      S(2) => \apl1_reg_2932[17]_i_11_n_40\,
      S(1) => \apl1_reg_2932[17]_i_12_n_40\,
      S(0) => \apl1_reg_2932[17]_i_13_n_40\
    );
\apl1_reg_2932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \sext_ln599_fu_1371_p1__0\(1),
      Q => apl1_reg_2932(1),
      R => '0'
    );
\apl1_reg_2932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \sext_ln599_fu_1371_p1__0\(2),
      Q => apl1_reg_2932(2),
      R => '0'
    );
\apl1_reg_2932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \sext_ln599_fu_1371_p1__0\(3),
      Q => apl1_reg_2932(3),
      R => '0'
    );
\apl1_reg_2932_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => \sext_ln599_fu_1371_p1__0\(4),
      Q => apl1_reg_2932(4),
      R => '0'
    );
\apl1_reg_2932_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_2932_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_2932_reg[4]_i_1_n_40\,
      CO(6) => \apl1_reg_2932_reg[4]_i_1_n_41\,
      CO(5) => \apl1_reg_2932_reg[4]_i_1_n_42\,
      CO(4) => \apl1_reg_2932_reg[4]_i_1_n_43\,
      CO(3) => \apl1_reg_2932_reg[4]_i_1_n_44\,
      CO(2) => \apl1_reg_2932_reg[4]_i_1_n_45\,
      CO(1) => \apl1_reg_2932_reg[4]_i_1_n_46\,
      CO(0) => \apl1_reg_2932_reg[4]_i_1_n_47\,
      DI(7) => sext_ln477_reg_2838(15),
      DI(6 downto 0) => \sext_ln477_reg_2838_reg[15]_0\(7 downto 1),
      O(7 downto 4) => sext_ln599_fu_1371_p1(8 downto 5),
      O(3 downto 0) => \sext_ln599_fu_1371_p1__0\(4 downto 1),
      S(7) => \apl1_reg_2932[4]_i_2_n_40\,
      S(6) => \apl1_reg_2932[4]_i_3_n_40\,
      S(5) => \apl1_reg_2932[4]_i_4_n_40\,
      S(4) => \apl1_reg_2932[4]_i_5_n_40\,
      S(3) => \apl1_reg_2932[4]_i_6_n_40\,
      S(2) => \apl1_reg_2932[4]_i_7_n_40\,
      S(1) => \apl1_reg_2932[4]_i_8_n_40\,
      S(0) => \apl1_reg_2932[4]_i_9_n_40\
    );
\apl1_reg_2932_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(5),
      Q => apl1_reg_2932(5),
      R => '0'
    );
\apl1_reg_2932_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(6),
      Q => apl1_reg_2932(6),
      R => '0'
    );
\apl1_reg_2932_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(7),
      Q => apl1_reg_2932(7),
      R => '0'
    );
\apl1_reg_2932_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(8),
      Q => apl1_reg_2932(8),
      R => '0'
    );
\apl1_reg_2932_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl1_fu_1383_p2(9),
      Q => apl1_reg_2932(9),
      R => '0'
    );
\apl2_8_reg_3069[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(12),
      I1 => sext_ln580_6_fu_2122_p1(13),
      O => \apl2_8_reg_3069[15]_i_10_n_40\
    );
\apl2_8_reg_3069[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(13),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(14),
      O => \apl2_8_reg_3069[15]_i_16_n_40\
    );
\apl2_8_reg_3069[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(12),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(13),
      O => \apl2_8_reg_3069[15]_i_17_n_40\
    );
\apl2_8_reg_3069[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(11),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(12),
      O => \apl2_8_reg_3069[15]_i_18_n_40\
    );
\apl2_8_reg_3069[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(10),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(11),
      O => \apl2_8_reg_3069[15]_i_19_n_40\
    );
\apl2_8_reg_3069[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(9),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(10),
      O => \apl2_8_reg_3069[15]_i_20_n_40\
    );
\apl2_8_reg_3069[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(13),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(11),
      I2 => \apl2_8_reg_3069[15]_i_24_n_40\,
      I3 => \sext_ln477_2_reg_2989_reg[15]_0\(12),
      O => \apl2_8_reg_3069[15]_i_22_n_40\
    );
\apl2_8_reg_3069[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(10),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(8),
      I2 => \sext_ln477_2_reg_2989_reg[15]_0\(6),
      I3 => \apl2_8_reg_3069[7]_i_32_n_40\,
      I4 => \sext_ln477_2_reg_2989_reg[15]_0\(7),
      I5 => \sext_ln477_2_reg_2989_reg[15]_0\(9),
      O => \apl2_8_reg_3069[15]_i_24_n_40\
    );
\apl2_8_reg_3069[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(11),
      I1 => \apl2_8_reg_3069[15]_i_24_n_40\,
      O => \apl2_8_reg_3069[15]_i_26_n_40\
    );
\apl2_8_reg_3069[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(14),
      I1 => \apl2_8_reg_3069_reg[15]_i_2_n_42\,
      O => \apl2_8_reg_3069[15]_i_8_n_40\
    );
\apl2_8_reg_3069[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_6_fu_2122_p1(13),
      I1 => sext_ln580_6_fu_2122_p1(14),
      O => \apl2_8_reg_3069[15]_i_9_n_40\
    );
\apl2_8_reg_3069[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(8),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(9),
      O => \apl2_8_reg_3069[7]_i_13_n_40\
    );
\apl2_8_reg_3069[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(14),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(8),
      O => \apl2_8_reg_3069[7]_i_14_n_40\
    );
\apl2_8_reg_3069[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(14),
      I1 => \sext_ln479_5_reg_2994_reg[14]_0\(7),
      O => \apl2_8_reg_3069[7]_i_15_n_40\
    );
\apl2_8_reg_3069[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(6),
      I1 => sext_ln479_5_reg_2994(13),
      O => \apl2_8_reg_3069[7]_i_16_n_40\
    );
\apl2_8_reg_3069[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(5),
      I1 => sext_ln479_5_reg_2994(12),
      O => \apl2_8_reg_3069[7]_i_17_n_40\
    );
\apl2_8_reg_3069[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(4),
      I1 => sext_ln479_5_reg_2994(11),
      O => \apl2_8_reg_3069[7]_i_18_n_40\
    );
\apl2_8_reg_3069[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(3),
      I1 => sext_ln479_5_reg_2994(10),
      O => \apl2_8_reg_3069[7]_i_19_n_40\
    );
\apl2_8_reg_3069[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(2),
      I1 => sext_ln479_5_reg_2994(9),
      O => \apl2_8_reg_3069[7]_i_20_n_40\
    );
\apl2_8_reg_3069[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(0),
      O => \apl2_8_reg_3069[7]_i_21_n_40\
    );
\apl2_8_reg_3069[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(1),
      I1 => sext_ln479_5_reg_2994(8),
      O => \apl2_8_reg_3069[7]_i_22_n_40\
    );
\apl2_8_reg_3069[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_5_reg_2994_reg[14]_0\(0),
      I1 => sext_ln479_5_reg_2994(7),
      O => \apl2_8_reg_3069[7]_i_23_n_40\
    );
\apl2_8_reg_3069[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(6),
      O => \apl2_8_reg_3069[7]_i_24_n_40\
    );
\apl2_8_reg_3069[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(5),
      O => \apl2_8_reg_3069[7]_i_25_n_40\
    );
\apl2_8_reg_3069[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(4),
      O => \apl2_8_reg_3069[7]_i_26_n_40\
    );
\apl2_8_reg_3069[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(3),
      O => \apl2_8_reg_3069[7]_i_27_n_40\
    );
\apl2_8_reg_3069[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(2),
      O => \apl2_8_reg_3069[7]_i_28_n_40\
    );
\apl2_8_reg_3069[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_5_reg_2994(1),
      O => \apl2_8_reg_3069[7]_i_29_n_40\
    );
\apl2_8_reg_3069[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(9),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(7),
      I2 => \apl2_8_reg_3069[7]_i_32_n_40\,
      I3 => \sext_ln477_2_reg_2989_reg[15]_0\(6),
      I4 => \sext_ln477_2_reg_2989_reg[15]_0\(8),
      O => \apl2_8_reg_3069[7]_i_30_n_40\
    );
\apl2_8_reg_3069[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(8),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(6),
      I2 => \apl2_8_reg_3069[7]_i_32_n_40\,
      I3 => \sext_ln477_2_reg_2989_reg[15]_0\(7),
      O => \apl2_8_reg_3069[7]_i_31_n_40\
    );
\apl2_8_reg_3069[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(5),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(0),
      I2 => \sext_ln477_2_reg_2989_reg[15]_0\(4),
      I3 => \sext_ln477_2_reg_2989_reg[15]_0\(1),
      I4 => \sext_ln477_2_reg_2989_reg[15]_0\(2),
      I5 => \sext_ln477_2_reg_2989_reg[15]_0\(3),
      O => \apl2_8_reg_3069[7]_i_32_n_40\
    );
\apl2_8_reg_3069[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_2_reg_2989_reg[15]_0\(3),
      I1 => \sext_ln477_2_reg_2989_reg[15]_0\(2),
      I2 => \sext_ln477_2_reg_2989_reg[15]_0\(1),
      I3 => \sext_ln477_2_reg_2989_reg[15]_0\(4),
      I4 => \sext_ln477_2_reg_2989_reg[15]_0\(0),
      O => \apl2_8_reg_3069[7]_i_33_n_40\
    );
\apl2_8_reg_3069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(0),
      Q => apl2_8_reg_3069(0),
      R => '0'
    );
\apl2_8_reg_3069_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(10),
      Q => apl2_8_reg_3069(10),
      R => '0'
    );
\apl2_8_reg_3069_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(11),
      Q => apl2_8_reg_3069(11),
      R => '0'
    );
\apl2_8_reg_3069_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(12),
      Q => apl2_8_reg_3069(12),
      R => '0'
    );
\apl2_8_reg_3069_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(13),
      Q => apl2_8_reg_3069(13),
      R => '0'
    );
\apl2_8_reg_3069_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(14),
      Q => apl2_8_reg_3069(14),
      R => '0'
    );
\apl2_8_reg_3069_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(15),
      Q => apl2_8_reg_3069(15),
      R => '0'
    );
\apl2_8_reg_3069_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_3069_reg[7]_i_3_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_8_reg_3069_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_8_reg_3069_reg[15]_i_2_n_42\,
      CO(4) => \NLW_apl2_8_reg_3069_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_8_reg_3069_reg[15]_i_2_n_44\,
      CO(2) => \apl2_8_reg_3069_reg[15]_i_2_n_45\,
      CO(1) => \apl2_8_reg_3069_reg[15]_i_2_n_46\,
      CO(0) => \apl2_8_reg_3069_reg[15]_i_2_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \sext_ln479_5_reg_2994_reg[14]_0\(13 downto 9),
      O(7 downto 5) => \NLW_apl2_8_reg_3069_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_6_fu_2122_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_8_reg_3069[15]_i_16_n_40\,
      S(3) => \apl2_8_reg_3069[15]_i_17_n_40\,
      S(2) => \apl2_8_reg_3069[15]_i_18_n_40\,
      S(1) => \apl2_8_reg_3069[15]_i_19_n_40\,
      S(0) => \apl2_8_reg_3069[15]_i_20_n_40\
    );
\apl2_8_reg_3069_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(16),
      Q => apl2_8_reg_3069(16),
      R => '0'
    );
\apl2_8_reg_3069_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(1),
      Q => apl2_8_reg_3069(1),
      R => '0'
    );
\apl2_8_reg_3069_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(2),
      Q => apl2_8_reg_3069(2),
      R => '0'
    );
\apl2_8_reg_3069_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(3),
      Q => apl2_8_reg_3069(3),
      R => '0'
    );
\apl2_8_reg_3069_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(4),
      Q => apl2_8_reg_3069(4),
      R => '0'
    );
\apl2_8_reg_3069_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(5),
      Q => apl2_8_reg_3069(5),
      R => '0'
    );
\apl2_8_reg_3069_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(6),
      Q => apl2_8_reg_3069(6),
      R => '0'
    );
\apl2_8_reg_3069_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(7),
      Q => apl2_8_reg_3069(7),
      R => '0'
    );
\apl2_8_reg_3069_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_3069_reg[7]_i_4_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_3069_reg[7]_i_3_n_40\,
      CO(6) => \apl2_8_reg_3069_reg[7]_i_3_n_41\,
      CO(5) => \apl2_8_reg_3069_reg[7]_i_3_n_42\,
      CO(4) => \apl2_8_reg_3069_reg[7]_i_3_n_43\,
      CO(3) => \apl2_8_reg_3069_reg[7]_i_3_n_44\,
      CO(2) => \apl2_8_reg_3069_reg[7]_i_3_n_45\,
      CO(1) => \apl2_8_reg_3069_reg[7]_i_3_n_46\,
      CO(0) => \apl2_8_reg_3069_reg[7]_i_3_n_47\,
      DI(7) => \sext_ln479_5_reg_2994_reg[14]_0\(8),
      DI(6) => sext_ln479_5_reg_2994(14),
      DI(5 downto 0) => \sext_ln479_5_reg_2994_reg[14]_0\(7 downto 2),
      O(7 downto 0) => sext_ln580_6_fu_2122_p1(9 downto 2),
      S(7) => \apl2_8_reg_3069[7]_i_13_n_40\,
      S(6) => \apl2_8_reg_3069[7]_i_14_n_40\,
      S(5) => \apl2_8_reg_3069[7]_i_15_n_40\,
      S(4) => \apl2_8_reg_3069[7]_i_16_n_40\,
      S(3) => \apl2_8_reg_3069[7]_i_17_n_40\,
      S(2) => \apl2_8_reg_3069[7]_i_18_n_40\,
      S(1) => \apl2_8_reg_3069[7]_i_19_n_40\,
      S(0) => \apl2_8_reg_3069[7]_i_20_n_40\
    );
\apl2_8_reg_3069_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_8_reg_3069[7]_i_21_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_8_reg_3069_reg[7]_i_4_n_40\,
      CO(6) => \apl2_8_reg_3069_reg[7]_i_4_n_41\,
      CO(5) => \apl2_8_reg_3069_reg[7]_i_4_n_42\,
      CO(4) => \apl2_8_reg_3069_reg[7]_i_4_n_43\,
      CO(3) => \apl2_8_reg_3069_reg[7]_i_4_n_44\,
      CO(2) => \apl2_8_reg_3069_reg[7]_i_4_n_45\,
      CO(1) => \apl2_8_reg_3069_reg[7]_i_4_n_46\,
      CO(0) => \apl2_8_reg_3069_reg[7]_i_4_n_47\,
      DI(7 downto 6) => \sext_ln479_5_reg_2994_reg[14]_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_6_fu_2122_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_8_reg_3069_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_8_reg_3069[7]_i_22_n_40\,
      S(6) => \apl2_8_reg_3069[7]_i_23_n_40\,
      S(5) => \apl2_8_reg_3069[7]_i_24_n_40\,
      S(4) => \apl2_8_reg_3069[7]_i_25_n_40\,
      S(3) => \apl2_8_reg_3069[7]_i_26_n_40\,
      S(2) => \apl2_8_reg_3069[7]_i_27_n_40\,
      S(1) => \apl2_8_reg_3069[7]_i_28_n_40\,
      S(0) => \apl2_8_reg_3069[7]_i_29_n_40\
    );
\apl2_8_reg_3069_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(8),
      Q => apl2_8_reg_3069(8),
      R => '0'
    );
\apl2_8_reg_3069_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_8_fu_2132_p2(9),
      Q => apl2_8_reg_3069(9),
      R => '0'
    );
\apl2_reg_2926[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(12),
      I1 => sext_ln580_4_fu_1329_p1(13),
      O => \apl2_reg_2926[15]_i_10_n_40\
    );
\apl2_reg_2926[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(13),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(14),
      O => \apl2_reg_2926[15]_i_16_n_40\
    );
\apl2_reg_2926[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(12),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(13),
      O => \apl2_reg_2926[15]_i_17_n_40\
    );
\apl2_reg_2926[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(11),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(12),
      O => \apl2_reg_2926[15]_i_18_n_40\
    );
\apl2_reg_2926[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(10),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(11),
      O => \apl2_reg_2926[15]_i_19_n_40\
    );
\apl2_reg_2926[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(9),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(10),
      O => \apl2_reg_2926[15]_i_20_n_40\
    );
\apl2_reg_2926[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(13),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(11),
      I2 => \apl2_reg_2926[15]_i_24_n_40\,
      I3 => \sext_ln477_reg_2838_reg[15]_0\(12),
      O => \apl2_reg_2926[15]_i_22_n_40\
    );
\apl2_reg_2926[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(10),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(8),
      I2 => \sext_ln477_reg_2838_reg[15]_0\(6),
      I3 => \apl2_reg_2926[7]_i_32_n_40\,
      I4 => \sext_ln477_reg_2838_reg[15]_0\(7),
      I5 => \sext_ln477_reg_2838_reg[15]_0\(9),
      O => \apl2_reg_2926[15]_i_24_n_40\
    );
\apl2_reg_2926[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(11),
      I1 => \apl2_reg_2926[15]_i_24_n_40\,
      O => \apl2_reg_2926[15]_i_26_n_40\
    );
\apl2_reg_2926[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(14),
      I1 => \apl2_reg_2926_reg[15]_i_2_n_42\,
      O => \apl2_reg_2926[15]_i_8_n_40\
    );
\apl2_reg_2926[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_4_fu_1329_p1(13),
      I1 => sext_ln580_4_fu_1329_p1(14),
      O => \apl2_reg_2926[15]_i_9_n_40\
    );
\apl2_reg_2926[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(8),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(9),
      O => \apl2_reg_2926[7]_i_13_n_40\
    );
\apl2_reg_2926[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_reg_2843(14),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(8),
      O => \apl2_reg_2926[7]_i_14_n_40\
    );
\apl2_reg_2926[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_reg_2843(14),
      I1 => \sext_ln479_reg_2843_reg[14]_0\(7),
      O => \apl2_reg_2926[7]_i_15_n_40\
    );
\apl2_reg_2926[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(6),
      I1 => sext_ln479_reg_2843(13),
      O => \apl2_reg_2926[7]_i_16_n_40\
    );
\apl2_reg_2926[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(5),
      I1 => sext_ln479_reg_2843(12),
      O => \apl2_reg_2926[7]_i_17_n_40\
    );
\apl2_reg_2926[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(4),
      I1 => sext_ln479_reg_2843(11),
      O => \apl2_reg_2926[7]_i_18_n_40\
    );
\apl2_reg_2926[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(3),
      I1 => sext_ln479_reg_2843(10),
      O => \apl2_reg_2926[7]_i_19_n_40\
    );
\apl2_reg_2926[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(2),
      I1 => sext_ln479_reg_2843(9),
      O => \apl2_reg_2926[7]_i_20_n_40\
    );
\apl2_reg_2926[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(0),
      O => \apl2_reg_2926[7]_i_21_n_40\
    );
\apl2_reg_2926[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(1),
      I1 => sext_ln479_reg_2843(8),
      O => \apl2_reg_2926[7]_i_22_n_40\
    );
\apl2_reg_2926[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_2843_reg[14]_0\(0),
      I1 => sext_ln479_reg_2843(7),
      O => \apl2_reg_2926[7]_i_23_n_40\
    );
\apl2_reg_2926[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(6),
      O => \apl2_reg_2926[7]_i_24_n_40\
    );
\apl2_reg_2926[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(5),
      O => \apl2_reg_2926[7]_i_25_n_40\
    );
\apl2_reg_2926[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(4),
      O => \apl2_reg_2926[7]_i_26_n_40\
    );
\apl2_reg_2926[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(3),
      O => \apl2_reg_2926[7]_i_27_n_40\
    );
\apl2_reg_2926[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(2),
      O => \apl2_reg_2926[7]_i_28_n_40\
    );
\apl2_reg_2926[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_2843(1),
      O => \apl2_reg_2926[7]_i_29_n_40\
    );
\apl2_reg_2926[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(9),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(7),
      I2 => \apl2_reg_2926[7]_i_32_n_40\,
      I3 => \sext_ln477_reg_2838_reg[15]_0\(6),
      I4 => \sext_ln477_reg_2838_reg[15]_0\(8),
      O => \apl2_reg_2926[7]_i_30_n_40\
    );
\apl2_reg_2926[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(8),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(6),
      I2 => \apl2_reg_2926[7]_i_32_n_40\,
      I3 => \sext_ln477_reg_2838_reg[15]_0\(7),
      O => \apl2_reg_2926[7]_i_31_n_40\
    );
\apl2_reg_2926[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(5),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(0),
      I2 => \sext_ln477_reg_2838_reg[15]_0\(4),
      I3 => \sext_ln477_reg_2838_reg[15]_0\(1),
      I4 => \sext_ln477_reg_2838_reg[15]_0\(2),
      I5 => \sext_ln477_reg_2838_reg[15]_0\(3),
      O => \apl2_reg_2926[7]_i_32_n_40\
    );
\apl2_reg_2926[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_2838_reg[15]_0\(3),
      I1 => \sext_ln477_reg_2838_reg[15]_0\(2),
      I2 => \sext_ln477_reg_2838_reg[15]_0\(1),
      I3 => \sext_ln477_reg_2838_reg[15]_0\(4),
      I4 => \sext_ln477_reg_2838_reg[15]_0\(0),
      O => \apl2_reg_2926[7]_i_33_n_40\
    );
\apl2_reg_2926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(0),
      Q => apl2_reg_2926(0),
      R => '0'
    );
\apl2_reg_2926_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(10),
      Q => apl2_reg_2926(10),
      R => '0'
    );
\apl2_reg_2926_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(11),
      Q => apl2_reg_2926(11),
      R => '0'
    );
\apl2_reg_2926_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(12),
      Q => apl2_reg_2926(12),
      R => '0'
    );
\apl2_reg_2926_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(13),
      Q => apl2_reg_2926(13),
      R => '0'
    );
\apl2_reg_2926_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(14),
      Q => apl2_reg_2926(14),
      R => '0'
    );
\apl2_reg_2926_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(15),
      Q => apl2_reg_2926(15),
      R => '0'
    );
\apl2_reg_2926_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2926_reg[7]_i_3_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_reg_2926_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_reg_2926_reg[15]_i_2_n_42\,
      CO(4) => \NLW_apl2_reg_2926_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_reg_2926_reg[15]_i_2_n_44\,
      CO(2) => \apl2_reg_2926_reg[15]_i_2_n_45\,
      CO(1) => \apl2_reg_2926_reg[15]_i_2_n_46\,
      CO(0) => \apl2_reg_2926_reg[15]_i_2_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \sext_ln479_reg_2843_reg[14]_0\(13 downto 9),
      O(7 downto 5) => \NLW_apl2_reg_2926_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_4_fu_1329_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_reg_2926[15]_i_16_n_40\,
      S(3) => \apl2_reg_2926[15]_i_17_n_40\,
      S(2) => \apl2_reg_2926[15]_i_18_n_40\,
      S(1) => \apl2_reg_2926[15]_i_19_n_40\,
      S(0) => \apl2_reg_2926[15]_i_20_n_40\
    );
\apl2_reg_2926_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(16),
      Q => apl2_reg_2926(16),
      R => '0'
    );
\apl2_reg_2926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(1),
      Q => apl2_reg_2926(1),
      R => '0'
    );
\apl2_reg_2926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(2),
      Q => apl2_reg_2926(2),
      R => '0'
    );
\apl2_reg_2926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(3),
      Q => apl2_reg_2926(3),
      R => '0'
    );
\apl2_reg_2926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(4),
      Q => apl2_reg_2926(4),
      R => '0'
    );
\apl2_reg_2926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(5),
      Q => apl2_reg_2926(5),
      R => '0'
    );
\apl2_reg_2926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(6),
      Q => apl2_reg_2926(6),
      R => '0'
    );
\apl2_reg_2926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(7),
      Q => apl2_reg_2926(7),
      R => '0'
    );
\apl2_reg_2926_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2926_reg[7]_i_4_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2926_reg[7]_i_3_n_40\,
      CO(6) => \apl2_reg_2926_reg[7]_i_3_n_41\,
      CO(5) => \apl2_reg_2926_reg[7]_i_3_n_42\,
      CO(4) => \apl2_reg_2926_reg[7]_i_3_n_43\,
      CO(3) => \apl2_reg_2926_reg[7]_i_3_n_44\,
      CO(2) => \apl2_reg_2926_reg[7]_i_3_n_45\,
      CO(1) => \apl2_reg_2926_reg[7]_i_3_n_46\,
      CO(0) => \apl2_reg_2926_reg[7]_i_3_n_47\,
      DI(7) => \sext_ln479_reg_2843_reg[14]_0\(8),
      DI(6) => sext_ln479_reg_2843(14),
      DI(5 downto 0) => \sext_ln479_reg_2843_reg[14]_0\(7 downto 2),
      O(7 downto 0) => sext_ln580_4_fu_1329_p1(9 downto 2),
      S(7) => \apl2_reg_2926[7]_i_13_n_40\,
      S(6) => \apl2_reg_2926[7]_i_14_n_40\,
      S(5) => \apl2_reg_2926[7]_i_15_n_40\,
      S(4) => \apl2_reg_2926[7]_i_16_n_40\,
      S(3) => \apl2_reg_2926[7]_i_17_n_40\,
      S(2) => \apl2_reg_2926[7]_i_18_n_40\,
      S(1) => \apl2_reg_2926[7]_i_19_n_40\,
      S(0) => \apl2_reg_2926[7]_i_20_n_40\
    );
\apl2_reg_2926_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_2926[7]_i_21_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_2926_reg[7]_i_4_n_40\,
      CO(6) => \apl2_reg_2926_reg[7]_i_4_n_41\,
      CO(5) => \apl2_reg_2926_reg[7]_i_4_n_42\,
      CO(4) => \apl2_reg_2926_reg[7]_i_4_n_43\,
      CO(3) => \apl2_reg_2926_reg[7]_i_4_n_44\,
      CO(2) => \apl2_reg_2926_reg[7]_i_4_n_45\,
      CO(1) => \apl2_reg_2926_reg[7]_i_4_n_46\,
      CO(0) => \apl2_reg_2926_reg[7]_i_4_n_47\,
      DI(7 downto 6) => \sext_ln479_reg_2843_reg[14]_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_4_fu_1329_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_reg_2926_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_reg_2926[7]_i_22_n_40\,
      S(6) => \apl2_reg_2926[7]_i_23_n_40\,
      S(5) => \apl2_reg_2926[7]_i_24_n_40\,
      S(4) => \apl2_reg_2926[7]_i_25_n_40\,
      S(3) => \apl2_reg_2926[7]_i_26_n_40\,
      S(2) => \apl2_reg_2926[7]_i_27_n_40\,
      S(1) => \apl2_reg_2926[7]_i_28_n_40\,
      S(0) => \apl2_reg_2926[7]_i_29_n_40\
    );
\apl2_reg_2926_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(8),
      Q => apl2_reg_2926(8),
      R => '0'
    );
\apl2_reg_2926_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => apl2_fu_1339_p2(9),
      Q => apl2_reg_2926(9),
      R => '0'
    );
\dec_ah1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \dec_ah1_reg[15]_i_4_n_47\,
      I1 => \dec_ah1[0]_i_2_n_40\,
      I2 => \dec_ah1_reg[15]_i_5_n_47\,
      I3 => apl1_11_reg_3075(0),
      O => \apl1_11_reg_3075_reg[15]_0\(0)
    );
\dec_ah1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(0),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[0]_i_2_n_40\
    );
\dec_ah1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \dec_ah1[10]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[10]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(10)
    );
\dec_ah1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(10),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[10]_i_2_n_40\
    );
\dec_ah1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565FFFF55650000"
    )
        port map (
      I0 => \dec_ah1[10]_i_4_n_40\,
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(10),
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(10),
      O => \dec_ah1[10]_i_3_n_40\
    );
\dec_ah1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00330032"
    )
        port map (
      I0 => apl2_8_reg_3069(9),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(8),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(7),
      I5 => \dec_ah1[7]_i_4_n_40\,
      O => \dec_ah1[10]_i_4_n_40\
    );
\dec_ah1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_ah1[11]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(11),
      I3 => \dec_ah1[11]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_4_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(11)
    );
\dec_ah1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8FF57"
    )
        port map (
      I0 => apl2_8_reg_3069(10),
      I1 => \dec_ah1[13]_i_5_n_40\,
      I2 => apl2_8_reg_3069(9),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(11),
      I5 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[11]_i_2_n_40\
    );
\dec_ah1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_8_reg_3069(11),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(10),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[11]_i_3_n_40\
    );
\dec_ah1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_ah1[12]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(12),
      I3 => \dec_ah1[12]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_4_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(12)
    );
\dec_ah1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0001FFFE000E000"
    )
        port map (
      I0 => \dec_ah1[9]_i_2_n_40\,
      I1 => \dec_ah1[13]_i_5_n_40\,
      I2 => \dec_ah1[10]_i_2_n_40\,
      I3 => apl2_8_reg_3069(11),
      I4 => \dec_ah2_reg[14]_i_3_n_45\,
      I5 => \dec_ah1[13]_i_4_n_40\,
      O => \dec_ah1[12]_i_2_n_40\
    );
\dec_ah1[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFFEE"
    )
        port map (
      I0 => apl2_8_reg_3069(12),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(10),
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      I4 => apl2_8_reg_3069(11),
      O => \dec_ah1[12]_i_3_n_40\
    );
\dec_ah1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_ah1[13]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(13),
      I3 => \dec_ah1[13]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_4_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(13)
    );
\dec_ah1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565555555"
    )
        port map (
      I0 => \dec_ah1[15]_i_8_n_40\,
      I1 => \dec_ah1[13]_i_4_n_40\,
      I2 => apl2_8_reg_3069(11),
      I3 => \dec_ah1[10]_i_2_n_40\,
      I4 => \dec_ah1[13]_i_5_n_40\,
      I5 => \dec_ah1[9]_i_2_n_40\,
      O => \dec_ah1[13]_i_2_n_40\
    );
\dec_ah1[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555559"
    )
        port map (
      I0 => \dec_ah1[13]_i_2_n_40\,
      I1 => apl2_8_reg_3069(11),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      I3 => \dec_ah1[15]_i_7_n_40\,
      I4 => \dec_ah1[12]_i_2_n_40\,
      O => \dec_ah1[13]_i_3_n_40\
    );
\dec_ah1[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(12),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[13]_i_4_n_40\
    );
\dec_ah1[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dec_ah1[5]_i_4_n_40\,
      I1 => \dec_ah1[4]_i_2_n_40\,
      I2 => \dec_ah1[5]_i_3_n_40\,
      I3 => \dec_ah1[6]_i_2_n_40\,
      I4 => \dec_ah1[7]_i_2_n_40\,
      I5 => \dec_ah1[8]_i_2_n_40\,
      O => \dec_ah1[13]_i_5_n_40\
    );
\dec_ah1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[14]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[14]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(14)
    );
\dec_ah1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333300A60000CC65"
    )
        port map (
      I0 => apl2_8_reg_3069(14),
      I1 => \dec_ah1[14]_i_4_n_40\,
      I2 => apl2_8_reg_3069(13),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => \dec_ah2_reg[14]_i_3_n_45\,
      I5 => \dec_ah1[15]_i_9_n_40\,
      O => \dec_ah1[14]_i_2_n_40\
    );
\dec_ah1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \dec_ah1[15]_i_8_n_40\,
      I1 => \dec_ah1[15]_i_9_n_40\,
      I2 => \dec_ah1[15]_i_6_n_40\,
      I3 => \dec_ah1_reg[15]_i_5_n_47\,
      I4 => apl1_11_reg_3075(14),
      O => \dec_ah1[14]_i_3_n_40\
    );
\dec_ah1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \dec_ah1[14]_i_5_n_40\,
      I1 => \dec_ah1[13]_i_5_n_40\,
      I2 => \dec_ah1[9]_i_2_n_40\,
      I3 => \dec_ah1[10]_i_2_n_40\,
      I4 => \dec_ah2_reg[14]_i_2_n_47\,
      I5 => apl2_8_reg_3069(11),
      O => \dec_ah1[14]_i_4_n_40\
    );
\dec_ah1[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_47\,
      I1 => apl2_8_reg_3069(12),
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[14]_i_5_n_40\
    );
\dec_ah1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(3),
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[19]_1\(0)
    );
\dec_ah1[15]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => apl1_11_reg_3075(16),
      I1 => \dec_ah1[15]_i_33_n_40\,
      I2 => \dec_ah1[15]_i_34_n_40\,
      I3 => apl1_11_reg_3075(17),
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      O => \dec_ah1[15]_i_11_n_40\
    );
\dec_ah1[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F1"
    )
        port map (
      I0 => apl1_11_reg_3075(17),
      I1 => apl1_11_reg_3075(16),
      I2 => \dec_ah1_reg[15]_i_5_n_47\,
      I3 => \dec_ah1[15]_i_3_n_40\,
      O => \dec_ah1[15]_i_12_n_40\
    );
\dec_ah1[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl1_11_reg_3075(16),
      I1 => apl1_11_reg_3075(17),
      O => \dec_ah1[15]_i_14_n_40\
    );
\dec_ah1[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl1_11_reg_3075(16),
      I1 => apl1_11_reg_3075(17),
      O => \dec_ah1[15]_i_15_n_40\
    );
\dec_ah1[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dec_ah1[7]_i_2_n_40\,
      I1 => \dec_ah1[6]_i_2_n_40\,
      I2 => \dec_ah1[5]_i_3_n_40\,
      I3 => \dec_ah1[4]_i_2_n_40\,
      I4 => \dec_ah1[5]_i_4_n_40\,
      O => \dec_ah1[15]_i_16_n_40\
    );
\dec_ah1[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_11_reg_3075(15),
      I1 => \dec_ah1[15]_i_33_n_40\,
      I2 => \dec_ah1_reg[15]_i_5_n_47\,
      I3 => apl1_11_reg_3075(14),
      I4 => \dec_ah1[15]_i_34_n_40\,
      O => \dec_ah1[15]_i_17_n_40\
    );
\dec_ah1[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001EE0E0007EE6E"
    )
        port map (
      I0 => \dec_ah1[12]_i_2_n_40\,
      I1 => \dec_ah1[15]_i_51_n_40\,
      I2 => apl1_11_reg_3075(13),
      I3 => \dec_ah1_reg[15]_i_5_n_47\,
      I4 => \dec_ah1[13]_i_2_n_40\,
      I5 => apl1_11_reg_3075(12),
      O => \dec_ah1[15]_i_18_n_40\
    );
\dec_ah1[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004BB0B0007BB3B"
    )
        port map (
      I0 => \dec_ah1[10]_i_4_n_40\,
      I1 => \dec_ah1[10]_i_2_n_40\,
      I2 => apl1_11_reg_3075(11),
      I3 => \dec_ah1_reg[15]_i_5_n_47\,
      I4 => \dec_ah1[11]_i_2_n_40\,
      I5 => apl1_11_reg_3075(10),
      O => \dec_ah1[15]_i_19_n_40\
    );
\dec_ah1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \dec_ah1[15]_i_3_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => apl1_11_reg_3075(15),
      I3 => \dec_ah1_reg[15]_i_5_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(15)
    );
\dec_ah1[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_47\,
      I1 => apl2_8_reg_3069(9),
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      I3 => \dec_ah1[9]_i_3_n_40\,
      I4 => apl2_8_reg_3069(8),
      I5 => \dec_ah1[8]_i_3_n_40\,
      O => \dec_ah1[15]_i_20_n_40\
    );
\dec_ah1[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_47\,
      I1 => apl2_8_reg_3069(7),
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      I3 => \dec_ah1[7]_i_3_n_40\,
      I4 => apl2_8_reg_3069(6),
      I5 => \dec_ah1[6]_i_3_n_40\,
      O => \dec_ah1[15]_i_21_n_40\
    );
\dec_ah1[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_11_reg_3075(5),
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => \dec_ah1[5]_i_4_n_40\,
      I3 => \dec_ah1[4]_i_2_n_40\,
      I4 => \dec_ah1[5]_i_3_n_40\,
      I5 => apl1_11_reg_3075(4),
      O => \dec_ah1[15]_i_22_n_40\
    );
\dec_ah1[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_11_reg_3075(3),
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => \dec_ah1[15]_i_52_n_40\,
      I3 => \dec_ah1[2]_i_3_n_40\,
      I4 => \dec_ah1[3]_i_3_n_40\,
      I5 => apl1_11_reg_3075(2),
      O => \dec_ah1[15]_i_23_n_40\
    );
\dec_ah1[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => apl1_11_reg_3075(0),
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => \dec_ah1[0]_i_2_n_40\,
      I3 => apl1_11_reg_3075(1),
      I4 => \dec_ah1[1]_i_2_n_40\,
      O => \dec_ah1[15]_i_24_n_40\
    );
\dec_ah1[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5099500005000599"
    )
        port map (
      I0 => \dec_ah1[15]_i_3_n_40\,
      I1 => apl1_11_reg_3075(15),
      I2 => \dec_ah1[15]_i_33_n_40\,
      I3 => \dec_ah1_reg[15]_i_5_n_47\,
      I4 => apl1_11_reg_3075(14),
      I5 => \dec_ah1[14]_i_2_n_40\,
      O => \dec_ah1[15]_i_25_n_40\
    );
\dec_ah1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600600F600F09"
    )
        port map (
      I0 => \dec_ah1[13]_i_2_n_40\,
      I1 => apl1_11_reg_3075(13),
      I2 => \dec_ah1[12]_i_2_n_40\,
      I3 => \dec_ah1_reg[15]_i_5_n_47\,
      I4 => apl1_11_reg_3075(12),
      I5 => \dec_ah1[15]_i_51_n_40\,
      O => \dec_ah1[15]_i_26_n_40\
    );
\dec_ah1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000660F006900"
    )
        port map (
      I0 => \dec_ah1[11]_i_2_n_40\,
      I1 => apl1_11_reg_3075(11),
      I2 => \dec_ah1[10]_i_4_n_40\,
      I3 => \dec_ah1[10]_i_2_n_40\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(10),
      O => \dec_ah1[15]_i_27_n_40\
    );
\dec_ah1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_ah1[9]_i_3_n_40\,
      I1 => apl2_8_reg_3069(9),
      I2 => \dec_ah1[8]_i_3_n_40\,
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      I4 => apl2_8_reg_3069(8),
      I5 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[15]_i_28_n_40\
    );
\dec_ah1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_ah1[7]_i_3_n_40\,
      I1 => apl2_8_reg_3069(7),
      I2 => \dec_ah1[6]_i_3_n_40\,
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      I4 => apl2_8_reg_3069(6),
      I5 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[15]_i_29_n_40\
    );
\dec_ah1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFDFFFF"
    )
        port map (
      I0 => \dec_ah1[15]_i_6_n_40\,
      I1 => \dec_ah1[12]_i_2_n_40\,
      I2 => \dec_ah1[15]_i_7_n_40\,
      I3 => \dec_ah1[11]_i_2_n_40\,
      I4 => \dec_ah1[15]_i_8_n_40\,
      I5 => \dec_ah1[15]_i_9_n_40\,
      O => \dec_ah1[15]_i_3_n_40\
    );
\dec_ah1[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_ah1[5]_i_3_n_40\,
      I1 => apl1_11_reg_3075(5),
      I2 => \dec_ah1[5]_i_4_n_40\,
      I3 => \dec_ah1[4]_i_2_n_40\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(4),
      O => \dec_ah1[15]_i_30_n_40\
    );
\dec_ah1[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_ah1[3]_i_3_n_40\,
      I1 => apl1_11_reg_3075(3),
      I2 => \dec_ah1[15]_i_52_n_40\,
      I3 => \dec_ah1[2]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(2),
      O => \dec_ah1[15]_i_31_n_40\
    );
\dec_ah1[15]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \dec_ah1[1]_i_2_n_40\,
      I1 => apl1_11_reg_3075(1),
      I2 => apl1_11_reg_3075(0),
      I3 => \dec_ah1[0]_i_2_n_40\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      O => \dec_ah1[15]_i_32_n_40\
    );
\dec_ah1[15]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC7F80"
    )
        port map (
      I0 => apl2_8_reg_3069(13),
      I1 => \dec_ah1[15]_i_53_n_40\,
      I2 => apl2_8_reg_3069(12),
      I3 => apl2_8_reg_3069(14),
      I4 => \dec_ah2_reg[14]_i_2_n_47\,
      I5 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[15]_i_33_n_40\
    );
\dec_ah1[15]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \dec_ah1[13]_i_2_n_40\,
      I1 => apl2_8_reg_3069(11),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      I3 => \dec_ah1[15]_i_7_n_40\,
      I4 => \dec_ah1[12]_i_2_n_40\,
      O => \dec_ah1[15]_i_34_n_40\
    );
\dec_ah1[15]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_11_reg_3075(15),
      I1 => \dec_ah1[15]_i_33_n_40\,
      I2 => apl1_11_reg_3075(14),
      O => \dec_ah1[15]_i_35_n_40\
    );
\dec_ah1[15]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_11_reg_3075(13),
      I1 => \dec_ah1[13]_i_2_n_40\,
      I2 => apl1_11_reg_3075(12),
      I3 => \dec_ah1[12]_i_2_n_40\,
      O => \dec_ah1[15]_i_36_n_40\
    );
\dec_ah1[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_11_reg_3075(11),
      I1 => \dec_ah1[11]_i_2_n_40\,
      I2 => apl1_11_reg_3075(10),
      I3 => \dec_ah1[15]_i_54_n_40\,
      O => \dec_ah1[15]_i_37_n_40\
    );
\dec_ah1[15]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_11_reg_3075(9),
      I1 => \dec_ah1[9]_i_4_n_40\,
      I2 => apl1_11_reg_3075(8),
      I3 => \dec_ah1[8]_i_4_n_40\,
      O => \dec_ah1[15]_i_38_n_40\
    );
\dec_ah1[15]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_11_reg_3075(7),
      I1 => \dec_ah1[15]_i_55_n_40\,
      I2 => \dec_ah1[6]_i_2_n_40\,
      I3 => \dec_ah1[7]_i_2_n_40\,
      I4 => apl1_11_reg_3075(6),
      O => \dec_ah1[15]_i_39_n_40\
    );
\dec_ah1[15]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_11_reg_3075(5),
      I1 => \dec_ah1[5]_i_4_n_40\,
      I2 => \dec_ah1[4]_i_2_n_40\,
      I3 => \dec_ah1[5]_i_3_n_40\,
      I4 => apl1_11_reg_3075(4),
      O => \dec_ah1[15]_i_40_n_40\
    );
\dec_ah1[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => apl1_11_reg_3075(3),
      I1 => \dec_ah1[0]_i_2_n_40\,
      I2 => \dec_ah1[1]_i_2_n_40\,
      I3 => \dec_ah1[2]_i_3_n_40\,
      I4 => \dec_ah1[3]_i_3_n_40\,
      I5 => apl1_11_reg_3075(2),
      O => \dec_ah1[15]_i_41_n_40\
    );
\dec_ah1[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => apl1_11_reg_3075(1),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(0),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(1),
      I5 => apl1_11_reg_3075(0),
      O => \dec_ah1[15]_i_42_n_40\
    );
\dec_ah1[15]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_11_reg_3075(15),
      I1 => \dec_ah1[15]_i_33_n_40\,
      I2 => apl1_11_reg_3075(14),
      O => \dec_ah1[15]_i_43_n_40\
    );
\dec_ah1[15]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_ah1[13]_i_2_n_40\,
      I1 => apl1_11_reg_3075(13),
      I2 => \dec_ah1[12]_i_2_n_40\,
      I3 => apl1_11_reg_3075(12),
      O => \dec_ah1[15]_i_44_n_40\
    );
\dec_ah1[15]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_ah1[11]_i_2_n_40\,
      I1 => apl1_11_reg_3075(11),
      I2 => \dec_ah1[15]_i_54_n_40\,
      I3 => apl1_11_reg_3075(10),
      O => \dec_ah1[15]_i_45_n_40\
    );
\dec_ah1[15]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_ah1[9]_i_4_n_40\,
      I1 => apl1_11_reg_3075(9),
      I2 => \dec_ah1[8]_i_4_n_40\,
      I3 => apl1_11_reg_3075(8),
      O => \dec_ah1[15]_i_46_n_40\
    );
\dec_ah1[15]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_ah1[7]_i_2_n_40\,
      I1 => apl1_11_reg_3075(7),
      I2 => \dec_ah1[15]_i_55_n_40\,
      I3 => \dec_ah1[6]_i_2_n_40\,
      I4 => apl1_11_reg_3075(6),
      O => \dec_ah1[15]_i_47_n_40\
    );
\dec_ah1[15]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_ah1[5]_i_3_n_40\,
      I1 => apl1_11_reg_3075(5),
      I2 => \dec_ah1[5]_i_4_n_40\,
      I3 => \dec_ah1[4]_i_2_n_40\,
      I4 => apl1_11_reg_3075(4),
      O => \dec_ah1[15]_i_48_n_40\
    );
\dec_ah1[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \dec_ah1[3]_i_3_n_40\,
      I1 => apl1_11_reg_3075(3),
      I2 => \dec_ah1[0]_i_2_n_40\,
      I3 => \dec_ah1[1]_i_2_n_40\,
      I4 => \dec_ah1[2]_i_3_n_40\,
      I5 => apl1_11_reg_3075(2),
      O => \dec_ah1[15]_i_49_n_40\
    );
\dec_ah1[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_8_reg_3069(1),
      I1 => apl1_11_reg_3075(1),
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      I3 => apl2_8_reg_3069(0),
      I4 => \dec_ah2_reg[14]_i_2_n_47\,
      I5 => apl1_11_reg_3075(0),
      O => \dec_ah1[15]_i_50_n_40\
    );
\dec_ah1[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => apl2_8_reg_3069(11),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(10),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(9),
      I5 => \dec_ah1[13]_i_5_n_40\,
      O => \dec_ah1[15]_i_51_n_40\
    );
\dec_ah1[15]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_8_reg_3069(1),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(0),
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[15]_i_52_n_40\
    );
\dec_ah1[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200000"
    )
        port map (
      I0 => apl2_8_reg_3069(11),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(10),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => \dec_ah1[13]_i_5_n_40\,
      I5 => apl2_8_reg_3069(9),
      O => \dec_ah1[15]_i_53_n_40\
    );
\dec_ah1[15]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \dec_ah1[10]_i_4_n_40\,
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(10),
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[15]_i_54_n_40\
    );
\dec_ah1[15]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_8_reg_3069(5),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(4),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => \dec_ah1[5]_i_4_n_40\,
      O => \dec_ah1[15]_i_55_n_40\
    );
\dec_ah1[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(14),
      O => \dec_ah1[15]_i_6_n_40\
    );
\dec_ah1[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \dec_ah1[15]_i_16_n_40\,
      I1 => apl2_8_reg_3069(8),
      I2 => apl2_8_reg_3069(9),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(10),
      I5 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[15]_i_7_n_40\
    );
\dec_ah1[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(13),
      O => \dec_ah1[15]_i_8_n_40\
    );
\dec_ah1[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E000E0000000"
    )
        port map (
      I0 => \dec_ah1[9]_i_2_n_40\,
      I1 => \dec_ah1[13]_i_5_n_40\,
      I2 => \dec_ah1[10]_i_2_n_40\,
      I3 => apl2_8_reg_3069(11),
      I4 => \dec_ah2_reg[14]_i_2_n_47\,
      I5 => apl2_8_reg_3069(12),
      O => \dec_ah1[15]_i_9_n_40\
    );
\dec_ah1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[1]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[1]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(1)
    );
\dec_ah1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(1),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[1]_i_2_n_40\
    );
\dec_ah1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_8_reg_3069(1),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(0),
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(1),
      O => \dec_ah1[1]_i_3_n_40\
    );
\dec_ah1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_ah1[2]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(2),
      I3 => \dec_ah1[2]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_4_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(2)
    );
\dec_ah1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_8_reg_3069(0),
      I1 => apl2_8_reg_3069(1),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      I3 => apl2_8_reg_3069(2),
      I4 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[2]_i_2_n_40\
    );
\dec_ah1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(2),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[2]_i_3_n_40\
    );
\dec_ah1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_ah1[3]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(3),
      I3 => \dec_ah1[3]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_4_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(3)
    );
\dec_ah1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_8_reg_3069(3),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(2),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(1),
      I5 => apl2_8_reg_3069(0),
      O => \dec_ah1[3]_i_2_n_40\
    );
\dec_ah1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(3),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[3]_i_3_n_40\
    );
\dec_ah1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[4]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[4]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(4)
    );
\dec_ah1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(4),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[4]_i_2_n_40\
    );
\dec_ah1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_ah1[5]_i_4_n_40\,
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(4),
      I3 => \dec_ah2_reg[14]_i_3_n_45\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(4),
      O => \dec_ah1[4]_i_3_n_40\
    );
\dec_ah1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_ah1[5]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(5),
      I3 => \dec_ah1[5]_i_3_n_40\,
      I4 => \dec_ah1_reg[15]_i_4_n_47\,
      O => \apl1_11_reg_3075_reg[15]_0\(5)
    );
\dec_ah1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_8_reg_3069(5),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(4),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => \dec_ah1[5]_i_4_n_40\,
      O => \dec_ah1[5]_i_2_n_40\
    );
\dec_ah1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(5),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[5]_i_3_n_40\
    );
\dec_ah1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_8_reg_3069(3),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(2),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(1),
      I5 => apl2_8_reg_3069(0),
      O => \dec_ah1[5]_i_4_n_40\
    );
\dec_ah1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[6]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[6]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(6)
    );
\dec_ah1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(6),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[6]_i_2_n_40\
    );
\dec_ah1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[6]_i_4_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(6),
      O => \dec_ah1[6]_i_3_n_40\
    );
\dec_ah1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \dec_ah1[5]_i_4_n_40\,
      I1 => apl2_8_reg_3069(4),
      I2 => apl2_8_reg_3069(5),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(6),
      I5 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[6]_i_4_n_40\
    );
\dec_ah1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[7]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[7]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(7)
    );
\dec_ah1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(7),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[7]_i_2_n_40\
    );
\dec_ah1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_47\,
      I1 => apl2_8_reg_3069(7),
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      I3 => \dec_ah1[7]_i_4_n_40\,
      I4 => \dec_ah1_reg[15]_i_5_n_47\,
      I5 => apl1_11_reg_3075(7),
      O => \dec_ah1[7]_i_3_n_40\
    );
\dec_ah1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \dec_ah1[5]_i_4_n_40\,
      I1 => apl2_8_reg_3069(4),
      I2 => apl2_8_reg_3069(5),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(6),
      I5 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[7]_i_4_n_40\
    );
\dec_ah1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[8]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[8]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(8)
    );
\dec_ah1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(8),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[8]_i_2_n_40\
    );
\dec_ah1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[8]_i_4_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(8),
      O => \dec_ah1[8]_i_3_n_40\
    );
\dec_ah1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \dec_ah1[7]_i_4_n_40\,
      I1 => apl2_8_reg_3069(7),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      I3 => apl2_8_reg_3069(8),
      I4 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \dec_ah1[8]_i_4_n_40\
    );
\dec_ah1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[9]_i_2_n_40\,
      I1 => \dec_ah1_reg[15]_i_4_n_47\,
      I2 => \dec_ah1[9]_i_3_n_40\,
      O => \apl1_11_reg_3075_reg[15]_0\(9)
    );
\dec_ah1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(9),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah1[9]_i_2_n_40\
    );
\dec_ah1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_ah1[9]_i_4_n_40\,
      I1 => \dec_ah1_reg[15]_i_5_n_47\,
      I2 => apl1_11_reg_3075(9),
      O => \dec_ah1[9]_i_3_n_40\
    );
\dec_ah1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_8_reg_3069(9),
      I1 => \dec_ah2_reg[14]_i_3_n_45\,
      I2 => apl2_8_reg_3069(8),
      I3 => \dec_ah2_reg[14]_i_2_n_47\,
      I4 => apl2_8_reg_3069(7),
      I5 => \dec_ah1[7]_i_4_n_40\,
      O => \dec_ah1[9]_i_4_n_40\
    );
\dec_ah1_reg[15]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[15]_i_10_n_40\,
      CO(6) => \dec_ah1_reg[15]_i_10_n_41\,
      CO(5) => \dec_ah1_reg[15]_i_10_n_42\,
      CO(4) => \dec_ah1_reg[15]_i_10_n_43\,
      CO(3) => \dec_ah1_reg[15]_i_10_n_44\,
      CO(2) => \dec_ah1_reg[15]_i_10_n_45\,
      CO(1) => \dec_ah1_reg[15]_i_10_n_46\,
      CO(0) => \dec_ah1_reg[15]_i_10_n_47\,
      DI(7) => \dec_ah1[15]_i_17_n_40\,
      DI(6) => \dec_ah1[15]_i_18_n_40\,
      DI(5) => \dec_ah1[15]_i_19_n_40\,
      DI(4) => \dec_ah1[15]_i_20_n_40\,
      DI(3) => \dec_ah1[15]_i_21_n_40\,
      DI(2) => \dec_ah1[15]_i_22_n_40\,
      DI(1) => \dec_ah1[15]_i_23_n_40\,
      DI(0) => \dec_ah1[15]_i_24_n_40\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_ah1[15]_i_25_n_40\,
      S(6) => \dec_ah1[15]_i_26_n_40\,
      S(5) => \dec_ah1[15]_i_27_n_40\,
      S(4) => \dec_ah1[15]_i_28_n_40\,
      S(3) => \dec_ah1[15]_i_29_n_40\,
      S(2) => \dec_ah1[15]_i_30_n_40\,
      S(1) => \dec_ah1[15]_i_31_n_40\,
      S(0) => \dec_ah1[15]_i_32_n_40\
    );
\dec_ah1_reg[15]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah1_reg[15]_i_13_n_40\,
      CO(6) => \dec_ah1_reg[15]_i_13_n_41\,
      CO(5) => \dec_ah1_reg[15]_i_13_n_42\,
      CO(4) => \dec_ah1_reg[15]_i_13_n_43\,
      CO(3) => \dec_ah1_reg[15]_i_13_n_44\,
      CO(2) => \dec_ah1_reg[15]_i_13_n_45\,
      CO(1) => \dec_ah1_reg[15]_i_13_n_46\,
      CO(0) => \dec_ah1_reg[15]_i_13_n_47\,
      DI(7) => \dec_ah1[15]_i_35_n_40\,
      DI(6) => \dec_ah1[15]_i_36_n_40\,
      DI(5) => \dec_ah1[15]_i_37_n_40\,
      DI(4) => \dec_ah1[15]_i_38_n_40\,
      DI(3) => \dec_ah1[15]_i_39_n_40\,
      DI(2) => \dec_ah1[15]_i_40_n_40\,
      DI(1) => \dec_ah1[15]_i_41_n_40\,
      DI(0) => \dec_ah1[15]_i_42_n_40\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_13_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_ah1[15]_i_43_n_40\,
      S(6) => \dec_ah1[15]_i_44_n_40\,
      S(5) => \dec_ah1[15]_i_45_n_40\,
      S(4) => \dec_ah1[15]_i_46_n_40\,
      S(3) => \dec_ah1[15]_i_47_n_40\,
      S(2) => \dec_ah1[15]_i_48_n_40\,
      S(1) => \dec_ah1[15]_i_49_n_40\,
      S(0) => \dec_ah1[15]_i_50_n_40\
    );
\dec_ah1_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[15]_i_10_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_ah1_reg[15]_i_4_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_ah1_reg[15]_i_4_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_ah1[15]_i_11_n_40\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_ah1[15]_i_12_n_40\
    );
\dec_ah1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah1_reg[15]_i_13_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_ah1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_ah1_reg[15]_i_5_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_ah1[15]_i_14_n_40\,
      O(7 downto 0) => \NLW_dec_ah1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_ah1[15]_i_15_n_40\
    );
\dec_ah2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(0),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(0)
    );
\dec_ah2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(10),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(10)
    );
\dec_ah2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(11),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(11)
    );
\dec_ah2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_47\,
      I1 => apl2_8_reg_3069(12),
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \apl2_8_reg_3069_reg[14]_0\(12)
    );
\dec_ah2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(13),
      O => \apl2_8_reg_3069_reg[14]_0\(13)
    );
\dec_ah2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => apl2_8_reg_3069(14),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => \dec_ah2_reg[14]_i_3_n_45\,
      O => \apl2_8_reg_3069_reg[14]_0\(14)
    );
\dec_ah2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_8_reg_3069(12),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(13),
      O => \dec_ah2[14]_i_10_n_40\
    );
\dec_ah2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(15),
      I1 => apl2_8_reg_3069(14),
      O => \dec_ah2[14]_i_11_n_40\
    );
\dec_ah2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(11),
      I1 => apl2_8_reg_3069(10),
      O => \dec_ah2[14]_i_12_n_40\
    );
\dec_ah2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(9),
      I1 => apl2_8_reg_3069(8),
      O => \dec_ah2[14]_i_13_n_40\
    );
\dec_ah2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(7),
      I1 => apl2_8_reg_3069(6),
      O => \dec_ah2[14]_i_14_n_40\
    );
\dec_ah2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(5),
      I1 => apl2_8_reg_3069(4),
      O => \dec_ah2[14]_i_15_n_40\
    );
\dec_ah2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(3),
      I1 => apl2_8_reg_3069(2),
      O => \dec_ah2[14]_i_16_n_40\
    );
\dec_ah2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_8_reg_3069(1),
      I1 => apl2_8_reg_3069(0),
      O => \dec_ah2[14]_i_17_n_40\
    );
\dec_ah2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(14),
      I1 => apl2_8_reg_3069(15),
      O => \dec_ah2[14]_i_18_n_40\
    );
\dec_ah2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_8_reg_3069(13),
      I1 => apl2_8_reg_3069(12),
      O => \dec_ah2[14]_i_19_n_40\
    );
\dec_ah2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(10),
      I1 => apl2_8_reg_3069(11),
      O => \dec_ah2[14]_i_20_n_40\
    );
\dec_ah2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(8),
      I1 => apl2_8_reg_3069(9),
      O => \dec_ah2[14]_i_21_n_40\
    );
\dec_ah2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(6),
      I1 => apl2_8_reg_3069(7),
      O => \dec_ah2[14]_i_22_n_40\
    );
\dec_ah2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(4),
      I1 => apl2_8_reg_3069(5),
      O => \dec_ah2[14]_i_23_n_40\
    );
\dec_ah2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(2),
      I1 => apl2_8_reg_3069(3),
      O => \dec_ah2[14]_i_24_n_40\
    );
\dec_ah2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(0),
      I1 => apl2_8_reg_3069(1),
      O => \dec_ah2[14]_i_25_n_40\
    );
\dec_ah2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_8_reg_3069(16),
      O => \dec_ah2[14]_i_5_n_40\
    );
\dec_ah2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_8_reg_3069(14),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(15),
      O => \dec_ah2[14]_i_6_n_40\
    );
\dec_ah2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_2_n_47\,
      I1 => apl2_8_reg_3069(12),
      I2 => apl2_8_reg_3069(13),
      O => \dec_ah2[14]_i_7_n_40\
    );
\dec_ah2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_8_reg_3069(16),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \dec_ah2[14]_i_8_n_40\
    );
\dec_ah2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_8_reg_3069(15),
      I1 => \dec_ah2_reg[14]_i_2_n_47\,
      I2 => apl2_8_reg_3069(14),
      O => \dec_ah2[14]_i_9_n_40\
    );
\dec_ah2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(1),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(1)
    );
\dec_ah2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(2),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(2)
    );
\dec_ah2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(3),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(3)
    );
\dec_ah2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(4),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(4)
    );
\dec_ah2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(5),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(5)
    );
\dec_ah2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(6),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(6)
    );
\dec_ah2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(7),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(7)
    );
\dec_ah2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(8),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(8)
    );
\dec_ah2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_ah2_reg[14]_i_3_n_45\,
      I1 => apl2_8_reg_3069(9),
      I2 => \dec_ah2_reg[14]_i_2_n_47\,
      O => \apl2_8_reg_3069_reg[14]_0\(9)
    );
\dec_ah2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_ah2_reg[14]_i_4_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_ah2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_ah2_reg[14]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_dec_ah2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_ah2[14]_i_5_n_40\
    );
\dec_ah2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_dec_ah2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \dec_ah2_reg[14]_i_3_n_45\,
      CO(1) => \dec_ah2_reg[14]_i_3_n_46\,
      CO(0) => \dec_ah2_reg[14]_i_3_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1) => \dec_ah2[14]_i_6_n_40\,
      DI(0) => \dec_ah2[14]_i_7_n_40\,
      O(7 downto 0) => \NLW_dec_ah2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \dec_ah2[14]_i_8_n_40\,
      S(1) => \dec_ah2[14]_i_9_n_40\,
      S(0) => \dec_ah2[14]_i_10_n_40\
    );
\dec_ah2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_ah2_reg[14]_i_4_n_40\,
      CO(6) => \dec_ah2_reg[14]_i_4_n_41\,
      CO(5) => \dec_ah2_reg[14]_i_4_n_42\,
      CO(4) => \dec_ah2_reg[14]_i_4_n_43\,
      CO(3) => \dec_ah2_reg[14]_i_4_n_44\,
      CO(2) => \dec_ah2_reg[14]_i_4_n_45\,
      CO(1) => \dec_ah2_reg[14]_i_4_n_46\,
      CO(0) => \dec_ah2_reg[14]_i_4_n_47\,
      DI(7) => \dec_ah2[14]_i_11_n_40\,
      DI(6) => '0',
      DI(5) => \dec_ah2[14]_i_12_n_40\,
      DI(4) => \dec_ah2[14]_i_13_n_40\,
      DI(3) => \dec_ah2[14]_i_14_n_40\,
      DI(2) => \dec_ah2[14]_i_15_n_40\,
      DI(1) => \dec_ah2[14]_i_16_n_40\,
      DI(0) => \dec_ah2[14]_i_17_n_40\,
      O(7 downto 0) => \NLW_dec_ah2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_ah2[14]_i_18_n_40\,
      S(6) => \dec_ah2[14]_i_19_n_40\,
      S(5) => \dec_ah2[14]_i_20_n_40\,
      S(4) => \dec_ah2[14]_i_21_n_40\,
      S(3) => \dec_ah2[14]_i_22_n_40\,
      S(2) => \dec_ah2[14]_i_23_n_40\,
      S(1) => \dec_ah2[14]_i_24_n_40\,
      S(0) => \dec_ah2[14]_i_25_n_40\
    );
\dec_al1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \dec_al1_reg[15]_i_4_n_47\,
      I1 => \dec_al1[0]_i_2_n_40\,
      I2 => \dec_al1_reg[15]_i_5_n_47\,
      I3 => apl1_reg_2932(0),
      O => \apl1_reg_2932_reg[15]_0\(0)
    );
\dec_al1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(0),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[0]_i_2_n_40\
    );
\dec_al1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \dec_al1[10]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[10]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(10)
    );
\dec_al1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(10),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[10]_i_2_n_40\
    );
\dec_al1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565FFFF55650000"
    )
        port map (
      I0 => \dec_al1[10]_i_4_n_40\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(10),
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(10),
      O => \dec_al1[10]_i_3_n_40\
    );
\dec_al1[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00330032"
    )
        port map (
      I0 => apl2_reg_2926(9),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(8),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(7),
      I5 => \dec_al1[7]_i_4_n_40\,
      O => \dec_al1[10]_i_4_n_40\
    );
\dec_al1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_al1[11]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(11),
      I3 => \dec_al1[11]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(11)
    );
\dec_al1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8FF57"
    )
        port map (
      I0 => apl2_reg_2926(10),
      I1 => \dec_al1[13]_i_4_n_40\,
      I2 => apl2_reg_2926(9),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(11),
      I5 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[11]_i_2_n_40\
    );
\dec_al1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_reg_2926(11),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(10),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[11]_i_3_n_40\
    );
\dec_al1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_al1[12]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(12),
      I3 => \dec_al1[12]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(12)
    );
\dec_al1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFE000"
    )
        port map (
      I0 => \dec_al1[9]_i_2_n_40\,
      I1 => \dec_al1[13]_i_4_n_40\,
      I2 => \dec_al1[10]_i_2_n_40\,
      I3 => apl2_reg_2926(11),
      I4 => \dec_al1[15]_i_7_n_40\,
      O => \dec_al1[12]_i_2_n_40\
    );
\dec_al1[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFFEE"
    )
        port map (
      I0 => apl2_reg_2926(12),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(10),
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      I4 => apl2_reg_2926(11),
      O => \dec_al1[12]_i_3_n_40\
    );
\dec_al1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_al1[13]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(13),
      I3 => \dec_al1[13]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(13)
    );
\dec_al1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565555555"
    )
        port map (
      I0 => \dec_al1[15]_i_10_n_40\,
      I1 => \dec_al1[15]_i_7_n_40\,
      I2 => apl2_reg_2926(11),
      I3 => \dec_al1[10]_i_2_n_40\,
      I4 => \dec_al1[13]_i_4_n_40\,
      I5 => \dec_al1[9]_i_2_n_40\,
      O => \dec_al1[13]_i_2_n_40\
    );
\dec_al1[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555559"
    )
        port map (
      I0 => \dec_al1[13]_i_2_n_40\,
      I1 => apl2_reg_2926(11),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      I3 => \dec_al1[15]_i_9_n_40\,
      I4 => \dec_al1[12]_i_2_n_40\,
      O => \dec_al1[13]_i_3_n_40\
    );
\dec_al1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \dec_al1[5]_i_4_n_40\,
      I1 => \dec_al1[4]_i_2_n_40\,
      I2 => \dec_al1[5]_i_3_n_40\,
      I3 => \dec_al1[6]_i_2_n_40\,
      I4 => \dec_al1[7]_i_2_n_40\,
      I5 => \dec_al1[8]_i_2_n_40\,
      O => \dec_al1[13]_i_4_n_40\
    );
\dec_al1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[14]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[14]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(14)
    );
\dec_al1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333300A60000CC65"
    )
        port map (
      I0 => apl2_reg_2926(14),
      I1 => \dec_al1[14]_i_4_n_40\,
      I2 => apl2_reg_2926(13),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => \dec_al2_reg[14]_i_3_n_45\,
      I5 => \dec_al1[14]_i_5_n_40\,
      O => \dec_al1[14]_i_2_n_40\
    );
\dec_al1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \dec_al1[15]_i_10_n_40\,
      I1 => \dec_al1[14]_i_5_n_40\,
      I2 => \dec_al1[15]_i_6_n_40\,
      I3 => \dec_al1_reg[15]_i_5_n_47\,
      I4 => apl1_reg_2932(14),
      O => \dec_al1[14]_i_3_n_40\
    );
\dec_al1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \dec_al1[15]_i_7_n_40\,
      I1 => \dec_al1[13]_i_4_n_40\,
      I2 => \dec_al1[9]_i_2_n_40\,
      I3 => \dec_al1[10]_i_2_n_40\,
      I4 => \dec_al2_reg[14]_i_2_n_47\,
      I5 => apl2_reg_2926(11),
      O => \dec_al1[14]_i_4_n_40\
    );
\dec_al1[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \dec_al1[9]_i_2_n_40\,
      I1 => \dec_al1[13]_i_4_n_40\,
      I2 => \dec_al1[10]_i_2_n_40\,
      I3 => apl2_reg_2926(11),
      I4 => \dec_al1[15]_i_7_n_40\,
      O => \dec_al1[14]_i_5_n_40\
    );
\dec_al1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(1),
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[9]_1\(0)
    );
\dec_al1[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(13),
      O => \dec_al1[15]_i_10_n_40\
    );
\dec_al1[15]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => apl1_reg_2932(16),
      I1 => \dec_al1[15]_i_34_n_40\,
      I2 => \dec_al1[15]_i_35_n_40\,
      I3 => apl1_reg_2932(17),
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      O => \dec_al1[15]_i_12_n_40\
    );
\dec_al1[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F1"
    )
        port map (
      I0 => apl1_reg_2932(17),
      I1 => apl1_reg_2932(16),
      I2 => \dec_al1_reg[15]_i_5_n_47\,
      I3 => \dec_al1[15]_i_3_n_40\,
      O => \dec_al1[15]_i_13_n_40\
    );
\dec_al1[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl1_reg_2932(16),
      I1 => apl1_reg_2932(17),
      O => \dec_al1[15]_i_15_n_40\
    );
\dec_al1[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl1_reg_2932(16),
      I1 => apl1_reg_2932(17),
      O => \dec_al1[15]_i_16_n_40\
    );
\dec_al1[15]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \dec_al1[7]_i_2_n_40\,
      I1 => \dec_al1[6]_i_2_n_40\,
      I2 => \dec_al1[5]_i_3_n_40\,
      I3 => \dec_al1[4]_i_2_n_40\,
      I4 => \dec_al1[5]_i_4_n_40\,
      O => \dec_al1[15]_i_17_n_40\
    );
\dec_al1[15]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_reg_2932(15),
      I1 => \dec_al1[15]_i_34_n_40\,
      I2 => \dec_al1_reg[15]_i_5_n_47\,
      I3 => apl1_reg_2932(14),
      I4 => \dec_al1[15]_i_35_n_40\,
      O => \dec_al1[15]_i_18_n_40\
    );
\dec_al1[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001EE0E0007EE6E"
    )
        port map (
      I0 => \dec_al1[12]_i_2_n_40\,
      I1 => \dec_al1[15]_i_52_n_40\,
      I2 => apl1_reg_2932(13),
      I3 => \dec_al1_reg[15]_i_5_n_47\,
      I4 => \dec_al1[13]_i_2_n_40\,
      I5 => apl1_reg_2932(12),
      O => \dec_al1[15]_i_19_n_40\
    );
\dec_al1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \dec_al1[15]_i_3_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => apl1_reg_2932(15),
      I3 => \dec_al1_reg[15]_i_5_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(15)
    );
\dec_al1[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004BB0B0007BB3B"
    )
        port map (
      I0 => \dec_al1[10]_i_4_n_40\,
      I1 => \dec_al1[10]_i_2_n_40\,
      I2 => apl1_reg_2932(11),
      I3 => \dec_al1_reg[15]_i_5_n_47\,
      I4 => \dec_al1[11]_i_2_n_40\,
      I5 => apl1_reg_2932(10),
      O => \dec_al1[15]_i_20_n_40\
    );
\dec_al1[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_2926(9),
      I2 => \dec_al2_reg[14]_i_3_n_45\,
      I3 => \dec_al1[9]_i_3_n_40\,
      I4 => apl2_reg_2926(8),
      I5 => \dec_al1[8]_i_3_n_40\,
      O => \dec_al1[15]_i_21_n_40\
    );
\dec_al1[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_2926(7),
      I2 => \dec_al2_reg[14]_i_3_n_45\,
      I3 => \dec_al1[7]_i_3_n_40\,
      I4 => apl2_reg_2926(6),
      I5 => \dec_al1[6]_i_3_n_40\,
      O => \dec_al1[15]_i_22_n_40\
    );
\dec_al1[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_reg_2932(5),
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => \dec_al1[5]_i_4_n_40\,
      I3 => \dec_al1[4]_i_2_n_40\,
      I4 => \dec_al1[5]_i_3_n_40\,
      I5 => apl1_reg_2932(4),
      O => \dec_al1[15]_i_23_n_40\
    );
\dec_al1[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_reg_2932(3),
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => \dec_al1[15]_i_53_n_40\,
      I3 => \dec_al1[2]_i_3_n_40\,
      I4 => \dec_al1[3]_i_3_n_40\,
      I5 => apl1_reg_2932(2),
      O => \dec_al1[15]_i_24_n_40\
    );
\dec_al1[15]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => apl1_reg_2932(0),
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => \dec_al1[0]_i_2_n_40\,
      I3 => apl1_reg_2932(1),
      I4 => \dec_al1[1]_i_2_n_40\,
      O => \dec_al1[15]_i_25_n_40\
    );
\dec_al1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5099500005000599"
    )
        port map (
      I0 => \dec_al1[15]_i_3_n_40\,
      I1 => apl1_reg_2932(15),
      I2 => \dec_al1[15]_i_34_n_40\,
      I3 => \dec_al1_reg[15]_i_5_n_47\,
      I4 => apl1_reg_2932(14),
      I5 => \dec_al1[14]_i_2_n_40\,
      O => \dec_al1[15]_i_26_n_40\
    );
\dec_al1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600600F600F09"
    )
        port map (
      I0 => \dec_al1[13]_i_2_n_40\,
      I1 => apl1_reg_2932(13),
      I2 => \dec_al1[12]_i_2_n_40\,
      I3 => \dec_al1_reg[15]_i_5_n_47\,
      I4 => apl1_reg_2932(12),
      I5 => \dec_al1[15]_i_52_n_40\,
      O => \dec_al1[15]_i_27_n_40\
    );
\dec_al1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000660F006900"
    )
        port map (
      I0 => \dec_al1[11]_i_2_n_40\,
      I1 => apl1_reg_2932(11),
      I2 => \dec_al1[10]_i_4_n_40\,
      I3 => \dec_al1[10]_i_2_n_40\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(10),
      O => \dec_al1[15]_i_28_n_40\
    );
\dec_al1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_al1[9]_i_3_n_40\,
      I1 => apl2_reg_2926(9),
      I2 => \dec_al1[8]_i_3_n_40\,
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      I4 => apl2_reg_2926(8),
      I5 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[15]_i_29_n_40\
    );
\dec_al1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7DFFFFFFFF"
    )
        port map (
      I0 => \dec_al1[15]_i_6_n_40\,
      I1 => \dec_al1[15]_i_7_n_40\,
      I2 => \dec_al1[15]_i_8_n_40\,
      I3 => \dec_al1[15]_i_9_n_40\,
      I4 => \dec_al1[11]_i_2_n_40\,
      I5 => \dec_al1[15]_i_10_n_40\,
      O => \dec_al1[15]_i_3_n_40\
    );
\dec_al1[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \dec_al1[7]_i_3_n_40\,
      I1 => apl2_reg_2926(7),
      I2 => \dec_al1[6]_i_3_n_40\,
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      I4 => apl2_reg_2926(6),
      I5 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[15]_i_30_n_40\
    );
\dec_al1[15]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_al1[5]_i_3_n_40\,
      I1 => apl1_reg_2932(5),
      I2 => \dec_al1[5]_i_4_n_40\,
      I3 => \dec_al1[4]_i_2_n_40\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(4),
      O => \dec_al1[15]_i_31_n_40\
    );
\dec_al1[15]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \dec_al1[3]_i_3_n_40\,
      I1 => apl1_reg_2932(3),
      I2 => \dec_al1[15]_i_53_n_40\,
      I3 => \dec_al1[2]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(2),
      O => \dec_al1[15]_i_32_n_40\
    );
\dec_al1[15]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \dec_al1[1]_i_2_n_40\,
      I1 => apl1_reg_2932(1),
      I2 => apl1_reg_2932(0),
      I3 => \dec_al1[0]_i_2_n_40\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      O => \dec_al1[15]_i_33_n_40\
    );
\dec_al1[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC7F80"
    )
        port map (
      I0 => apl2_reg_2926(13),
      I1 => \dec_al1[15]_i_8_n_40\,
      I2 => apl2_reg_2926(12),
      I3 => apl2_reg_2926(14),
      I4 => \dec_al2_reg[14]_i_2_n_47\,
      I5 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[15]_i_34_n_40\
    );
\dec_al1[15]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \dec_al1[13]_i_2_n_40\,
      I1 => apl2_reg_2926(11),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      I3 => \dec_al1[15]_i_9_n_40\,
      I4 => \dec_al1[12]_i_2_n_40\,
      O => \dec_al1[15]_i_35_n_40\
    );
\dec_al1[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_reg_2932(15),
      I1 => \dec_al1[15]_i_34_n_40\,
      I2 => apl1_reg_2932(14),
      O => \dec_al1[15]_i_36_n_40\
    );
\dec_al1[15]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_reg_2932(13),
      I1 => \dec_al1[13]_i_2_n_40\,
      I2 => apl1_reg_2932(12),
      I3 => \dec_al1[12]_i_2_n_40\,
      O => \dec_al1[15]_i_37_n_40\
    );
\dec_al1[15]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_reg_2932(11),
      I1 => \dec_al1[11]_i_2_n_40\,
      I2 => apl1_reg_2932(10),
      I3 => \dec_al1[15]_i_54_n_40\,
      O => \dec_al1[15]_i_38_n_40\
    );
\dec_al1[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_reg_2932(9),
      I1 => \dec_al1[9]_i_4_n_40\,
      I2 => apl1_reg_2932(8),
      I3 => \dec_al1[8]_i_4_n_40\,
      O => \dec_al1[15]_i_39_n_40\
    );
\dec_al1[15]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_reg_2932(7),
      I1 => \dec_al1[15]_i_55_n_40\,
      I2 => \dec_al1[6]_i_2_n_40\,
      I3 => \dec_al1[7]_i_2_n_40\,
      I4 => apl1_reg_2932(6),
      O => \dec_al1[15]_i_40_n_40\
    );
\dec_al1[15]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_reg_2932(5),
      I1 => \dec_al1[5]_i_4_n_40\,
      I2 => \dec_al1[4]_i_2_n_40\,
      I3 => \dec_al1[5]_i_3_n_40\,
      I4 => apl1_reg_2932(4),
      O => \dec_al1[15]_i_41_n_40\
    );
\dec_al1[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => apl1_reg_2932(3),
      I1 => \dec_al1[0]_i_2_n_40\,
      I2 => \dec_al1[1]_i_2_n_40\,
      I3 => \dec_al1[2]_i_3_n_40\,
      I4 => \dec_al1[3]_i_3_n_40\,
      I5 => apl1_reg_2932(2),
      O => \dec_al1[15]_i_42_n_40\
    );
\dec_al1[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => apl1_reg_2932(1),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(0),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(1),
      I5 => apl1_reg_2932(0),
      O => \dec_al1[15]_i_43_n_40\
    );
\dec_al1[15]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_reg_2932(15),
      I1 => \dec_al1[15]_i_34_n_40\,
      I2 => apl1_reg_2932(14),
      O => \dec_al1[15]_i_44_n_40\
    );
\dec_al1[15]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_al1[13]_i_2_n_40\,
      I1 => apl1_reg_2932(13),
      I2 => \dec_al1[12]_i_2_n_40\,
      I3 => apl1_reg_2932(12),
      O => \dec_al1[15]_i_45_n_40\
    );
\dec_al1[15]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_al1[11]_i_2_n_40\,
      I1 => apl1_reg_2932(11),
      I2 => \dec_al1[15]_i_54_n_40\,
      I3 => apl1_reg_2932(10),
      O => \dec_al1[15]_i_46_n_40\
    );
\dec_al1[15]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \dec_al1[9]_i_4_n_40\,
      I1 => apl1_reg_2932(9),
      I2 => \dec_al1[8]_i_4_n_40\,
      I3 => apl1_reg_2932(8),
      O => \dec_al1[15]_i_47_n_40\
    );
\dec_al1[15]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_al1[7]_i_2_n_40\,
      I1 => apl1_reg_2932(7),
      I2 => \dec_al1[15]_i_55_n_40\,
      I3 => \dec_al1[6]_i_2_n_40\,
      I4 => apl1_reg_2932(6),
      O => \dec_al1[15]_i_48_n_40\
    );
\dec_al1[15]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \dec_al1[5]_i_3_n_40\,
      I1 => apl1_reg_2932(5),
      I2 => \dec_al1[5]_i_4_n_40\,
      I3 => \dec_al1[4]_i_2_n_40\,
      I4 => apl1_reg_2932(4),
      O => \dec_al1[15]_i_49_n_40\
    );
\dec_al1[15]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \dec_al1[3]_i_3_n_40\,
      I1 => apl1_reg_2932(3),
      I2 => \dec_al1[0]_i_2_n_40\,
      I3 => \dec_al1[1]_i_2_n_40\,
      I4 => \dec_al1[2]_i_3_n_40\,
      I5 => apl1_reg_2932(2),
      O => \dec_al1[15]_i_50_n_40\
    );
\dec_al1[15]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_reg_2926(1),
      I1 => apl1_reg_2932(1),
      I2 => \dec_al2_reg[14]_i_3_n_45\,
      I3 => apl2_reg_2926(0),
      I4 => \dec_al2_reg[14]_i_2_n_47\,
      I5 => apl1_reg_2932(0),
      O => \dec_al1[15]_i_51_n_40\
    );
\dec_al1[15]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => apl2_reg_2926(11),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(10),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(9),
      I5 => \dec_al1[13]_i_4_n_40\,
      O => \dec_al1[15]_i_52_n_40\
    );
\dec_al1[15]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_reg_2926(1),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(0),
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[15]_i_53_n_40\
    );
\dec_al1[15]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \dec_al1[10]_i_4_n_40\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(10),
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[15]_i_54_n_40\
    );
\dec_al1[15]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_reg_2926(5),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(4),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => \dec_al1[5]_i_4_n_40\,
      O => \dec_al1[15]_i_55_n_40\
    );
\dec_al1[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(14),
      O => \dec_al1[15]_i_6_n_40\
    );
\dec_al1[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(12),
      O => \dec_al1[15]_i_7_n_40\
    );
\dec_al1[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200000"
    )
        port map (
      I0 => apl2_reg_2926(11),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(10),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => \dec_al1[13]_i_4_n_40\,
      I5 => apl2_reg_2926(9),
      O => \dec_al1[15]_i_8_n_40\
    );
\dec_al1[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \dec_al1[15]_i_17_n_40\,
      I1 => apl2_reg_2926(8),
      I2 => apl2_reg_2926(9),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(10),
      I5 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[15]_i_9_n_40\
    );
\dec_al1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[1]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[1]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(1)
    );
\dec_al1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(1),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[1]_i_2_n_40\
    );
\dec_al1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_reg_2926(1),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(0),
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(1),
      O => \dec_al1[1]_i_3_n_40\
    );
\dec_al1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_al1[2]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(2),
      I3 => \dec_al1[2]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(2)
    );
\dec_al1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_reg_2926(0),
      I1 => apl2_reg_2926(1),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      I3 => apl2_reg_2926(2),
      I4 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[2]_i_2_n_40\
    );
\dec_al1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(2),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[2]_i_3_n_40\
    );
\dec_al1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_al1[3]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(3),
      I3 => \dec_al1[3]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(3)
    );
\dec_al1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_reg_2926(3),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(2),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(1),
      I5 => apl2_reg_2926(0),
      O => \dec_al1[3]_i_2_n_40\
    );
\dec_al1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(3),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[3]_i_3_n_40\
    );
\dec_al1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[4]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[4]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(4)
    );
\dec_al1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(4),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[4]_i_2_n_40\
    );
\dec_al1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \dec_al1[5]_i_4_n_40\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(4),
      I3 => \dec_al2_reg[14]_i_3_n_45\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(4),
      O => \dec_al1[4]_i_3_n_40\
    );
\dec_al1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \dec_al1[5]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(5),
      I3 => \dec_al1[5]_i_3_n_40\,
      I4 => \dec_al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_2932_reg[15]_0\(5)
    );
\dec_al1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_reg_2926(5),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(4),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => \dec_al1[5]_i_4_n_40\,
      O => \dec_al1[5]_i_2_n_40\
    );
\dec_al1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(5),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[5]_i_3_n_40\
    );
\dec_al1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_reg_2926(3),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(2),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(1),
      I5 => apl2_reg_2926(0),
      O => \dec_al1[5]_i_4_n_40\
    );
\dec_al1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[6]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[6]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(6)
    );
\dec_al1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(6),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[6]_i_2_n_40\
    );
\dec_al1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[6]_i_4_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(6),
      O => \dec_al1[6]_i_3_n_40\
    );
\dec_al1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \dec_al1[5]_i_4_n_40\,
      I1 => apl2_reg_2926(4),
      I2 => apl2_reg_2926(5),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(6),
      I5 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[6]_i_4_n_40\
    );
\dec_al1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[7]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[7]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(7)
    );
\dec_al1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(7),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[7]_i_2_n_40\
    );
\dec_al1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_2926(7),
      I2 => \dec_al2_reg[14]_i_3_n_45\,
      I3 => \dec_al1[7]_i_4_n_40\,
      I4 => \dec_al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_2932(7),
      O => \dec_al1[7]_i_3_n_40\
    );
\dec_al1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \dec_al1[5]_i_4_n_40\,
      I1 => apl2_reg_2926(4),
      I2 => apl2_reg_2926(5),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(6),
      I5 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[7]_i_4_n_40\
    );
\dec_al1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[8]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[8]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(8)
    );
\dec_al1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(8),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[8]_i_2_n_40\
    );
\dec_al1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[8]_i_4_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(8),
      O => \dec_al1[8]_i_3_n_40\
    );
\dec_al1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \dec_al1[7]_i_4_n_40\,
      I1 => apl2_reg_2926(7),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      I3 => apl2_reg_2926(8),
      I4 => \dec_al2_reg[14]_i_3_n_45\,
      O => \dec_al1[8]_i_4_n_40\
    );
\dec_al1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[9]_i_2_n_40\,
      I1 => \dec_al1_reg[15]_i_4_n_47\,
      I2 => \dec_al1[9]_i_3_n_40\,
      O => \apl1_reg_2932_reg[15]_0\(9)
    );
\dec_al1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(9),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al1[9]_i_2_n_40\
    );
\dec_al1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_al1[9]_i_4_n_40\,
      I1 => \dec_al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_2932(9),
      O => \dec_al1[9]_i_3_n_40\
    );
\dec_al1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_reg_2926(9),
      I1 => \dec_al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_2926(8),
      I3 => \dec_al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_2926(7),
      I5 => \dec_al1[7]_i_4_n_40\,
      O => \dec_al1[9]_i_4_n_40\
    );
\dec_al1_reg[15]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[15]_i_11_n_40\,
      CO(6) => \dec_al1_reg[15]_i_11_n_41\,
      CO(5) => \dec_al1_reg[15]_i_11_n_42\,
      CO(4) => \dec_al1_reg[15]_i_11_n_43\,
      CO(3) => \dec_al1_reg[15]_i_11_n_44\,
      CO(2) => \dec_al1_reg[15]_i_11_n_45\,
      CO(1) => \dec_al1_reg[15]_i_11_n_46\,
      CO(0) => \dec_al1_reg[15]_i_11_n_47\,
      DI(7) => \dec_al1[15]_i_18_n_40\,
      DI(6) => \dec_al1[15]_i_19_n_40\,
      DI(5) => \dec_al1[15]_i_20_n_40\,
      DI(4) => \dec_al1[15]_i_21_n_40\,
      DI(3) => \dec_al1[15]_i_22_n_40\,
      DI(2) => \dec_al1[15]_i_23_n_40\,
      DI(1) => \dec_al1[15]_i_24_n_40\,
      DI(0) => \dec_al1[15]_i_25_n_40\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_al1[15]_i_26_n_40\,
      S(6) => \dec_al1[15]_i_27_n_40\,
      S(5) => \dec_al1[15]_i_28_n_40\,
      S(4) => \dec_al1[15]_i_29_n_40\,
      S(3) => \dec_al1[15]_i_30_n_40\,
      S(2) => \dec_al1[15]_i_31_n_40\,
      S(1) => \dec_al1[15]_i_32_n_40\,
      S(0) => \dec_al1[15]_i_33_n_40\
    );
\dec_al1_reg[15]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al1_reg[15]_i_14_n_40\,
      CO(6) => \dec_al1_reg[15]_i_14_n_41\,
      CO(5) => \dec_al1_reg[15]_i_14_n_42\,
      CO(4) => \dec_al1_reg[15]_i_14_n_43\,
      CO(3) => \dec_al1_reg[15]_i_14_n_44\,
      CO(2) => \dec_al1_reg[15]_i_14_n_45\,
      CO(1) => \dec_al1_reg[15]_i_14_n_46\,
      CO(0) => \dec_al1_reg[15]_i_14_n_47\,
      DI(7) => \dec_al1[15]_i_36_n_40\,
      DI(6) => \dec_al1[15]_i_37_n_40\,
      DI(5) => \dec_al1[15]_i_38_n_40\,
      DI(4) => \dec_al1[15]_i_39_n_40\,
      DI(3) => \dec_al1[15]_i_40_n_40\,
      DI(2) => \dec_al1[15]_i_41_n_40\,
      DI(1) => \dec_al1[15]_i_42_n_40\,
      DI(0) => \dec_al1[15]_i_43_n_40\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_14_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_al1[15]_i_44_n_40\,
      S(6) => \dec_al1[15]_i_45_n_40\,
      S(5) => \dec_al1[15]_i_46_n_40\,
      S(4) => \dec_al1[15]_i_47_n_40\,
      S(3) => \dec_al1[15]_i_48_n_40\,
      S(2) => \dec_al1[15]_i_49_n_40\,
      S(1) => \dec_al1[15]_i_50_n_40\,
      S(0) => \dec_al1[15]_i_51_n_40\
    );
\dec_al1_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[15]_i_11_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_al1_reg[15]_i_4_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_al1_reg[15]_i_4_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_al1[15]_i_12_n_40\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_al1[15]_i_13_n_40\
    );
\dec_al1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al1_reg[15]_i_14_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_al1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_al1_reg[15]_i_5_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \dec_al1[15]_i_15_n_40\,
      O(7 downto 0) => \NLW_dec_al1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_al1[15]_i_16_n_40\
    );
\dec_al2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(0),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(0)
    );
\dec_al2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(10),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(10)
    );
\dec_al2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(11),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(11)
    );
\dec_al2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(12),
      O => \apl2_reg_2926_reg[14]_0\(12)
    );
\dec_al2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(13),
      O => \apl2_reg_2926_reg[14]_0\(13)
    );
\dec_al2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => apl2_reg_2926(14),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => \dec_al2_reg[14]_i_3_n_45\,
      O => \apl2_reg_2926_reg[14]_0\(14)
    );
\dec_al2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_reg_2926(12),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(13),
      O => \dec_al2[14]_i_10_n_40\
    );
\dec_al2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(15),
      I1 => apl2_reg_2926(14),
      O => \dec_al2[14]_i_11_n_40\
    );
\dec_al2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(11),
      I1 => apl2_reg_2926(10),
      O => \dec_al2[14]_i_12_n_40\
    );
\dec_al2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(9),
      I1 => apl2_reg_2926(8),
      O => \dec_al2[14]_i_13_n_40\
    );
\dec_al2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(7),
      I1 => apl2_reg_2926(6),
      O => \dec_al2[14]_i_14_n_40\
    );
\dec_al2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(5),
      I1 => apl2_reg_2926(4),
      O => \dec_al2[14]_i_15_n_40\
    );
\dec_al2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(3),
      I1 => apl2_reg_2926(2),
      O => \dec_al2[14]_i_16_n_40\
    );
\dec_al2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_2926(1),
      I1 => apl2_reg_2926(0),
      O => \dec_al2[14]_i_17_n_40\
    );
\dec_al2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(14),
      I1 => apl2_reg_2926(15),
      O => \dec_al2[14]_i_18_n_40\
    );
\dec_al2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_reg_2926(13),
      I1 => apl2_reg_2926(12),
      O => \dec_al2[14]_i_19_n_40\
    );
\dec_al2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(10),
      I1 => apl2_reg_2926(11),
      O => \dec_al2[14]_i_20_n_40\
    );
\dec_al2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(8),
      I1 => apl2_reg_2926(9),
      O => \dec_al2[14]_i_21_n_40\
    );
\dec_al2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(6),
      I1 => apl2_reg_2926(7),
      O => \dec_al2[14]_i_22_n_40\
    );
\dec_al2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(4),
      I1 => apl2_reg_2926(5),
      O => \dec_al2[14]_i_23_n_40\
    );
\dec_al2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(2),
      I1 => apl2_reg_2926(3),
      O => \dec_al2[14]_i_24_n_40\
    );
\dec_al2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(0),
      I1 => apl2_reg_2926(1),
      O => \dec_al2[14]_i_25_n_40\
    );
\dec_al2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_2926(16),
      O => \dec_al2[14]_i_5_n_40\
    );
\dec_al2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_reg_2926(14),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(15),
      O => \dec_al2[14]_i_6_n_40\
    );
\dec_al2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_2926(13),
      I2 => apl2_reg_2926(12),
      O => \dec_al2[14]_i_7_n_40\
    );
\dec_al2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_reg_2926(16),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      O => \dec_al2[14]_i_8_n_40\
    );
\dec_al2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_reg_2926(15),
      I1 => \dec_al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_2926(14),
      O => \dec_al2[14]_i_9_n_40\
    );
\dec_al2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(1),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(1)
    );
\dec_al2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(2),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(2)
    );
\dec_al2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(3),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(3)
    );
\dec_al2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(4),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(4)
    );
\dec_al2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(5),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(5)
    );
\dec_al2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(6),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(6)
    );
\dec_al2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(7),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(7)
    );
\dec_al2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(8),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(8)
    );
\dec_al2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \dec_al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_2926(9),
      I2 => \dec_al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_2926_reg[14]_0\(9)
    );
\dec_al2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_al2_reg[14]_i_4_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_dec_al2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \dec_al2_reg[14]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_dec_al2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \dec_al2[14]_i_5_n_40\
    );
\dec_al2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_dec_al2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \dec_al2_reg[14]_i_3_n_45\,
      CO(1) => \dec_al2_reg[14]_i_3_n_46\,
      CO(0) => \dec_al2_reg[14]_i_3_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1) => \dec_al2[14]_i_6_n_40\,
      DI(0) => \dec_al2[14]_i_7_n_40\,
      O(7 downto 0) => \NLW_dec_al2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \dec_al2[14]_i_8_n_40\,
      S(1) => \dec_al2[14]_i_9_n_40\,
      S(0) => \dec_al2[14]_i_10_n_40\
    );
\dec_al2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_al2_reg[14]_i_4_n_40\,
      CO(6) => \dec_al2_reg[14]_i_4_n_41\,
      CO(5) => \dec_al2_reg[14]_i_4_n_42\,
      CO(4) => \dec_al2_reg[14]_i_4_n_43\,
      CO(3) => \dec_al2_reg[14]_i_4_n_44\,
      CO(2) => \dec_al2_reg[14]_i_4_n_45\,
      CO(1) => \dec_al2_reg[14]_i_4_n_46\,
      CO(0) => \dec_al2_reg[14]_i_4_n_47\,
      DI(7) => \dec_al2[14]_i_11_n_40\,
      DI(6) => '0',
      DI(5) => \dec_al2[14]_i_12_n_40\,
      DI(4) => \dec_al2[14]_i_13_n_40\,
      DI(3) => \dec_al2[14]_i_14_n_40\,
      DI(2) => \dec_al2[14]_i_15_n_40\,
      DI(1) => \dec_al2[14]_i_16_n_40\,
      DI(0) => \dec_al2[14]_i_17_n_40\,
      O(7 downto 0) => \NLW_dec_al2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \dec_al2[14]_i_18_n_40\,
      S(6) => \dec_al2[14]_i_19_n_40\,
      S(5) => \dec_al2[14]_i_20_n_40\,
      S(4) => \dec_al2[14]_i_21_n_40\,
      S(3) => \dec_al2[14]_i_22_n_40\,
      S(2) => \dec_al2[14]_i_23_n_40\,
      S(1) => \dec_al2[14]_i_24_n_40\,
      S(0) => \dec_al2[14]_i_25_n_40\
    );
\dec_del_bph_addr_1_reg_3028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => i_18_fu_326(0),
      Q => dec_del_bph_addr_reg_3036(0),
      R => '0'
    );
\dec_del_bph_addr_1_reg_3028_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => i_18_fu_326(1),
      Q => dec_del_bph_addr_reg_3036(1),
      R => '0'
    );
\dec_del_bph_addr_1_reg_3028_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => i_18_fu_326(2),
      Q => dec_del_bph_addr_reg_3036(2),
      R => '0'
    );
\dec_del_bpl_addr_1_reg_2892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_13_fu_310(0),
      Q => dec_del_bpl_addr_reg_2900(0),
      R => '0'
    );
\dec_del_bpl_addr_1_reg_2892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_13_fu_310(1),
      Q => dec_del_bpl_addr_reg_2900(1),
      R => '0'
    );
\dec_del_bpl_addr_1_reg_2892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_13_fu_310(2),
      Q => dec_del_bpl_addr_reg_2900(2),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(0),
      Q => dec_del_dhx_load_3_reg_3087(0),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(10),
      Q => dec_del_dhx_load_3_reg_3087(10),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(11),
      Q => dec_del_dhx_load_3_reg_3087(11),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(12),
      Q => dec_del_dhx_load_3_reg_3087(12),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(13),
      Q => dec_del_dhx_load_3_reg_3087(13),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(1),
      Q => dec_del_dhx_load_3_reg_3087(1),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(2),
      Q => dec_del_dhx_load_3_reg_3087(2),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(3),
      Q => dec_del_dhx_load_3_reg_3087(3),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(4),
      Q => dec_del_dhx_load_3_reg_3087(4),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(5),
      Q => dec_del_dhx_load_3_reg_3087(5),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(6),
      Q => dec_del_dhx_load_3_reg_3087(6),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(7),
      Q => dec_del_dhx_load_3_reg_3087(7),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(8),
      Q => dec_del_dhx_load_3_reg_3087(8),
      R => '0'
    );
\dec_del_dhx_load_3_reg_3087_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(3),
      D => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(9),
      Q => dec_del_dhx_load_3_reg_3087(9),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(0),
      Q => dec_del_dhx_load_5_reg_3092(0),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(10),
      Q => dec_del_dhx_load_5_reg_3092(10),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(11),
      Q => dec_del_dhx_load_5_reg_3092(11),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(12),
      Q => dec_del_dhx_load_5_reg_3092(12),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(13),
      Q => dec_del_dhx_load_5_reg_3092(13),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(1),
      Q => dec_del_dhx_load_5_reg_3092(1),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(2),
      Q => dec_del_dhx_load_5_reg_3092(2),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(3),
      Q => dec_del_dhx_load_5_reg_3092(3),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(4),
      Q => dec_del_dhx_load_5_reg_3092(4),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(5),
      Q => dec_del_dhx_load_5_reg_3092(5),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(6),
      Q => dec_del_dhx_load_5_reg_3092(6),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(7),
      Q => dec_del_dhx_load_5_reg_3092(7),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(8),
      Q => dec_del_dhx_load_5_reg_3092(8),
      R => '0'
    );
\dec_del_dhx_load_5_reg_3092_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \dec_del_dhx_load_5_reg_3092_reg[13]_1\(9),
      Q => dec_del_dhx_load_5_reg_3092(9),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(0),
      Q => dec_del_dltx_load_3_reg_2938(0),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(10),
      Q => dec_del_dltx_load_3_reg_2938(10),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(11),
      Q => dec_del_dltx_load_3_reg_2938(11),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(12),
      Q => dec_del_dltx_load_3_reg_2938(12),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(13),
      Q => dec_del_dltx_load_3_reg_2938(13),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(14),
      Q => dec_del_dltx_load_3_reg_2938(14),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(15),
      Q => dec_del_dltx_load_3_reg_2938(15),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(1),
      Q => dec_del_dltx_load_3_reg_2938(1),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(2),
      Q => dec_del_dltx_load_3_reg_2938(2),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(3),
      Q => dec_del_dltx_load_3_reg_2938(3),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(4),
      Q => dec_del_dltx_load_3_reg_2938(4),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(5),
      Q => dec_del_dltx_load_3_reg_2938(5),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(6),
      Q => dec_del_dltx_load_3_reg_2938(6),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(7),
      Q => dec_del_dltx_load_3_reg_2938(7),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(8),
      Q => dec_del_dltx_load_3_reg_2938(8),
      R => '0'
    );
\dec_del_dltx_load_3_reg_2938_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[19]_0\(1),
      D => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(9),
      Q => dec_del_dltx_load_3_reg_2938(9),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(0),
      Q => dec_del_dltx_load_5_reg_2943(0),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(10),
      Q => dec_del_dltx_load_5_reg_2943(10),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(11),
      Q => dec_del_dltx_load_5_reg_2943(11),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(12),
      Q => dec_del_dltx_load_5_reg_2943(12),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(13),
      Q => dec_del_dltx_load_5_reg_2943(13),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(14),
      Q => dec_del_dltx_load_5_reg_2943(14),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(15),
      Q => dec_del_dltx_load_5_reg_2943(15),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(1),
      Q => dec_del_dltx_load_5_reg_2943(1),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(2),
      Q => dec_del_dltx_load_5_reg_2943(2),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(3),
      Q => dec_del_dltx_load_5_reg_2943(3),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(4),
      Q => dec_del_dltx_load_5_reg_2943(4),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(5),
      Q => dec_del_dltx_load_5_reg_2943(5),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(6),
      Q => dec_del_dltx_load_5_reg_2943(6),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(7),
      Q => dec_del_dltx_load_5_reg_2943(7),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(8),
      Q => dec_del_dltx_load_5_reg_2943(8),
      R => '0'
    );
\dec_del_dltx_load_5_reg_2943_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \dec_del_dltx_load_5_reg_2943_reg[15]_0\(9),
      Q => dec_del_dltx_load_5_reg_2943(9),
      R => '0'
    );
\dec_deth[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \dec_deth[10]_i_2_n_40\,
      I1 => \dec_deth[11]_i_2_n_40\,
      I2 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(2)
    );
\dec_deth[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F05FFF3F"
    )
        port map (
      I0 => \dec_detl_reg[13]\(5),
      I1 => \dec_detl_reg[13]\(7),
      I2 => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      I3 => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      I4 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      O => \dec_deth[10]_i_2_n_40\
    );
\dec_deth[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000030103010"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      I2 => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      I3 => \dec_detl_reg[13]\(7),
      I4 => \dec_deth[11]_i_2_n_40\,
      I5 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(3)
    );
\dec_deth[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \dec_detl_reg[13]\(8),
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      I2 => \dec_detl_reg[13]\(6),
      I3 => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      I4 => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      O => \dec_deth[11]_i_2_n_40\
    );
\dec_deth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3010202030100000"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      I2 => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      I3 => \dec_detl_reg[13]\(7),
      I4 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      I5 => \dec_detl_reg[13]\(8),
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(4)
    );
\dec_deth[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40440000"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      I2 => \dec_detl_reg[13]\(8),
      I3 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      I4 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(5)
    );
\dec_deth[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_519_dec_deth_o_ap_vld,
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[15]_0\(0)
    );
\dec_deth[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      I2 => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      I3 => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(6)
    );
\dec_deth[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \dec_deth_reg[3]_1\,
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      I2 => \dec_deth[3]_i_2_n_40\,
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(0)
    );
\dec_deth[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      I1 => \dec_deth_reg[3]\,
      I2 => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      I3 => \dec_deth_reg[3]_0\,
      I4 => grp_decode_fu_519_dec_deth_o_ap_vld,
      I5 => DSP_ALU_INST(0),
      O => \dec_deth[3]_i_2_n_40\
    );
\dec_deth[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \dec_deth_reg[9]\,
      I1 => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      I2 => \dec_deth[10]_i_2_n_40\,
      O => \trunc_ln522_2_reg_2961_reg[0]_0\(1)
    );
\dec_detl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_detl[10]_i_2_n_40\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I2 => \dec_detl[11]_i_2_n_40\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(6)
    );
\dec_detl[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B3000"
    )
        port map (
      I0 => \dec_detl_reg[13]\(7),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I3 => \dec_detl_reg[13]\(5),
      I4 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      O => \dec_detl[10]_i_2_n_40\
    );
\dec_detl[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000050085008"
    )
        port map (
      I0 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I1 => \dec_detl_reg[13]\(7),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I4 => \dec_detl[11]_i_2_n_40\,
      I5 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      O => \trunc_ln15_reg_2828_reg[0]_0\(7)
    );
\dec_detl[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202C000"
    )
        port map (
      I0 => \dec_detl_reg[13]\(6),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I3 => \dec_detl_reg[13]\(8),
      I4 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      O => \dec_detl[11]_i_2_n_40\
    );
\dec_detl[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50085008000A0000"
    )
        port map (
      I0 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I1 => \dec_detl_reg[13]\(7),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I4 => \dec_detl_reg[13]\(8),
      I5 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      O => \trunc_ln15_reg_2828_reg[0]_0\(8)
    );
\dec_detl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000202"
    )
        port map (
      I0 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I3 => \dec_detl_reg[13]\(8),
      I4 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      O => \trunc_ln15_reg_2828_reg[0]_0\(9)
    );
\dec_detl[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_519_dec_detl_o_ap_vld,
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\dec_detl[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      O => \trunc_ln15_reg_2828_reg[0]_0\(10)
    );
\dec_detl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2FF"
    )
        port map (
      I0 => \dec_detl_reg[3]\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I2 => \dec_detl_reg[3]_0\,
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I4 => \dec_detl[4]_i_2_n_40\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(0)
    );
\dec_detl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \dec_detl_reg[5]\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I2 => \dec_detl[4]_i_2_n_40\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(1)
    );
\dec_detl[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F733F7F"
    )
        port map (
      I0 => \dec_detl_reg[13]\(1),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I4 => \dec_detl_reg[13]\(5),
      I5 => \dec_detl[4]_i_3_n_40\,
      O => \dec_detl[4]_i_2_n_40\
    );
\dec_detl[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F454A40"
    )
        port map (
      I0 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I1 => \dec_detl_reg[13]\(3),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I3 => \dec_detl_reg[13]\(0),
      I4 => \dec_detl_reg[13]\(7),
      I5 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      O => \dec_detl[4]_i_3_n_40\
    );
\dec_detl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \dec_detl_reg[5]\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I2 => \dec_detl[6]_i_2_n_40\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(2)
    );
\dec_detl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \dec_detl[6]_i_2_n_40\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I2 => \dec_detl[7]_i_2_n_40\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(3)
    );
\dec_detl[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F7FFFFF4F70000"
    )
        port map (
      I0 => \dec_detl_reg[13]\(3),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I3 => \dec_detl_reg[13]\(7),
      I4 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I5 => \dec_detl[6]_i_3_n_40\,
      O => \dec_detl[6]_i_2_n_40\
    );
\dec_detl[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D403D7C"
    )
        port map (
      I0 => \dec_detl_reg[13]\(1),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I4 => \dec_detl_reg[13]\(5),
      O => \dec_detl[6]_i_3_n_40\
    );
\dec_detl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_detl[7]_i_2_n_40\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I2 => \dec_detl_reg[7]\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(4)
    );
\dec_detl[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \dec_detl_reg[13]\(4),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I2 => \dec_detl_reg[13]\(8),
      I3 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      I4 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I5 => \dec_detl[7]_i_3_n_40\,
      O => \dec_detl[7]_i_2_n_40\
    );
\dec_detl[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202BC80"
    )
        port map (
      I0 => \dec_detl_reg[13]\(2),
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      I2 => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      I3 => \dec_detl_reg[13]\(6),
      I4 => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      O => \dec_detl[7]_i_3_n_40\
    );
\dec_detl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \dec_detl_reg[9]\,
      I1 => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      I2 => \dec_detl[10]_i_2_n_40\,
      O => \trunc_ln15_reg_2828_reg[0]_0\(5)
    );
\dec_nbh[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln618_fu_1709_p1(0),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(0),
      O => \dec_nbh_reg[14]\(0)
    );
\dec_nbh[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(10),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(10),
      O => \dec_nbh_reg[14]\(10)
    );
\dec_nbh[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(11),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(11),
      O => \dec_nbh_reg[14]\(11)
    );
\dec_nbh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FFB000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(12),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(12),
      O => \dec_nbh_reg[14]\(12)
    );
\dec_nbh[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(13),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(13),
      O => \dec_nbh_reg[14]\(13)
    );
\dec_nbh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => i_16_fu_322(2),
      I1 => i_16_fu_322(0),
      I2 => i_16_fu_322(1),
      I3 => ap_CS_fsm_state14,
      I4 => \q0_reg[10]\(5),
      O => \i_16_fu_322_reg[2]_0\(0)
    );
\dec_nbh[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => sext_ln617_fu_1736_p1(14),
      I2 => sext_ln617_fu_1736_p1(15),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(14),
      O => \dec_nbh_reg[14]\(14)
    );
\dec_nbh[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4000"
    )
        port map (
      I0 => sext_ln618_fu_1709_p1(1),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(1),
      O => \dec_nbh_reg[14]\(1)
    );
\dec_nbh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(2),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(2),
      O => \dec_nbh_reg[14]\(2)
    );
\dec_nbh[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(3),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(3),
      O => \dec_nbh_reg[14]\(3)
    );
\dec_nbh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(4),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(4),
      O => \dec_nbh_reg[14]\(4)
    );
\dec_nbh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(5),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(5),
      O => \dec_nbh_reg[14]\(5)
    );
\dec_nbh[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(6),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(6),
      O => \dec_nbh_reg[14]\(6)
    );
\dec_nbh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(7),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(7),
      O => \dec_nbh_reg[14]\(7)
    );
\dec_nbh[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(8),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(8),
      O => \dec_nbh_reg[14]\(8)
    );
\dec_nbh[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(9),
      I3 => ap_NS_fsm(15),
      I4 => \dec_nbh_reg[14]_0\(9),
      O => \dec_nbh_reg[14]\(9)
    );
\dec_nbh[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln618_fu_1709_p1(5),
      I1 => lshr_ln_reg_2785(0),
      O => \dec_nbh[9]_i_6_n_40\
    );
\dec_nbh[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_1709_p1(4),
      I1 => lshr_ln_reg_2785(0),
      O => \dec_nbh[9]_i_7_n_40\
    );
\dec_nbh[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_1709_p1(2),
      I1 => lshr_ln_reg_2785(0),
      O => \dec_nbh[9]_i_9_n_40\
    );
\dec_nbh_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => sext_ln618_fu_1709_p1(1),
      CI_TOP => '0',
      CO(7) => \dec_nbh_reg[9]_i_2_n_40\,
      CO(6) => \dec_nbh_reg[9]_i_2_n_41\,
      CO(5) => \dec_nbh_reg[9]_i_2_n_42\,
      CO(4) => \dec_nbh_reg[9]_i_2_n_43\,
      CO(3) => \dec_nbh_reg[9]_i_2_n_44\,
      CO(2) => \dec_nbh_reg[9]_i_2_n_45\,
      CO(1) => \dec_nbh_reg[9]_i_2_n_46\,
      CO(0) => \dec_nbh_reg[9]_i_2_n_47\,
      DI(7 downto 0) => sext_ln618_fu_1709_p1(9 downto 2),
      O(7 downto 0) => sext_ln617_fu_1736_p1(9 downto 2),
      S(7 downto 6) => S(2 downto 1),
      S(5 downto 4) => sext_ln618_fu_1709_p1(7 downto 6),
      S(3) => \dec_nbh[9]_i_6_n_40\,
      S(2) => \dec_nbh[9]_i_7_n_40\,
      S(1) => S(0),
      S(0) => \dec_nbh[9]_i_9_n_40\
    );
\dec_nbl[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_519_dec_nbl_o_ap_vld,
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[4]_0\(0)
    );
\dec_rh1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_NS_fsm(19),
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[10]_3\(0)
    );
\dec_rlt1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(15),
      I1 => sext_ln346_1_reg_2863(18),
      O => \dec_rlt1[15]_i_2_n_40\
    );
\dec_rlt1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(14),
      I1 => sext_ln346_1_reg_2863(14),
      O => \dec_rlt1[15]_i_3_n_40\
    );
\dec_rlt1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(13),
      I1 => sext_ln346_1_reg_2863(13),
      O => \dec_rlt1[15]_i_4_n_40\
    );
\dec_rlt1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(12),
      I1 => sext_ln346_1_reg_2863(12),
      O => \dec_rlt1[15]_i_5_n_40\
    );
\dec_rlt1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(11),
      I1 => sext_ln346_1_reg_2863(11),
      O => \dec_rlt1[15]_i_6_n_40\
    );
\dec_rlt1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(10),
      I1 => sext_ln346_1_reg_2863(10),
      O => \dec_rlt1[15]_i_7_n_40\
    );
\dec_rlt1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(9),
      I1 => sext_ln346_1_reg_2863(9),
      O => \dec_rlt1[15]_i_8_n_40\
    );
\dec_rlt1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(8),
      I1 => sext_ln346_1_reg_2863(8),
      O => \dec_rlt1[15]_i_9_n_40\
    );
\dec_rlt1[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(16),
      I1 => sext_ln346_1_reg_2863(18),
      O => \dec_rlt1[23]_i_10_n_40\
    );
\dec_rlt1[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln346_1_reg_2863(18),
      O => \dec_rlt1[23]_i_2_n_40\
    );
\dec_rlt1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(22),
      I1 => trunc_ln345_reg_2848(23),
      O => \dec_rlt1[23]_i_3_n_40\
    );
\dec_rlt1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(21),
      I1 => trunc_ln345_reg_2848(22),
      O => \dec_rlt1[23]_i_4_n_40\
    );
\dec_rlt1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(20),
      I1 => trunc_ln345_reg_2848(21),
      O => \dec_rlt1[23]_i_5_n_40\
    );
\dec_rlt1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(19),
      I1 => trunc_ln345_reg_2848(20),
      O => \dec_rlt1[23]_i_6_n_40\
    );
\dec_rlt1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_1_reg_2863(18),
      I1 => trunc_ln345_reg_2848(19),
      O => \dec_rlt1[23]_i_7_n_40\
    );
\dec_rlt1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln346_1_reg_2863(18),
      I1 => trunc_ln345_reg_2848(18),
      O => \dec_rlt1[23]_i_8_n_40\
    );
\dec_rlt1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(17),
      I1 => sext_ln346_1_reg_2863(18),
      O => \dec_rlt1[23]_i_9_n_40\
    );
\dec_rlt1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_1__0_n_40\,
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[10]_2\(0)
    );
\dec_rlt1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(29),
      I1 => trunc_ln345_reg_2848(30),
      O => \dec_rlt1[30]_i_3_n_40\
    );
\dec_rlt1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(28),
      I1 => trunc_ln345_reg_2848(29),
      O => \dec_rlt1[30]_i_4_n_40\
    );
\dec_rlt1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(27),
      I1 => trunc_ln345_reg_2848(28),
      O => \dec_rlt1[30]_i_5_n_40\
    );
\dec_rlt1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(26),
      I1 => trunc_ln345_reg_2848(27),
      O => \dec_rlt1[30]_i_6_n_40\
    );
\dec_rlt1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(25),
      I1 => trunc_ln345_reg_2848(26),
      O => \dec_rlt1[30]_i_7_n_40\
    );
\dec_rlt1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(24),
      I1 => trunc_ln345_reg_2848(25),
      O => \dec_rlt1[30]_i_8_n_40\
    );
\dec_rlt1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln345_reg_2848(23),
      I1 => trunc_ln345_reg_2848(24),
      O => \dec_rlt1[30]_i_9_n_40\
    );
\dec_rlt1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(7),
      I1 => sext_ln346_1_reg_2863(7),
      O => \dec_rlt1[7]_i_2_n_40\
    );
\dec_rlt1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(6),
      I1 => sext_ln346_1_reg_2863(6),
      O => \dec_rlt1[7]_i_3_n_40\
    );
\dec_rlt1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(5),
      I1 => sext_ln346_1_reg_2863(5),
      O => \dec_rlt1[7]_i_4_n_40\
    );
\dec_rlt1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(4),
      I1 => sext_ln346_1_reg_2863(4),
      O => \dec_rlt1[7]_i_5_n_40\
    );
\dec_rlt1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(3),
      I1 => sext_ln346_1_reg_2863(3),
      O => \dec_rlt1[7]_i_6_n_40\
    );
\dec_rlt1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(2),
      I1 => sext_ln346_1_reg_2863(2),
      O => \dec_rlt1[7]_i_7_n_40\
    );
\dec_rlt1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(1),
      I1 => sext_ln346_1_reg_2863(1),
      O => \dec_rlt1[7]_i_8_n_40\
    );
\dec_rlt1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln345_reg_2848(0),
      I1 => sext_ln346_1_reg_2863(0),
      O => \dec_rlt1[7]_i_9_n_40\
    );
\dec_rlt1_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[15]_i_1_n_40\,
      CO(6) => \dec_rlt1_reg[15]_i_1_n_41\,
      CO(5) => \dec_rlt1_reg[15]_i_1_n_42\,
      CO(4) => \dec_rlt1_reg[15]_i_1_n_43\,
      CO(3) => \dec_rlt1_reg[15]_i_1_n_44\,
      CO(2) => \dec_rlt1_reg[15]_i_1_n_45\,
      CO(1) => \dec_rlt1_reg[15]_i_1_n_46\,
      CO(0) => \dec_rlt1_reg[15]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln345_reg_2848(15 downto 8),
      O(7 downto 0) => \trunc_ln345_reg_2848_reg[28]_0\(15 downto 8),
      S(7) => \dec_rlt1[15]_i_2_n_40\,
      S(6) => \dec_rlt1[15]_i_3_n_40\,
      S(5) => \dec_rlt1[15]_i_4_n_40\,
      S(4) => \dec_rlt1[15]_i_5_n_40\,
      S(3) => \dec_rlt1[15]_i_6_n_40\,
      S(2) => \dec_rlt1[15]_i_7_n_40\,
      S(1) => \dec_rlt1[15]_i_8_n_40\,
      S(0) => \dec_rlt1[15]_i_9_n_40\
    );
\dec_rlt1_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[23]_i_1_n_40\,
      CO(6) => \dec_rlt1_reg[23]_i_1_n_41\,
      CO(5) => \dec_rlt1_reg[23]_i_1_n_42\,
      CO(4) => \dec_rlt1_reg[23]_i_1_n_43\,
      CO(3) => \dec_rlt1_reg[23]_i_1_n_44\,
      CO(2) => \dec_rlt1_reg[23]_i_1_n_45\,
      CO(1) => \dec_rlt1_reg[23]_i_1_n_46\,
      CO(0) => \dec_rlt1_reg[23]_i_1_n_47\,
      DI(7 downto 4) => trunc_ln345_reg_2848(22 downto 19),
      DI(3) => \dec_rlt1[23]_i_2_n_40\,
      DI(2) => sext_ln346_1_reg_2863(18),
      DI(1 downto 0) => trunc_ln345_reg_2848(17 downto 16),
      O(7 downto 0) => \trunc_ln345_reg_2848_reg[28]_0\(23 downto 16),
      S(7) => \dec_rlt1[23]_i_3_n_40\,
      S(6) => \dec_rlt1[23]_i_4_n_40\,
      S(5) => \dec_rlt1[23]_i_5_n_40\,
      S(4) => \dec_rlt1[23]_i_6_n_40\,
      S(3) => \dec_rlt1[23]_i_7_n_40\,
      S(2) => \dec_rlt1[23]_i_8_n_40\,
      S(1) => \dec_rlt1[23]_i_9_n_40\,
      S(0) => \dec_rlt1[23]_i_10_n_40\
    );
\dec_rlt1_reg[30]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_rlt1_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_dec_rlt1_reg[30]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \dec_rlt1_reg[30]_i_2_n_42\,
      CO(4) => \dec_rlt1_reg[30]_i_2_n_43\,
      CO(3) => \dec_rlt1_reg[30]_i_2_n_44\,
      CO(2) => \dec_rlt1_reg[30]_i_2_n_45\,
      CO(1) => \dec_rlt1_reg[30]_i_2_n_46\,
      CO(0) => \dec_rlt1_reg[30]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => trunc_ln345_reg_2848(28 downto 23),
      O(7) => \NLW_dec_rlt1_reg[30]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \trunc_ln345_reg_2848_reg[28]_0\(30 downto 24),
      S(7) => '0',
      S(6) => \dec_rlt1[30]_i_3_n_40\,
      S(5) => \dec_rlt1[30]_i_4_n_40\,
      S(4) => \dec_rlt1[30]_i_5_n_40\,
      S(3) => \dec_rlt1[30]_i_6_n_40\,
      S(2) => \dec_rlt1[30]_i_7_n_40\,
      S(1) => \dec_rlt1[30]_i_8_n_40\,
      S(0) => \dec_rlt1[30]_i_9_n_40\
    );
\dec_rlt1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \dec_rlt1_reg[7]_i_1_n_40\,
      CO(6) => \dec_rlt1_reg[7]_i_1_n_41\,
      CO(5) => \dec_rlt1_reg[7]_i_1_n_42\,
      CO(4) => \dec_rlt1_reg[7]_i_1_n_43\,
      CO(3) => \dec_rlt1_reg[7]_i_1_n_44\,
      CO(2) => \dec_rlt1_reg[7]_i_1_n_45\,
      CO(1) => \dec_rlt1_reg[7]_i_1_n_46\,
      CO(0) => \dec_rlt1_reg[7]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln345_reg_2848(7 downto 0),
      O(7 downto 0) => \trunc_ln345_reg_2848_reg[28]_0\(7 downto 0),
      S(7) => \dec_rlt1[7]_i_2_n_40\,
      S(6) => \dec_rlt1[7]_i_3_n_40\,
      S(5) => \dec_rlt1[7]_i_4_n_40\,
      S(4) => \dec_rlt1[7]_i_5_n_40\,
      S(3) => \dec_rlt1[7]_i_6_n_40\,
      S(2) => \dec_rlt1[7]_i_7_n_40\,
      S(1) => \dec_rlt1[7]_i_8_n_40\,
      S(0) => \dec_rlt1[7]_i_9_n_40\
    );
grp_decode_fu_519_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \q0_reg[10]\(4),
      I1 => grp_decode_fu_519_ap_ready,
      I2 => grp_decode_fu_519_ap_start_reg,
      O => \ap_CS_fsm_reg[9]_2\
    );
\i_012_fu_342[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_012_fu_342_reg(0),
      O => \i_012_fu_342[0]_i_1_n_40\
    );
\i_012_fu_342[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_012_fu_342_reg(1),
      I1 => i_012_fu_342_reg(0),
      O => i_31_fu_2482_p2(1)
    );
\i_012_fu_342[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_012_fu_342_reg(2),
      I1 => i_012_fu_342_reg(0),
      I2 => i_012_fu_342_reg(1),
      O => i_31_fu_2482_p2(2)
    );
\i_012_fu_342[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_012_fu_342_reg(3),
      I1 => i_012_fu_342_reg(2),
      I2 => i_012_fu_342_reg(1),
      I3 => i_012_fu_342_reg(0),
      O => i_31_fu_2482_p2(3)
    );
\i_012_fu_342_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => \i_012_fu_342[0]_i_1_n_40\,
      Q => i_012_fu_342_reg(0),
      R => ap_NS_fsm(19)
    );
\i_012_fu_342_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => i_31_fu_2482_p2(1),
      Q => i_012_fu_342_reg(1),
      R => ap_NS_fsm(19)
    );
\i_012_fu_342_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => i_31_fu_2482_p2(2),
      Q => i_012_fu_342_reg(2),
      R => ap_NS_fsm(19)
    );
\i_012_fu_342_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => i_31_fu_2482_p2(3),
      Q => i_012_fu_342_reg(3),
      R => ap_NS_fsm(19)
    );
\i_13_fu_310[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_13_fu_310(0),
      O => grp_fu_700_p2(0)
    );
\i_13_fu_310[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_13_fu_310(0),
      I1 => i_13_fu_310(1),
      O => grp_fu_700_p2(1)
    );
\i_13_fu_310[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => i_13_fu_310(0),
      I2 => i_13_fu_310(1),
      I3 => i_13_fu_310(2),
      O => i_13_fu_3100
    );
\i_13_fu_310[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_13_fu_310(2),
      I1 => i_13_fu_310(1),
      I2 => i_13_fu_310(0),
      O => grp_fu_700_p2(2)
    );
\i_13_fu_310_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_13_fu_3100,
      D => grp_fu_700_p2(0),
      Q => i_13_fu_310(0),
      R => ap_NS_fsm(4)
    );
\i_13_fu_310_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_13_fu_3100,
      D => grp_fu_700_p2(1),
      Q => i_13_fu_310(1),
      R => ap_NS_fsm(4)
    );
\i_13_fu_310_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_13_fu_3100,
      D => grp_fu_700_p2(2),
      Q => i_13_fu_310(2),
      R => ap_NS_fsm(4)
    );
\i_15_fu_350[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_15_fu_350_reg(0),
      O => \i_15_fu_350[0]_i_1_n_40\
    );
\i_15_fu_350[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_15_fu_350_reg(1),
      I1 => i_15_fu_350_reg(0),
      O => i_33_fu_2693_p2(1)
    );
\i_15_fu_350[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_15_fu_350_reg(2),
      I1 => i_15_fu_350_reg(0),
      I2 => i_15_fu_350_reg(1),
      O => i_33_fu_2693_p2(2)
    );
\i_15_fu_350[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_15_fu_350_reg(3),
      I1 => i_15_fu_350_reg(1),
      I2 => i_15_fu_350_reg(0),
      I3 => i_15_fu_350_reg(2),
      O => i_33_fu_2693_p2(3)
    );
\i_15_fu_350_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => \i_15_fu_350[0]_i_1_n_40\,
      Q => i_15_fu_350_reg(0),
      R => ap_NS_fsm(25)
    );
\i_15_fu_350_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => i_33_fu_2693_p2(1),
      Q => i_15_fu_350_reg(1),
      R => ap_NS_fsm(25)
    );
\i_15_fu_350_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => i_33_fu_2693_p2(2),
      Q => i_15_fu_350_reg(2),
      R => ap_NS_fsm(25)
    );
\i_15_fu_350_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => i_33_fu_2693_p2(3),
      Q => i_15_fu_350_reg(3),
      R => ap_NS_fsm(25)
    );
\i_16_fu_322[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_16_fu_322(0),
      O => i_27_fu_1651_p2(0)
    );
\i_16_fu_322[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_16_fu_322(0),
      I1 => i_16_fu_322(1),
      O => i_27_fu_1651_p2(1)
    );
\i_16_fu_322[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_16_fu_322(2),
      I1 => i_16_fu_322(1),
      I2 => i_16_fu_322(0),
      O => i_27_fu_1651_p2(2)
    );
\i_16_fu_322_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[14]_i_1_n_40\,
      D => i_27_fu_1651_p2(0),
      Q => i_16_fu_322(0),
      S => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\i_16_fu_322_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[14]_i_1_n_40\,
      D => i_27_fu_1651_p2(1),
      Q => i_16_fu_322(1),
      R => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\i_16_fu_322_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[14]_i_1_n_40\,
      D => i_27_fu_1651_p2(2),
      Q => i_16_fu_322(2),
      R => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\i_18_fu_326[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_18_fu_326(0),
      O => grp_fu_742_p2(0)
    );
\i_18_fu_326[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_18_fu_326(0),
      I1 => i_18_fu_326(1),
      O => grp_fu_742_p2(1)
    );
\i_18_fu_326[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => i_18_fu_326(0),
      I2 => i_18_fu_326(1),
      I3 => i_18_fu_326(2),
      O => i_18_fu_32602_out
    );
\i_18_fu_326[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_18_fu_326(2),
      I1 => i_18_fu_326(1),
      I2 => i_18_fu_326(0),
      O => grp_fu_742_p2(2)
    );
\i_18_fu_326_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_18_fu_32602_out,
      D => grp_fu_742_p2(0),
      Q => i_18_fu_326(0),
      R => grp_decode_fu_519_dec_deth_o_ap_vld
    );
\i_18_fu_326_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_18_fu_32602_out,
      D => grp_fu_742_p2(1),
      Q => i_18_fu_326(1),
      R => grp_decode_fu_519_dec_deth_o_ap_vld
    );
\i_18_fu_326_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_18_fu_32602_out,
      D => grp_fu_742_p2(2),
      Q => i_18_fu_326(2),
      R => grp_decode_fu_519_dec_deth_o_ap_vld
    );
\i_fu_306[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_306(0),
      O => i_23_fu_819_p2(0)
    );
\i_fu_306[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_306(0),
      I1 => i_fu_306(1),
      O => i_23_fu_819_p2(1)
    );
\i_fu_306[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_519_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_40_[0]\,
      O => ap_NS_fsm111_out
    );
\i_fu_306[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_306(2),
      I1 => i_fu_306(1),
      I2 => i_fu_306(0),
      O => i_23_fu_819_p2(2)
    );
\i_fu_306_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_23_fu_819_p2(0),
      Q => i_fu_306(0),
      S => ap_NS_fsm111_out
    );
\i_fu_306_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_23_fu_819_p2(1),
      Q => i_fu_306(1),
      R => ap_NS_fsm111_out
    );
\i_fu_306_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_23_fu_819_p2(2),
      Q => i_fu_306(2),
      R => ap_NS_fsm111_out
    );
\icmp_ln535_2_reg_3011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => icmp_ln535_2_fu_1980_p2,
      Q => \icmp_ln535_2_reg_3011_reg_n_40_[0]\,
      R => '0'
    );
\icmp_ln535_reg_2880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_16s_15ns_31_1_1_U70_n_56,
      Q => \icmp_ln535_reg_2880_reg_n_40_[0]\,
      R => '0'
    );
\idx198_fu_314[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx198_fu_314(0),
      O => add_ln464_4_fu_1657_p2(0)
    );
\idx198_fu_314[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx198_fu_314(0),
      I1 => idx198_fu_314(1),
      O => add_ln464_4_fu_1657_p2(1)
    );
\idx198_fu_314[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx198_fu_314(2),
      I1 => idx198_fu_314(1),
      I2 => idx198_fu_314(0),
      O => add_ln464_4_fu_1657_p2(2)
    );
\idx198_fu_314_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[14]_i_1_n_40\,
      D => add_ln464_4_fu_1657_p2(0),
      Q => idx198_fu_314(0),
      S => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\idx198_fu_314_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[14]_i_1_n_40\,
      D => add_ln464_4_fu_1657_p2(1),
      Q => idx198_fu_314(1),
      R => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\idx198_fu_314_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[14]_i_1_n_40\,
      D => add_ln464_4_fu_1657_p2(2),
      Q => idx198_fu_314(2),
      R => \ap_CS_fsm[9]_i_1__0_n_40\
    );
\idx204_fu_330[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx204_fu_330_reg(1),
      O => grp_decode_fu_519_h_address1(1)
    );
\idx204_fu_330[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx204_fu_330_reg(2),
      I1 => idx204_fu_330_reg(1),
      O => grp_decode_fu_519_h_address1(2)
    );
\idx204_fu_330[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx204_fu_330_reg(3),
      I1 => idx204_fu_330_reg(1),
      I2 => idx204_fu_330_reg(2),
      O => grp_decode_fu_519_h_address1(3)
    );
\idx204_fu_330[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx204_fu_330_reg(4),
      I1 => idx204_fu_330_reg(2),
      I2 => idx204_fu_330_reg(1),
      I3 => idx204_fu_330_reg(3),
      O => grp_decode_fu_519_h_address1(4)
    );
\idx204_fu_330_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => grp_decode_fu_519_h_address1(1),
      Q => idx204_fu_330_reg(1),
      R => ap_NS_fsm(19)
    );
\idx204_fu_330_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => grp_decode_fu_519_h_address1(2),
      Q => idx204_fu_330_reg(2),
      R => ap_NS_fsm(19)
    );
\idx204_fu_330_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => grp_decode_fu_519_h_address1(3),
      Q => idx204_fu_330_reg(3),
      R => ap_NS_fsm(19)
    );
\idx204_fu_330_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(24),
      D => grp_decode_fu_519_h_address1(4),
      Q => idx204_fu_330_reg(4),
      R => ap_NS_fsm(19)
    );
\idx213_fu_346[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx213_fu_346_reg(0),
      O => data1(0)
    );
\idx213_fu_346[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => idx213_fu_346_reg(0),
      I1 => idx213_fu_346_reg(1),
      O => add_ln405_fu_2718_p2(1)
    );
\idx213_fu_346[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => idx213_fu_346_reg(2),
      I1 => idx213_fu_346_reg(0),
      I2 => idx213_fu_346_reg(1),
      O => add_ln405_fu_2718_p2(2)
    );
\idx213_fu_346[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => idx213_fu_346_reg(3),
      I1 => idx213_fu_346_reg(2),
      I2 => idx213_fu_346_reg(1),
      I3 => idx213_fu_346_reg(0),
      O => add_ln405_fu_2718_p2(3)
    );
\idx213_fu_346_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => data1(0),
      Q => idx213_fu_346_reg(0),
      R => ap_NS_fsm(25)
    );
\idx213_fu_346_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => add_ln405_fu_2718_p2(1),
      Q => idx213_fu_346_reg(1),
      R => ap_NS_fsm(25)
    );
\idx213_fu_346_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => add_ln405_fu_2718_p2(2),
      Q => idx213_fu_346_reg(2),
      R => ap_NS_fsm(25)
    );
\idx213_fu_346_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(27),
      D => add_ln405_fu_2718_p2(3),
      Q => idx213_fu_346_reg(3),
      R => ap_NS_fsm(25)
    );
\idx_fu_298[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx_fu_298(0),
      O => add_ln464_fu_825_p2(0)
    );
\idx_fu_298[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx_fu_298(0),
      I1 => idx_fu_298(1),
      O => add_ln464_fu_825_p2(1)
    );
\idx_fu_298[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx_fu_298(2),
      I1 => idx_fu_298(1),
      I2 => idx_fu_298(0),
      O => add_ln464_fu_825_p2(2)
    );
\idx_fu_298_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln464_fu_825_p2(0),
      Q => idx_fu_298(0),
      S => ap_NS_fsm111_out
    );
\idx_fu_298_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln464_fu_825_p2(1),
      Q => idx_fu_298(1),
      R => ap_NS_fsm111_out
    );
\idx_fu_298_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => add_ln464_fu_825_p2(2),
      Q => idx_fu_298(2),
      R => ap_NS_fsm111_out
    );
\lshr_ln_reg_2785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_wl_code_table_ce0,
      D => \lshr_ln_reg_2785_reg[1]_0\(0),
      Q => lshr_ln_reg_2785(0),
      R => '0'
    );
\lshr_ln_reg_2785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_wl_code_table_ce0,
      D => \lshr_ln_reg_2785_reg[1]_0\(1),
      Q => lshr_ln_reg_2785(1),
      R => '0'
    );
mul_14s_14s_28_1_1_U76: entity work.bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1_8
     port map (
      DSP_ALU_INST(13 downto 0) => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(13 downto 0),
      P(13) => mul_14s_15ns_29_1_1_U75_n_40,
      P(12) => mul_14s_15ns_29_1_1_U75_n_41,
      P(11) => mul_14s_15ns_29_1_1_U75_n_42,
      P(10) => mul_14s_15ns_29_1_1_U75_n_43,
      P(9) => mul_14s_15ns_29_1_1_U75_n_44,
      P(8) => mul_14s_15ns_29_1_1_U75_n_45,
      P(7) => mul_14s_15ns_29_1_1_U75_n_46,
      P(6) => mul_14s_15ns_29_1_1_U75_n_47,
      P(5) => mul_14s_15ns_29_1_1_U75_n_48,
      P(4) => mul_14s_15ns_29_1_1_U75_n_49,
      P(3) => mul_14s_15ns_29_1_1_U75_n_50,
      P(2) => mul_14s_15ns_29_1_1_U75_n_51,
      P(1) => mul_14s_15ns_29_1_1_U75_n_52,
      P(0) => mul_14s_15ns_29_1_1_U75_n_53,
      Q(1) => \^ap_cs_fsm_reg[19]_0\(2),
      Q(0) => grp_decode_fu_519_dec_deth_o_ap_vld,
      \ap_CS_fsm_reg[18]\(1 downto 0) => \ap_CS_fsm_reg[18]_0\(1 downto 0),
      \ap_CS_fsm_reg[18]_0\(5 downto 0) => \ap_CS_fsm_reg[18]_1\(5 downto 0),
      \ap_CS_fsm_reg[18]_1\(7 downto 0) => \ap_CS_fsm_reg[18]_2\(7 downto 0),
      \ap_CS_fsm_reg[18]_2\(7 downto 0) => \ap_CS_fsm_reg[18]_3\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__2\(23 downto 0) => \ram_reg_0_7_30_30_i_2__2\(23 downto 0)
    );
mul_14s_15ns_29_1_1_U75: entity work.bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1_9
     port map (
      B(2 downto 1) => tmp_fu_1908_p6(13 downto 12),
      B(0) => lshr_ln_reg_2785(1),
      D(31 downto 0) => add_ln367_fu_1974_p2(31 downto 0),
      DI(0) => \add_ln367_reg_3004[15]_i_2_n_40\,
      DSP_ALU_INST(11 downto 0) => DSP_ALU_INST(11 downto 0),
      DSP_A_B_DATA_INST(0) => lshr_ln_reg_2785(0),
      P(13) => mul_14s_15ns_29_1_1_U75_n_40,
      P(12) => mul_14s_15ns_29_1_1_U75_n_41,
      P(11) => mul_14s_15ns_29_1_1_U75_n_42,
      P(10) => mul_14s_15ns_29_1_1_U75_n_43,
      P(9) => mul_14s_15ns_29_1_1_U75_n_44,
      P(8) => mul_14s_15ns_29_1_1_U75_n_45,
      P(7) => mul_14s_15ns_29_1_1_U75_n_46,
      P(6) => mul_14s_15ns_29_1_1_U75_n_47,
      P(5) => mul_14s_15ns_29_1_1_U75_n_48,
      P(4) => mul_14s_15ns_29_1_1_U75_n_49,
      P(3) => mul_14s_15ns_29_1_1_U75_n_50,
      P(2) => mul_14s_15ns_29_1_1_U75_n_51,
      P(1) => mul_14s_15ns_29_1_1_U75_n_52,
      P(0) => mul_14s_15ns_29_1_1_U75_n_53,
      Q(29 downto 0) => trunc_ln469_2_fu_1830_p4(29 downto 0),
      S(1) => \add_ln367_reg_3004[15]_i_3_n_40\,
      S(0) => \add_ln367_reg_3004[15]_i_4_n_40\,
      \add_ln367_reg_3004_reg[23]\(7) => \add_ln367_reg_3004[23]_i_2_n_40\,
      \add_ln367_reg_3004_reg[23]\(6) => \add_ln367_reg_3004[23]_i_3_n_40\,
      \add_ln367_reg_3004_reg[23]\(5) => \add_ln367_reg_3004[23]_i_4_n_40\,
      \add_ln367_reg_3004_reg[23]\(4) => \add_ln367_reg_3004[23]_i_5_n_40\,
      \add_ln367_reg_3004_reg[23]\(3) => \add_ln367_reg_3004[23]_i_6_n_40\,
      \add_ln367_reg_3004_reg[23]\(2) => \add_ln367_reg_3004[23]_i_7_n_40\,
      \add_ln367_reg_3004_reg[23]\(1) => \add_ln367_reg_3004[23]_i_8_n_40\,
      \add_ln367_reg_3004_reg[23]\(0) => \add_ln367_reg_3004[23]_i_9_n_40\,
      \add_ln367_reg_3004_reg[31]\(7) => \add_ln367_reg_3004[31]_i_2_n_40\,
      \add_ln367_reg_3004_reg[31]\(6) => \add_ln367_reg_3004[31]_i_3_n_40\,
      \add_ln367_reg_3004_reg[31]\(5) => \add_ln367_reg_3004[31]_i_4_n_40\,
      \add_ln367_reg_3004_reg[31]\(4) => \add_ln367_reg_3004[31]_i_5_n_40\,
      \add_ln367_reg_3004_reg[31]\(3) => \add_ln367_reg_3004[31]_i_6_n_40\,
      \add_ln367_reg_3004_reg[31]\(2) => \add_ln367_reg_3004[31]_i_7_n_40\,
      \add_ln367_reg_3004_reg[31]\(1) => \add_ln367_reg_3004[31]_i_8_n_40\,
      \add_ln367_reg_3004_reg[31]\(0) => \add_ln367_reg_3004[31]_i_9_n_40\,
      icmp_ln535_2_fu_1980_p2 => icmp_ln535_2_fu_1980_p2
    );
mul_14s_32s_46_1_1_U62: entity work.bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1_10
     port map (
      CEA2 => \^cea2\,
      D(45) => mul_14s_32s_46_1_1_U62_n_40,
      D(44) => mul_14s_32s_46_1_1_U62_n_41,
      D(43) => mul_14s_32s_46_1_1_U62_n_42,
      D(42) => mul_14s_32s_46_1_1_U62_n_43,
      D(41) => mul_14s_32s_46_1_1_U62_n_44,
      D(40) => mul_14s_32s_46_1_1_U62_n_45,
      D(39) => mul_14s_32s_46_1_1_U62_n_46,
      D(38) => mul_14s_32s_46_1_1_U62_n_47,
      D(37) => mul_14s_32s_46_1_1_U62_n_48,
      D(36) => mul_14s_32s_46_1_1_U62_n_49,
      D(35) => mul_14s_32s_46_1_1_U62_n_50,
      D(34) => mul_14s_32s_46_1_1_U62_n_51,
      D(33) => mul_14s_32s_46_1_1_U62_n_52,
      D(32) => mul_14s_32s_46_1_1_U62_n_53,
      D(31) => mul_14s_32s_46_1_1_U62_n_54,
      D(30) => mul_14s_32s_46_1_1_U62_n_55,
      D(29) => mul_14s_32s_46_1_1_U62_n_56,
      D(28) => mul_14s_32s_46_1_1_U62_n_57,
      D(27) => mul_14s_32s_46_1_1_U62_n_58,
      D(26) => mul_14s_32s_46_1_1_U62_n_59,
      D(25) => mul_14s_32s_46_1_1_U62_n_60,
      D(24) => mul_14s_32s_46_1_1_U62_n_61,
      D(23) => mul_14s_32s_46_1_1_U62_n_62,
      D(22) => mul_14s_32s_46_1_1_U62_n_63,
      D(21) => mul_14s_32s_46_1_1_U62_n_64,
      D(20) => mul_14s_32s_46_1_1_U62_n_65,
      D(19) => mul_14s_32s_46_1_1_U62_n_66,
      D(18) => mul_14s_32s_46_1_1_U62_n_67,
      D(17) => mul_14s_32s_46_1_1_U62_n_68,
      D(16) => mul_14s_32s_46_1_1_U62_n_69,
      D(15) => mul_14s_32s_46_1_1_U62_n_70,
      D(14) => mul_14s_32s_46_1_1_U62_n_71,
      D(13) => mul_14s_32s_46_1_1_U62_n_72,
      D(12) => mul_14s_32s_46_1_1_U62_n_73,
      D(11) => mul_14s_32s_46_1_1_U62_n_74,
      D(10) => mul_14s_32s_46_1_1_U62_n_75,
      D(9) => mul_14s_32s_46_1_1_U62_n_76,
      D(8) => mul_14s_32s_46_1_1_U62_n_77,
      D(7) => mul_14s_32s_46_1_1_U62_n_78,
      D(6) => mul_14s_32s_46_1_1_U62_n_79,
      D(5) => mul_14s_32s_46_1_1_U62_n_80,
      D(4) => mul_14s_32s_46_1_1_U62_n_81,
      D(3) => mul_14s_32s_46_1_1_U62_n_82,
      D(2) => mul_14s_32s_46_1_1_U62_n_83,
      D(1) => mul_14s_32s_46_1_1_U62_n_84,
      D(0) => mul_14s_32s_46_1_1_U62_n_85,
      DSP_ALU_INST(13 downto 0) => \dec_del_dhx_load_3_reg_3087_reg[13]_0\(13 downto 0),
      DSP_ALU_INST_0(31 downto 0) => DSP_ALU_INST_0(31 downto 0),
      Q(0) => ap_CS_fsm_state13,
      ap_clk => ap_clk,
      \zl_9_fu_318_reg[45]\(45 downto 14) => trunc_ln469_2_fu_1830_p4(31 downto 0),
      \zl_9_fu_318_reg[45]\(13) => \zl_9_fu_318_reg_n_40_[13]\,
      \zl_9_fu_318_reg[45]\(12) => \zl_9_fu_318_reg_n_40_[12]\,
      \zl_9_fu_318_reg[45]\(11) => \zl_9_fu_318_reg_n_40_[11]\,
      \zl_9_fu_318_reg[45]\(10) => \zl_9_fu_318_reg_n_40_[10]\,
      \zl_9_fu_318_reg[45]\(9) => \zl_9_fu_318_reg_n_40_[9]\,
      \zl_9_fu_318_reg[45]\(8) => \zl_9_fu_318_reg_n_40_[8]\,
      \zl_9_fu_318_reg[45]\(7) => \zl_9_fu_318_reg_n_40_[7]\,
      \zl_9_fu_318_reg[45]\(6) => \zl_9_fu_318_reg_n_40_[6]\,
      \zl_9_fu_318_reg[45]\(5) => \zl_9_fu_318_reg_n_40_[5]\,
      \zl_9_fu_318_reg[45]\(4) => \zl_9_fu_318_reg_n_40_[4]\,
      \zl_9_fu_318_reg[45]\(3) => \zl_9_fu_318_reg_n_40_[3]\,
      \zl_9_fu_318_reg[45]\(2) => \zl_9_fu_318_reg_n_40_[2]\,
      \zl_9_fu_318_reg[45]\(1) => \zl_9_fu_318_reg_n_40_[1]\,
      \zl_9_fu_318_reg[45]\(0) => \zl_9_fu_318_reg_n_40_[0]\
    );
mul_15s_32s_47_1_1_U63: entity work.bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_11
     port map (
      D(45) => mul_15s_32s_47_1_1_U63_n_87,
      D(44) => mul_15s_32s_47_1_1_U63_n_88,
      D(43) => mul_15s_32s_47_1_1_U63_n_89,
      D(42) => mul_15s_32s_47_1_1_U63_n_90,
      D(41) => mul_15s_32s_47_1_1_U63_n_91,
      D(40) => mul_15s_32s_47_1_1_U63_n_92,
      D(39) => mul_15s_32s_47_1_1_U63_n_93,
      D(38) => mul_15s_32s_47_1_1_U63_n_94,
      D(37) => mul_15s_32s_47_1_1_U63_n_95,
      D(36) => mul_15s_32s_47_1_1_U63_n_96,
      D(35) => mul_15s_32s_47_1_1_U63_n_97,
      D(34) => mul_15s_32s_47_1_1_U63_n_98,
      D(33) => mul_15s_32s_47_1_1_U63_n_99,
      D(32) => mul_15s_32s_47_1_1_U63_n_100,
      D(31) => mul_15s_32s_47_1_1_U63_n_101,
      D(30) => mul_15s_32s_47_1_1_U63_n_102,
      D(29) => mul_15s_32s_47_1_1_U63_n_103,
      D(28) => mul_15s_32s_47_1_1_U63_n_104,
      D(27) => mul_15s_32s_47_1_1_U63_n_105,
      D(26) => mul_15s_32s_47_1_1_U63_n_106,
      D(25) => mul_15s_32s_47_1_1_U63_n_107,
      D(24) => mul_15s_32s_47_1_1_U63_n_108,
      D(23) => mul_15s_32s_47_1_1_U63_n_109,
      D(22) => mul_15s_32s_47_1_1_U63_n_110,
      D(21) => mul_15s_32s_47_1_1_U63_n_111,
      D(20) => mul_15s_32s_47_1_1_U63_n_112,
      D(19) => mul_15s_32s_47_1_1_U63_n_113,
      D(18) => mul_15s_32s_47_1_1_U63_n_114,
      D(17) => mul_15s_32s_47_1_1_U63_n_115,
      D(16) => mul_15s_32s_47_1_1_U63_n_116,
      D(15) => mul_15s_32s_47_1_1_U63_n_117,
      D(14) => mul_15s_32s_47_1_1_U63_n_118,
      D(13) => mul_15s_32s_47_1_1_U63_n_119,
      D(12) => mul_15s_32s_47_1_1_U63_n_120,
      D(11) => mul_15s_32s_47_1_1_U63_n_121,
      D(10) => mul_15s_32s_47_1_1_U63_n_122,
      D(9) => mul_15s_32s_47_1_1_U63_n_123,
      D(8) => mul_15s_32s_47_1_1_U63_n_124,
      D(7) => mul_15s_32s_47_1_1_U63_n_125,
      D(6) => mul_15s_32s_47_1_1_U63_n_126,
      D(5) => mul_15s_32s_47_1_1_U63_n_127,
      D(4) => mul_15s_32s_47_1_1_U63_n_128,
      D(3) => mul_15s_32s_47_1_1_U63_n_129,
      D(2) => mul_15s_32s_47_1_1_U63_n_130,
      D(1) => mul_15s_32s_47_1_1_U63_n_131,
      D(0) => mul_15s_32s_47_1_1_U63_n_132,
      DI(7) => \xa1_2_fu_338[7]_i_2_n_40\,
      DI(6) => \xa1_2_fu_338[7]_i_3_n_40\,
      DI(5) => \xa1_2_fu_338[7]_i_4_n_40\,
      DI(4) => \xa1_2_fu_338[7]_i_5_n_40\,
      DI(3) => \xa1_2_fu_338[7]_i_6_n_40\,
      DI(2) => \xa1_2_fu_338[7]_i_7_n_40\,
      DI(1) => \xa1_2_fu_338[7]_i_8_n_40\,
      DI(0) => \xa1_2_fu_338[7]_i_9_n_40\,
      DSP_A_B_DATA_INST(11 downto 0) => DSP_A_B_DATA_INST(11 downto 0),
      DSP_A_B_DATA_INST_0(14 downto 0) => \sext_ln479_5_reg_2994_reg[14]_0\(14 downto 0),
      DSP_A_B_DATA_INST_1(14 downto 0) => \sext_ln479_reg_2843_reg[14]_0\(14 downto 0),
      DSP_A_B_DATA_INST_2(30 downto 0) => DSP_A_B_DATA_INST_0(30 downto 0),
      DSP_A_B_DATA_INST_3(30 downto 0) => DSP_A_B_DATA_INST_1(30 downto 0),
      Q(2) => ap_CS_fsm_state25,
      Q(1) => ap_CS_fsm_state23,
      Q(0) => grp_decode_fu_519_dec_deth_o_ap_vld,
      grp_fu_643_p2(46 downto 0) => grp_fu_643_p2(46 downto 0),
      q0(31 downto 0) => q0(31 downto 0),
      sext_ln333_fu_2450_p1(34 downto 0) => sext_ln333_fu_2450_p1(36 downto 2),
      \xa1_2_fu_338_reg[15]\(7) => \xa1_2_fu_338[15]_i_2_n_40\,
      \xa1_2_fu_338_reg[15]\(6) => \xa1_2_fu_338[15]_i_3_n_40\,
      \xa1_2_fu_338_reg[15]\(5) => \xa1_2_fu_338[15]_i_4_n_40\,
      \xa1_2_fu_338_reg[15]\(4) => \xa1_2_fu_338[15]_i_5_n_40\,
      \xa1_2_fu_338_reg[15]\(3) => \xa1_2_fu_338[15]_i_6_n_40\,
      \xa1_2_fu_338_reg[15]\(2) => \xa1_2_fu_338[15]_i_7_n_40\,
      \xa1_2_fu_338_reg[15]\(1) => \xa1_2_fu_338[15]_i_8_n_40\,
      \xa1_2_fu_338_reg[15]\(0) => \xa1_2_fu_338[15]_i_9_n_40\,
      \xa1_2_fu_338_reg[23]\(7) => \xa1_2_fu_338[23]_i_2_n_40\,
      \xa1_2_fu_338_reg[23]\(6) => \xa1_2_fu_338[23]_i_3_n_40\,
      \xa1_2_fu_338_reg[23]\(5) => \xa1_2_fu_338[23]_i_4_n_40\,
      \xa1_2_fu_338_reg[23]\(4) => \xa1_2_fu_338[23]_i_5_n_40\,
      \xa1_2_fu_338_reg[23]\(3) => \xa1_2_fu_338[23]_i_6_n_40\,
      \xa1_2_fu_338_reg[23]\(2) => \xa1_2_fu_338[23]_i_7_n_40\,
      \xa1_2_fu_338_reg[23]\(1) => \xa1_2_fu_338[23]_i_8_n_40\,
      \xa1_2_fu_338_reg[23]\(0) => \xa1_2_fu_338[23]_i_9_n_40\,
      \xa1_2_fu_338_reg[31]\(7) => \xa1_2_fu_338[31]_i_2_n_40\,
      \xa1_2_fu_338_reg[31]\(6) => \xa1_2_fu_338[31]_i_3_n_40\,
      \xa1_2_fu_338_reg[31]\(5) => \xa1_2_fu_338[31]_i_4_n_40\,
      \xa1_2_fu_338_reg[31]\(4) => \xa1_2_fu_338[31]_i_5_n_40\,
      \xa1_2_fu_338_reg[31]\(3) => \xa1_2_fu_338[31]_i_6_n_40\,
      \xa1_2_fu_338_reg[31]\(2) => \xa1_2_fu_338[31]_i_7_n_40\,
      \xa1_2_fu_338_reg[31]\(1) => \xa1_2_fu_338[31]_i_8_n_40\,
      \xa1_2_fu_338_reg[31]\(0) => \xa1_2_fu_338[31]_i_9_n_40\,
      \xa1_2_fu_338_reg[39]\(7) => \xa1_2_fu_338[39]_i_2_n_40\,
      \xa1_2_fu_338_reg[39]\(6) => \xa1_2_fu_338[39]_i_3_n_40\,
      \xa1_2_fu_338_reg[39]\(5) => \xa1_2_fu_338[39]_i_4_n_40\,
      \xa1_2_fu_338_reg[39]\(4) => \xa1_2_fu_338[39]_i_5_n_40\,
      \xa1_2_fu_338_reg[39]\(3) => \xa1_2_fu_338[39]_i_6_n_40\,
      \xa1_2_fu_338_reg[39]\(2) => \xa1_2_fu_338[39]_i_7_n_40\,
      \xa1_2_fu_338_reg[39]\(1) => \xa1_2_fu_338[39]_i_8_n_40\,
      \xa1_2_fu_338_reg[39]\(0) => \xa1_2_fu_338[39]_i_9_n_40\,
      \xa1_2_fu_338_reg[45]\(4) => \xa1_2_fu_338[45]_i_2_n_40\,
      \xa1_2_fu_338_reg[45]\(3) => \xa1_2_fu_338[45]_i_3_n_40\,
      \xa1_2_fu_338_reg[45]\(2) => \xa1_2_fu_338[45]_i_4_n_40\,
      \xa1_2_fu_338_reg[45]\(1) => \xa1_2_fu_338[45]_i_5_n_40\,
      \xa1_2_fu_338_reg[45]\(0) => \xa1_2_fu_338[45]_i_6_n_40\,
      \xa1_2_fu_338_reg[45]_0\(45 downto 0) => xa1_2_fu_338(45 downto 0)
    );
mul_15s_32s_47_1_1_U64: entity work.bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_12
     port map (
      B(11 downto 0) => \idx_fu_330_reg[1]\(11 downto 0),
      CEA2 => \^ap_cs_fsm_reg[10]_0\,
      DSP_ALU_INST => \^ap_cs_fsm_reg[23]_0\,
      DSP_A_B_DATA_INST(0) => h_address1(2),
      DSP_A_B_DATA_INST_0(0) => \q1_reg[8]_0\(0),
      O(7) => mul_15s_32s_47_1_1_U64_n_53,
      O(6) => mul_15s_32s_47_1_1_U64_n_54,
      O(5) => mul_15s_32s_47_1_1_U64_n_55,
      O(4) => mul_15s_32s_47_1_1_U64_n_56,
      O(3) => mul_15s_32s_47_1_1_U64_n_57,
      O(2) => mul_15s_32s_47_1_1_U64_n_58,
      O(1) => mul_15s_32s_47_1_1_U64_n_59,
      O(0) => mul_15s_32s_47_1_1_U64_n_60,
      P(0) => \tmp_product__1\(45),
      Q(1) => grp_decode_fu_519_xout2_ap_vld,
      Q(0) => ap_CS_fsm_state23,
      S(0) => mul_32s_7s_39_1_1_U69_n_113,
      \ap_CS_fsm_reg[22]\(7) => mul_15s_32s_47_1_1_U64_n_61,
      \ap_CS_fsm_reg[22]\(6) => mul_15s_32s_47_1_1_U64_n_62,
      \ap_CS_fsm_reg[22]\(5) => mul_15s_32s_47_1_1_U64_n_63,
      \ap_CS_fsm_reg[22]\(4) => mul_15s_32s_47_1_1_U64_n_64,
      \ap_CS_fsm_reg[22]\(3) => mul_15s_32s_47_1_1_U64_n_65,
      \ap_CS_fsm_reg[22]\(2) => mul_15s_32s_47_1_1_U64_n_66,
      \ap_CS_fsm_reg[22]\(1) => mul_15s_32s_47_1_1_U64_n_67,
      \ap_CS_fsm_reg[22]\(0) => mul_15s_32s_47_1_1_U64_n_68,
      \ap_CS_fsm_reg[22]_0\(7) => mul_15s_32s_47_1_1_U64_n_69,
      \ap_CS_fsm_reg[22]_0\(6) => mul_15s_32s_47_1_1_U64_n_70,
      \ap_CS_fsm_reg[22]_0\(5) => mul_15s_32s_47_1_1_U64_n_71,
      \ap_CS_fsm_reg[22]_0\(4) => mul_15s_32s_47_1_1_U64_n_72,
      \ap_CS_fsm_reg[22]_0\(3) => mul_15s_32s_47_1_1_U64_n_73,
      \ap_CS_fsm_reg[22]_0\(2) => mul_15s_32s_47_1_1_U64_n_74,
      \ap_CS_fsm_reg[22]_0\(1) => mul_15s_32s_47_1_1_U64_n_75,
      \ap_CS_fsm_reg[22]_0\(0) => mul_15s_32s_47_1_1_U64_n_76,
      \ap_CS_fsm_reg[22]_1\(7) => mul_15s_32s_47_1_1_U64_n_77,
      \ap_CS_fsm_reg[22]_1\(6) => mul_15s_32s_47_1_1_U64_n_78,
      \ap_CS_fsm_reg[22]_1\(5) => mul_15s_32s_47_1_1_U64_n_79,
      \ap_CS_fsm_reg[22]_1\(4) => mul_15s_32s_47_1_1_U64_n_80,
      \ap_CS_fsm_reg[22]_1\(3) => mul_15s_32s_47_1_1_U64_n_81,
      \ap_CS_fsm_reg[22]_1\(2) => mul_15s_32s_47_1_1_U64_n_82,
      \ap_CS_fsm_reg[22]_1\(1) => mul_15s_32s_47_1_1_U64_n_83,
      \ap_CS_fsm_reg[22]_1\(0) => mul_15s_32s_47_1_1_U64_n_84,
      \ap_CS_fsm_reg[22]_2\(7) => mul_15s_32s_47_1_1_U64_n_85,
      \ap_CS_fsm_reg[22]_2\(6) => mul_15s_32s_47_1_1_U64_n_86,
      \ap_CS_fsm_reg[22]_2\(5) => mul_15s_32s_47_1_1_U64_n_87,
      \ap_CS_fsm_reg[22]_2\(4) => mul_15s_32s_47_1_1_U64_n_88,
      \ap_CS_fsm_reg[22]_2\(3) => mul_15s_32s_47_1_1_U64_n_89,
      \ap_CS_fsm_reg[22]_2\(2) => mul_15s_32s_47_1_1_U64_n_90,
      \ap_CS_fsm_reg[22]_2\(1) => mul_15s_32s_47_1_1_U64_n_91,
      \ap_CS_fsm_reg[22]_2\(0) => mul_15s_32s_47_1_1_U64_n_92,
      \ap_CS_fsm_reg[22]_3\(5) => mul_15s_32s_47_1_1_U64_n_93,
      \ap_CS_fsm_reg[22]_3\(4) => mul_15s_32s_47_1_1_U64_n_94,
      \ap_CS_fsm_reg[22]_3\(3) => mul_15s_32s_47_1_1_U64_n_95,
      \ap_CS_fsm_reg[22]_3\(2) => mul_15s_32s_47_1_1_U64_n_96,
      \ap_CS_fsm_reg[22]_3\(1) => mul_15s_32s_47_1_1_U64_n_97,
      \ap_CS_fsm_reg[22]_3\(0) => mul_15s_32s_47_1_1_U64_n_98,
      ap_clk => ap_clk,
      h_address1(1 downto 0) => h_address1(4 downto 3),
      \idx204_fu_330_reg[3]\ => mul_15s_32s_47_1_1_U64_n_101,
      \idx204_fu_330_reg[4]\ => mul_15s_32s_47_1_1_U64_n_102,
      q0(1 downto 0) => q0(1 downto 0),
      q00(31 downto 0) => q00(31 downto 0),
      \q1_reg[8]\(3 downto 0) => idx204_fu_330_reg(4 downto 1),
      \q1_reg[8]_0\(0) => \q0_reg[10]\(5),
      \q1_reg[8]_1\(1 downto 0) => \q1_reg[8]\(1 downto 0),
      sext_ln333_1_fu_2459_p1(34 downto 0) => sext_ln333_1_fu_2459_p1(38 downto 4),
      xa2_2_fu_334_reg(8 downto 0) => xa2_2_fu_334_reg(44 downto 36),
      \xa2_2_fu_334_reg[39]\(33 downto 0) => \^xa2_2_fu_334_reg[35]_0\(33 downto 0),
      \xa2_2_fu_334_reg[7]_0\ => \xa2_2_fu_334_reg_n_40_[1]\,
      \xa2_2_fu_334_reg[7]_1\(1 downto 0) => sext_ln386_fu_2454_p1(1 downto 0),
      xa2_2_fu_334_reg_7_sp_1 => \xa2_2_fu_334_reg_n_40_[0]\
    );
mul_16s_15ns_31_1_1_U70: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_13
     port map (
      A(12 downto 0) => A(12 downto 0),
      D(31 downto 0) => add_ln350_fu_1195_p2(31 downto 0),
      DI(0) => \add_ln350_reg_2874[15]_i_2_n_40\,
      DSP_ALU_INST(11 downto 0) => Q(11 downto 0),
      E(0) => \^e\(0),
      P(15) => mul_16s_15ns_31_1_1_U70_n_40,
      P(14) => mul_16s_15ns_31_1_1_U70_n_41,
      P(13) => mul_16s_15ns_31_1_1_U70_n_42,
      P(12) => mul_16s_15ns_31_1_1_U70_n_43,
      P(11) => mul_16s_15ns_31_1_1_U70_n_44,
      P(10) => mul_16s_15ns_31_1_1_U70_n_45,
      P(9) => mul_16s_15ns_31_1_1_U70_n_46,
      P(8) => mul_16s_15ns_31_1_1_U70_n_47,
      P(7) => mul_16s_15ns_31_1_1_U70_n_48,
      P(6) => mul_16s_15ns_31_1_1_U70_n_49,
      P(5) => mul_16s_15ns_31_1_1_U70_n_50,
      P(4) => mul_16s_15ns_31_1_1_U70_n_51,
      P(3) => mul_16s_15ns_31_1_1_U70_n_52,
      P(2) => mul_16s_15ns_31_1_1_U70_n_53,
      P(1) => mul_16s_15ns_31_1_1_U70_n_54,
      P(0) => mul_16s_15ns_31_1_1_U70_n_55,
      Q(1) => grp_decode_fu_519_dec_detl_o_ap_vld,
      Q(0) => grp_decode_fu_519_dec_nbl_o_ap_vld,
      S(7) => \add_ln350_reg_2874[23]_i_2_n_40\,
      S(6) => \add_ln350_reg_2874[23]_i_3_n_40\,
      S(5) => \add_ln350_reg_2874[23]_i_4_n_40\,
      S(4) => \add_ln350_reg_2874[23]_i_5_n_40\,
      S(3) => \add_ln350_reg_2874[23]_i_6_n_40\,
      S(2) => \add_ln350_reg_2874[23]_i_7_n_40\,
      S(1) => \add_ln350_reg_2874[23]_i_8_n_40\,
      S(0) => \add_ln350_reg_2874[23]_i_9_n_40\,
      \add_ln350_reg_2874_reg[31]\(29 downto 0) => trunc_ln_fu_1075_p4(29 downto 0),
      \add_ln350_reg_2874_reg[31]_0\(7) => \add_ln350_reg_2874[31]_i_2_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(6) => \add_ln350_reg_2874[31]_i_3_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(5) => \add_ln350_reg_2874[31]_i_4_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(4) => \add_ln350_reg_2874[31]_i_5_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(3) => \add_ln350_reg_2874[31]_i_6_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(2) => \add_ln350_reg_2874[31]_i_7_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(1) => \add_ln350_reg_2874[31]_i_8_n_40\,
      \add_ln350_reg_2874_reg[31]_0\(0) => \add_ln350_reg_2874[31]_i_9_n_40\,
      ap_clk => ap_clk,
      \icmp_ln535_reg_2880_reg[0]\ => mul_16s_15ns_31_1_1_U70_n_56,
      \icmp_ln535_reg_2880_reg[0]_0\ => \icmp_ln535_reg_2880_reg_n_40_[0]\
    );
mul_16s_15ns_31_1_1_U71: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1_14
     port map (
      A(12 downto 0) => p_0_out(13 downto 1),
      D(31 downto 0) => add_ln347_fu_1160_p2(31 downto 0),
      DI(0) => \add_ln347_reg_2868[15]_i_2_n_40\,
      DSP_ALU_INST(11 downto 0) => Q(11 downto 0),
      Q(0) => grp_decode_fu_519_dec_nbl_o_ap_vld,
      S(7) => \add_ln347_reg_2868[23]_i_2_n_40\,
      S(6) => \add_ln347_reg_2868[23]_i_3_n_40\,
      S(5) => \add_ln347_reg_2868[23]_i_4_n_40\,
      S(4) => \add_ln347_reg_2868[23]_i_5_n_40\,
      S(3) => \add_ln347_reg_2868[23]_i_6_n_40\,
      S(2) => \add_ln347_reg_2868[23]_i_7_n_40\,
      S(1) => \add_ln347_reg_2868[23]_i_8_n_40\,
      S(0) => \add_ln347_reg_2868[23]_i_9_n_40\,
      \add_ln347_reg_2868_reg[31]\(7) => \add_ln347_reg_2868[31]_i_2_n_40\,
      \add_ln347_reg_2868_reg[31]\(6) => \add_ln347_reg_2868[31]_i_3_n_40\,
      \add_ln347_reg_2868_reg[31]\(5) => \add_ln347_reg_2868[31]_i_4_n_40\,
      \add_ln347_reg_2868_reg[31]\(4) => \add_ln347_reg_2868[31]_i_5_n_40\,
      \add_ln347_reg_2868_reg[31]\(3) => \add_ln347_reg_2868[31]_i_6_n_40\,
      \add_ln347_reg_2868_reg[31]\(2) => \add_ln347_reg_2868[31]_i_7_n_40\,
      \add_ln347_reg_2868_reg[31]\(1) => \add_ln347_reg_2868[31]_i_8_n_40\,
      \add_ln347_reg_2868_reg[31]\(0) => \add_ln347_reg_2868[31]_i_9_n_40\,
      ap_clk => ap_clk,
      trunc_ln345_fu_1097_p1(29 downto 0) => trunc_ln345_fu_1097_p1(29 downto 0)
    );
mul_16s_16s_32_1_1_U72: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1_15
     port map (
      DSP_ALU_INST(15 downto 0) => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(15 downto 0),
      P(15) => mul_16s_15ns_31_1_1_U70_n_40,
      P(14) => mul_16s_15ns_31_1_1_U70_n_41,
      P(13) => mul_16s_15ns_31_1_1_U70_n_42,
      P(12) => mul_16s_15ns_31_1_1_U70_n_43,
      P(11) => mul_16s_15ns_31_1_1_U70_n_44,
      P(10) => mul_16s_15ns_31_1_1_U70_n_45,
      P(9) => mul_16s_15ns_31_1_1_U70_n_46,
      P(8) => mul_16s_15ns_31_1_1_U70_n_47,
      P(7) => mul_16s_15ns_31_1_1_U70_n_48,
      P(6) => mul_16s_15ns_31_1_1_U70_n_49,
      P(5) => mul_16s_15ns_31_1_1_U70_n_50,
      P(4) => mul_16s_15ns_31_1_1_U70_n_51,
      P(3) => mul_16s_15ns_31_1_1_U70_n_52,
      P(2) => mul_16s_15ns_31_1_1_U70_n_53,
      P(1) => mul_16s_15ns_31_1_1_U70_n_54,
      P(0) => mul_16s_15ns_31_1_1_U70_n_55,
      Q(1) => \^ap_cs_fsm_reg[19]_0\(0),
      Q(0) => grp_decode_fu_519_dec_detl_o_ap_vld,
      \ap_CS_fsm_reg[8]\(1 downto 0) => \ap_CS_fsm_reg[8]_0\(1 downto 0),
      \ap_CS_fsm_reg[8]_0\(5 downto 0) => \ap_CS_fsm_reg[8]_1\(5 downto 0),
      \ap_CS_fsm_reg[8]_1\(7 downto 0) => \ap_CS_fsm_reg[8]_2\(7 downto 0),
      \ap_CS_fsm_reg[8]_2\(7 downto 0) => \ap_CS_fsm_reg[8]_3\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => \ram_reg_0_7_30_30_i_2__1\(23 downto 0)
    );
mul_16s_32s_47_1_1_U65: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1_16
     port map (
      DSP_A_B_DATA_INST(15 downto 0) => \sext_ln477_2_reg_2989_reg[15]_0\(15 downto 0),
      DSP_A_B_DATA_INST_0(15 downto 0) => \sext_ln477_reg_2838_reg[15]_0\(15 downto 0),
      DSP_A_B_DATA_INST_1(30 downto 0) => DSP_A_B_DATA_INST_2(30 downto 0),
      DSP_A_B_DATA_INST_2(30 downto 0) => DSP_A_B_DATA_INST_3(30 downto 0),
      Q(0) => grp_decode_fu_519_dec_deth_o_ap_vld,
      \tmp_product__1\(46 downto 0) => \tmp_product__1_0\(46 downto 0)
    );
mul_16s_32s_48_1_1_U66: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1_17
     port map (
      CEA2 => \^ceb2\,
      D(31 downto 0) => D(31 downto 0),
      DSP_ALU_INST(15 downto 0) => \dec_del_dltx_load_3_reg_2938_reg[15]_0\(15 downto 0),
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_clk_0(45) => mul_16s_32s_48_1_1_U66_n_40,
      ap_clk_0(44) => mul_16s_32s_48_1_1_U66_n_41,
      ap_clk_0(43) => mul_16s_32s_48_1_1_U66_n_42,
      ap_clk_0(42) => mul_16s_32s_48_1_1_U66_n_43,
      ap_clk_0(41) => mul_16s_32s_48_1_1_U66_n_44,
      ap_clk_0(40) => mul_16s_32s_48_1_1_U66_n_45,
      ap_clk_0(39) => mul_16s_32s_48_1_1_U66_n_46,
      ap_clk_0(38) => mul_16s_32s_48_1_1_U66_n_47,
      ap_clk_0(37) => mul_16s_32s_48_1_1_U66_n_48,
      ap_clk_0(36) => mul_16s_32s_48_1_1_U66_n_49,
      ap_clk_0(35) => mul_16s_32s_48_1_1_U66_n_50,
      ap_clk_0(34) => mul_16s_32s_48_1_1_U66_n_51,
      ap_clk_0(33) => mul_16s_32s_48_1_1_U66_n_52,
      ap_clk_0(32) => mul_16s_32s_48_1_1_U66_n_53,
      ap_clk_0(31) => mul_16s_32s_48_1_1_U66_n_54,
      ap_clk_0(30) => mul_16s_32s_48_1_1_U66_n_55,
      ap_clk_0(29) => mul_16s_32s_48_1_1_U66_n_56,
      ap_clk_0(28) => mul_16s_32s_48_1_1_U66_n_57,
      ap_clk_0(27) => mul_16s_32s_48_1_1_U66_n_58,
      ap_clk_0(26) => mul_16s_32s_48_1_1_U66_n_59,
      ap_clk_0(25) => mul_16s_32s_48_1_1_U66_n_60,
      ap_clk_0(24) => mul_16s_32s_48_1_1_U66_n_61,
      ap_clk_0(23) => mul_16s_32s_48_1_1_U66_n_62,
      ap_clk_0(22) => mul_16s_32s_48_1_1_U66_n_63,
      ap_clk_0(21) => mul_16s_32s_48_1_1_U66_n_64,
      ap_clk_0(20) => mul_16s_32s_48_1_1_U66_n_65,
      ap_clk_0(19) => mul_16s_32s_48_1_1_U66_n_66,
      ap_clk_0(18) => mul_16s_32s_48_1_1_U66_n_67,
      ap_clk_0(17) => mul_16s_32s_48_1_1_U66_n_68,
      ap_clk_0(16) => mul_16s_32s_48_1_1_U66_n_69,
      ap_clk_0(15) => mul_16s_32s_48_1_1_U66_n_70,
      ap_clk_0(14) => mul_16s_32s_48_1_1_U66_n_71,
      ap_clk_0(13) => mul_16s_32s_48_1_1_U66_n_72,
      ap_clk_0(12) => mul_16s_32s_48_1_1_U66_n_73,
      ap_clk_0(11) => mul_16s_32s_48_1_1_U66_n_74,
      ap_clk_0(10) => mul_16s_32s_48_1_1_U66_n_75,
      ap_clk_0(9) => mul_16s_32s_48_1_1_U66_n_76,
      ap_clk_0(8) => mul_16s_32s_48_1_1_U66_n_77,
      ap_clk_0(7) => mul_16s_32s_48_1_1_U66_n_78,
      ap_clk_0(6) => mul_16s_32s_48_1_1_U66_n_79,
      ap_clk_0(5) => mul_16s_32s_48_1_1_U66_n_80,
      ap_clk_0(4) => mul_16s_32s_48_1_1_U66_n_81,
      ap_clk_0(3) => mul_16s_32s_48_1_1_U66_n_82,
      ap_clk_0(2) => mul_16s_32s_48_1_1_U66_n_83,
      ap_clk_0(1) => mul_16s_32s_48_1_1_U66_n_84,
      ap_clk_0(0) => mul_16s_32s_48_1_1_U66_n_85,
      \zl_6_fu_302_reg[45]\(45 downto 14) => trunc_ln_fu_1075_p4(31 downto 0),
      \zl_6_fu_302_reg[45]\(13) => \zl_6_fu_302_reg_n_40_[13]\,
      \zl_6_fu_302_reg[45]\(12) => \zl_6_fu_302_reg_n_40_[12]\,
      \zl_6_fu_302_reg[45]\(11) => \zl_6_fu_302_reg_n_40_[11]\,
      \zl_6_fu_302_reg[45]\(10) => \zl_6_fu_302_reg_n_40_[10]\,
      \zl_6_fu_302_reg[45]\(9) => \zl_6_fu_302_reg_n_40_[9]\,
      \zl_6_fu_302_reg[45]\(8) => \zl_6_fu_302_reg_n_40_[8]\,
      \zl_6_fu_302_reg[45]\(7) => \zl_6_fu_302_reg_n_40_[7]\,
      \zl_6_fu_302_reg[45]\(6) => \zl_6_fu_302_reg_n_40_[6]\,
      \zl_6_fu_302_reg[45]\(5) => \zl_6_fu_302_reg_n_40_[5]\,
      \zl_6_fu_302_reg[45]\(4) => \zl_6_fu_302_reg_n_40_[4]\,
      \zl_6_fu_302_reg[45]\(3) => \zl_6_fu_302_reg_n_40_[3]\,
      \zl_6_fu_302_reg[45]\(2) => \zl_6_fu_302_reg_n_40_[2]\,
      \zl_6_fu_302_reg[45]\(1) => \zl_6_fu_302_reg_n_40_[1]\,
      \zl_6_fu_302_reg[45]\(0) => \zl_6_fu_302_reg_n_40_[0]\
    );
mul_32s_32s_64_1_1_U67: entity work.bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_18
     port map (
      D(16 downto 0) => apl2_fu_1339_p2(16 downto 0),
      DSP_A_B_DATA_INST(31 downto 0) => \^add_ln367_reg_3004_reg[31]_0\(31 downto 0),
      DSP_A_B_DATA_INST_0(31 downto 0) => \^add_ln350_reg_2874_reg[31]_0\(31 downto 0),
      DSP_A_B_DATA_INST_1(31 downto 0) => DSP_A_B_DATA_INST_6(31 downto 0),
      DSP_A_B_DATA_INST_2(31 downto 0) => DSP_A_B_DATA_INST_7(31 downto 0),
      O(0) => \tmp_product__3\(63),
      Q(0) => ap_CS_fsm_state17,
      S(3) => \apl2_reg_2926[15]_i_8_n_40\,
      S(2) => \apl2_reg_2926[15]_i_9_n_40\,
      S(1) => \apl2_reg_2926[15]_i_10_n_40\,
      S(0) => mul_32s_32s_64_1_1_U68_n_41,
      \apl1_11_reg_3075_reg[12]\(4) => \apl1_11_reg_3075[12]_i_4_n_40\,
      \apl1_11_reg_3075_reg[12]\(3) => \apl1_11_reg_3075[12]_i_5_n_40\,
      \apl1_11_reg_3075_reg[12]\(2) => \apl1_11_reg_3075[12]_i_6_n_40\,
      \apl1_11_reg_3075_reg[12]\(1) => \apl1_11_reg_3075[12]_i_7_n_40\,
      \apl1_11_reg_3075_reg[12]\(0) => \apl1_11_reg_3075[12]_i_10_n_40\,
      \apl1_11_reg_3075_reg[17]\(3) => \apl1_11_reg_3075[17]_i_3_n_40\,
      \apl1_11_reg_3075_reg[17]\(2) => \apl1_11_reg_3075[17]_i_4_n_40\,
      \apl1_11_reg_3075_reg[17]\(1) => \apl1_11_reg_3075[17]_i_5_n_40\,
      \apl1_11_reg_3075_reg[17]\(0) => \apl1_11_reg_3075[17]_i_6_n_40\,
      \apl1_reg_2932_reg[12]\(4) => \apl1_reg_2932[12]_i_4_n_40\,
      \apl1_reg_2932_reg[12]\(3) => \apl1_reg_2932[12]_i_5_n_40\,
      \apl1_reg_2932_reg[12]\(2) => \apl1_reg_2932[12]_i_6_n_40\,
      \apl1_reg_2932_reg[12]\(1) => \apl1_reg_2932[12]_i_7_n_40\,
      \apl1_reg_2932_reg[12]\(0) => \apl1_reg_2932[12]_i_10_n_40\,
      \apl1_reg_2932_reg[17]\(3) => \apl1_reg_2932[17]_i_3_n_40\,
      \apl1_reg_2932_reg[17]\(2) => \apl1_reg_2932[17]_i_4_n_40\,
      \apl1_reg_2932_reg[17]\(1) => \apl1_reg_2932[17]_i_5_n_40\,
      \apl1_reg_2932_reg[17]\(0) => \apl1_reg_2932[17]_i_6_n_40\,
      \apl2_8_reg_3069_reg[15]\(10 downto 0) => \sext_ln477_2_reg_2989_reg[15]_0\(15 downto 5),
      \apl2_8_reg_3069_reg[15]_0\ => \apl2_8_reg_3069[15]_i_22_n_40\,
      \apl2_8_reg_3069_reg[15]_1\ => \apl2_8_reg_3069[15]_i_24_n_40\,
      \apl2_8_reg_3069_reg[15]_2\(3) => \apl2_8_reg_3069[15]_i_8_n_40\,
      \apl2_8_reg_3069_reg[15]_2\(2) => \apl2_8_reg_3069[15]_i_9_n_40\,
      \apl2_8_reg_3069_reg[15]_2\(1) => \apl2_8_reg_3069[15]_i_10_n_40\,
      \apl2_8_reg_3069_reg[15]_2\(0) => mul_32s_32s_64_1_1_U68_n_42,
      \apl2_8_reg_3069_reg[15]_i_1_0\(16 downto 0) => apl2_8_fu_2132_p2(16 downto 0),
      \apl2_8_reg_3069_reg[7]\ => \apl2_8_reg_3069[7]_i_33_n_40\,
      \apl2_8_reg_3069_reg[7]_0\ => \apl2_8_reg_3069[7]_i_32_n_40\,
      \apl2_8_reg_3069_reg[7]_1\ => \apl2_8_reg_3069[7]_i_31_n_40\,
      \apl2_8_reg_3069_reg[7]_2\ => \apl2_8_reg_3069[7]_i_30_n_40\,
      \apl2_reg_2926_reg[15]\(10 downto 0) => \sext_ln477_reg_2838_reg[15]_0\(15 downto 5),
      \apl2_reg_2926_reg[15]_0\ => \apl2_reg_2926[15]_i_22_n_40\,
      \apl2_reg_2926_reg[15]_1\ => \apl2_reg_2926[15]_i_24_n_40\,
      \apl2_reg_2926_reg[15]_2\(0) => grp_fu_722_p30,
      \apl2_reg_2926_reg[7]\ => \apl2_reg_2926[7]_i_33_n_40\,
      \apl2_reg_2926_reg[7]_0\ => \apl2_reg_2926[7]_i_32_n_40\,
      \apl2_reg_2926_reg[7]_1\ => \apl2_reg_2926[7]_i_31_n_40\,
      \apl2_reg_2926_reg[7]_2\ => \apl2_reg_2926[7]_i_30_n_40\,
      \dec_ah1_reg[14]\(12 downto 0) => apl1_11_fu_2176_p2(17 downto 5),
      \dec_al1_reg[14]\(12 downto 0) => apl1_fu_1383_p2(17 downto 5),
      grp_fu_659_p1(31 downto 0) => grp_fu_659_p1(31 downto 0),
      sext_ln580_4_fu_1329_p1(14 downto 0) => sext_ln580_4_fu_1329_p1(14 downto 0),
      sext_ln580_6_fu_2122_p1(14 downto 0) => sext_ln580_6_fu_2122_p1(14 downto 0),
      sext_ln599_2_fu_2164_p1(10 downto 0) => sext_ln599_2_fu_2164_p1(15 downto 5),
      sext_ln599_fu_1371_p1(10 downto 0) => sext_ln599_fu_1371_p1(15 downto 5)
    );
mul_32s_32s_64_1_1_U68: entity work.bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_19
     port map (
      DSP_A_B_DATA_INST(31 downto 0) => DSP_A_B_DATA_INST_4(31 downto 0),
      DSP_A_B_DATA_INST_0(31 downto 0) => DSP_A_B_DATA_INST_5(31 downto 0),
      O(0) => \tmp_product__3\(63),
      Q(0) => ap_CS_fsm_state17,
      S(0) => mul_32s_32s_64_1_1_U68_n_41,
      \apl2_8_reg_3069_reg[15]\(1 downto 0) => \sext_ln477_2_reg_2989_reg[15]_0\(13 downto 12),
      \apl2_8_reg_3069_reg[15]_0\ => \apl2_8_reg_3069[15]_i_26_n_40\,
      \apl2_reg_2926_reg[15]\(1 downto 0) => \sext_ln477_reg_2838_reg[15]_0\(13 downto 12),
      \apl2_reg_2926_reg[15]_0\ => \apl2_reg_2926[15]_i_26_n_40\,
      \dec_ah1_reg[13]\(0) => mul_32s_32s_64_1_1_U68_n_42,
      grp_fu_659_p1(31 downto 0) => grp_fu_659_p1(31 downto 0),
      sext_ln580_4_fu_1329_p1(0) => sext_ln580_4_fu_1329_p1(8),
      sext_ln580_6_fu_2122_p1(0) => sext_ln580_6_fu_2122_p1(8),
      \tmp_product_carry__4_i_8__1_0\(0) => grp_fu_722_p30
    );
mul_32s_7s_39_1_1_U69: entity work.bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1_20
     port map (
      CO(0) => mul_32s_7s_39_1_1_U69_n_40,
      DI(1 downto 0) => grp_fu_667_p0(1 downto 0),
      O(1) => mul_32s_7s_39_1_1_U69_n_42,
      O(0) => mul_32s_7s_39_1_1_U69_n_43,
      P(0) => \tmp_product__1\(45),
      Q(31 downto 0) => add_ln347_reg_2868(31 downto 0),
      S(2) => \tmp_product__14_carry__3_i_3__0_n_40\,
      S(1) => \tmp_product__14_carry__3_i_4__0_n_40\,
      S(0) => \tmp_product__14_carry__3_i_5__0_n_40\,
      \add_ln379_reg_3102_reg[31]\(31 downto 0) => add_ln371_reg_3081(31 downto 0),
      \ap_CS_fsm_reg[22]\(0) => mul_32s_7s_39_1_1_U69_n_113,
      q0(31 downto 0) => q0(31 downto 0),
      \q0_reg[29]\(1 downto 0) => grp_fu_667_p0(29 downto 28),
      \q0_reg[30]\(0) => mul_32s_7s_39_1_1_U69_n_41,
      sext_ln333_1_fu_2459_p1(34 downto 0) => sext_ln333_1_fu_2459_p1(38 downto 4),
      sext_ln386_fu_2454_p1(31 downto 0) => sext_ln386_fu_2454_p1(31 downto 0),
      \tmp_product__14_carry_0\(1) => grp_decode_fu_519_xout2_ap_vld,
      \tmp_product__14_carry_0\(0) => ap_CS_fsm_state23,
      \xa1_2_fu_338_reg[43]\(31 downto 0) => \xa1_2_fu_338_reg[43]_0\(31 downto 0),
      xa2_2_fu_334_reg(0) => xa2_2_fu_334_reg(45),
      \xout1_reg[27]\(1) => \tmp_product__14_carry__3_i_1__0_n_40\,
      \xout1_reg[27]\(0) => \tmp_product__14_carry__3_i_2__0_n_40\,
      \xout1_reg[27]_0\(0) => \xout1[27]_i_2_n_40\,
      \xout1_reg[27]_1\(2) => \xout1[27]_i_3_n_40\,
      \xout1_reg[27]_1\(1) => \xout1[27]_i_4_n_40\,
      \xout1_reg[27]_1\(0) => \xout1[27]_i_5_n_40\,
      \xout1_reg[31]\(39 downto 0) => xa1_2_fu_338(43 downto 4),
      \xout1_reg[31]_0\(3) => \xout1[31]_i_2_n_40\,
      \xout1_reg[31]_0\(2) => \xout1[31]_i_3_n_40\,
      \xout1_reg[31]_0\(1) => \xout1[31]_i_4_n_40\,
      \xout1_reg[31]_0\(0) => \xout1[31]_i_5_n_40\,
      \xout1_reg[3]\(1) => \xout1[3]_i_19_n_40\,
      \xout1_reg[3]\(0) => \xout1[3]_i_20_n_40\
    );
mux_4_2_14_1_1_U74: entity work.bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1_21
     port map (
      B(1 downto 0) => tmp_fu_1908_p6(13 downto 12),
      DI(0) => mux_1_1(12),
      Q(1 downto 0) => lshr_ln_reg_2785(1 downto 0)
    );
\p_0_out_inferred__10/tmp_product_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(2),
      I1 => DSP_A_B_DATA_INST_8(1),
      I2 => DSP_A_B_DATA_INST_8(4),
      I3 => DSP_A_B_DATA_INST_8(3),
      I4 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(13)
    );
\p_0_out_inferred__10/tmp_product_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E533F4D8DC351717"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(5),
      I4 => DSP_A_B_DATA_INST_8(0),
      I5 => DSP_A_B_DATA_INST_8(2),
      O => p_0_out(4)
    );
\p_0_out_inferred__10/tmp_product_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D28B7C8C645B439F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(5),
      I4 => DSP_A_B_DATA_INST_8(0),
      I5 => DSP_A_B_DATA_INST_8(2),
      O => p_0_out(3)
    );
\p_0_out_inferred__10/tmp_product_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6EFBA8E2FD7C553"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(2),
      I4 => DSP_A_B_DATA_INST_8(0),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(2)
    );
\p_0_out_inferred__10/tmp_product_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9DC0C03B134B4B37"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(2),
      I4 => DSP_A_B_DATA_INST_8(5),
      I5 => DSP_A_B_DATA_INST_8(0),
      O => p_0_out(1)
    );
\p_0_out_inferred__10/tmp_product_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0C0F3F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(1),
      I1 => DSP_A_B_DATA_INST_8(3),
      I2 => DSP_A_B_DATA_INST_8(5),
      I3 => DSP_A_B_DATA_INST_8(4),
      I4 => DSP_A_B_DATA_INST_8(2),
      O => p_0_out(12)
    );
\p_0_out_inferred__10/tmp_product_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9191FDDC0223DDDD"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(0),
      I4 => DSP_A_B_DATA_INST_8(5),
      I5 => DSP_A_B_DATA_INST_8(2),
      O => p_0_out(11)
    );
\p_0_out_inferred__10/tmp_product_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A32504DAFBB9B9"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(0),
      I4 => DSP_A_B_DATA_INST_8(2),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(10)
    );
\p_0_out_inferred__10/tmp_product_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96D760509FAFD351"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(0),
      I4 => DSP_A_B_DATA_INST_8(2),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(9)
    );
\p_0_out_inferred__10/tmp_product_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E16BB6CA943D3593"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(2),
      I4 => DSP_A_B_DATA_INST_8(0),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(8)
    );
\p_0_out_inferred__10/tmp_product_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4B1A05E5FA1579D"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(0),
      I4 => DSP_A_B_DATA_INST_8(2),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(7)
    );
\p_0_out_inferred__10/tmp_product_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F25D7866A21B991F"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(4),
      I2 => DSP_A_B_DATA_INST_8(1),
      I3 => DSP_A_B_DATA_INST_8(2),
      I4 => DSP_A_B_DATA_INST_8(0),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(6)
    );
\p_0_out_inferred__10/tmp_product_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45DAED2F2770D030"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_8(3),
      I1 => DSP_A_B_DATA_INST_8(0),
      I2 => DSP_A_B_DATA_INST_8(4),
      I3 => DSP_A_B_DATA_INST_8(2),
      I4 => DSP_A_B_DATA_INST_8(1),
      I5 => DSP_A_B_DATA_INST_8(5),
      O => p_0_out(5)
    );
\q0[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(7),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_CS_fsm_state14,
      I4 => \q0[10]_i_4\,
      I5 => \q0[10]_i_7\,
      O => grp_decode_fu_519_ilb_table_address0(1)
    );
\q0[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(6),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_CS_fsm_state14,
      I4 => \q0[10]_i_5\,
      I5 => \q0[10]_i_7\,
      O => grp_decode_fu_519_ilb_table_address0(0)
    );
\q0[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(8),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_CS_fsm_state14,
      I4 => \q0[10]_i_6\,
      I5 => \q0[10]_i_7\,
      O => grp_decode_fu_519_ilb_table_address0(2)
    );
\q0[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFE0E0E0E0E0"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => grp_decode_fu_519_dec_nbl_o_ap_vld,
      I2 => \q0_reg[10]\(5),
      I3 => \q0_reg[10]_0\(3),
      I4 => \q0_reg[10]_0\(2),
      I5 => \q0_reg[10]\(3),
      O => \ap_CS_fsm_reg[13]_0\(0)
    );
\q0[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(10),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_CS_fsm_state14,
      I4 => \q0[10]_i_7_0\,
      I5 => \q0[10]_i_7\,
      O => grp_decode_fu_519_ilb_table_address0(4)
    );
\q0[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080008000"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(9),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => ap_CS_fsm_state14,
      I4 => \q0[10]_i_3\,
      I5 => \q0[10]_i_7\,
      O => grp_decode_fu_519_ilb_table_address0(3)
    );
\q1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FDFD51015"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(3),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(9)
    );
\q1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FEFEA1015"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(3),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(10)
    );
\q1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303F656A1015"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(3),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(11)
    );
\q1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000303FAAAA5555"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(4),
      I5 => h_address1(3),
      O => \idx204_fu_330_reg[1]_0\(0)
    );
\q1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C555CCC0C000CCC"
    )
        port map (
      I0 => h_address1(2),
      I1 => mul_15s_32s_47_1_1_U64_n_101,
      I2 => idx204_fu_330_reg(1),
      I3 => \q0_reg[10]\(5),
      I4 => \q1_reg[8]_0\(0),
      I5 => mul_15s_32s_47_1_1_U64_n_102,
      O => \idx204_fu_330_reg[1]_0\(1)
    );
\q1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BABFDFD59A95"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(3),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(2)
    );
\q1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1616162020201620"
    )
        port map (
      I0 => h_address1(2),
      I1 => h_address1(4),
      I2 => h_address1(3),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q0_reg[10]\(5),
      I5 => idx204_fu_330_reg(1),
      O => \idx204_fu_330_reg[1]_0\(3)
    );
\q1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444000BBB0B"
    )
        port map (
      I0 => h_address1(3),
      I1 => h_address1(2),
      I2 => \q1_reg[8]_0\(0),
      I3 => \q0_reg[10]\(5),
      I4 => idx204_fu_330_reg(1),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(4)
    );
\q1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFDFD5303F"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(3),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(5)
    );
\q1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000202A757F1015"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(4),
      I5 => h_address1(3),
      O => \idx204_fu_330_reg[1]_0\(6)
    );
\q1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000006363630063"
    )
        port map (
      I0 => h_address1(3),
      I1 => h_address1(4),
      I2 => h_address1(2),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q0_reg[10]\(5),
      I5 => idx204_fu_330_reg(1),
      O => \idx204_fu_330_reg[1]_0\(7)
    );
\q1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000757FDFD51015"
    )
        port map (
      I0 => h_address1(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => h_address1(3),
      I5 => h_address1(4),
      O => \idx204_fu_330_reg[1]_0\(8)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(0),
      I1 => ap_CS_fsm_state28,
      I2 => q0(0),
      I3 => \q0_reg[10]\(2),
      O => d0(0)
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A8A8A8A8080808"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_7_n_40,
      I1 => i_012_fu_342_reg(2),
      I2 => ap_NS_fsm(27),
      I3 => idx213_fu_346_reg(1),
      I4 => idx213_fu_346_reg(0),
      I5 => idx213_fu_346_reg(2),
      O => ram_reg_0_15_0_0_i_10_n_40
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A8A8A8"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_7_n_40,
      I1 => i_012_fu_342_reg(3),
      I2 => ap_CS_fsm_state27,
      I3 => ap_NS_fsm(27),
      I4 => ram_reg_0_15_0_0_i_12_n_40,
      I5 => ram_reg_0_15_0_0_i_13_n_40,
      O => grp_decode_fu_519_accumd_address0(3)
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx213_fu_346_reg(3),
      I1 => idx213_fu_346_reg(2),
      I2 => idx213_fu_346_reg(1),
      I3 => idx213_fu_346_reg(0),
      O => ram_reg_0_15_0_0_i_12_n_40
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"802A"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => trunc_ln405_reg_3147(1),
      I2 => trunc_ln405_reg_3147(2),
      I3 => trunc_ln405_reg_3147(3),
      O => ram_reg_0_15_0_0_i_13_n_40
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(0),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(0),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(0)
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => ram_reg_0_15_0_0_i_7_n_40,
      I2 => \q0_reg[31]_3\(0),
      I3 => \^ap_cs_fsm_reg[10]_0\,
      O => \ap_CS_fsm_reg[10]_6\
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[31]_1\(0),
      I1 => \q0_reg[10]\(2),
      I2 => grp_decode_fu_519_accumd_address0(0),
      O => accumd_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => \q0_reg[31]_1\(1),
      I1 => \q0_reg[10]\(2),
      I2 => trunc_ln405_reg_3147(1),
      I3 => ap_CS_fsm_state28,
      I4 => ram_reg_0_15_0_0_i_9_n_40,
      O => accumd_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8BBB8B8B8"
    )
        port map (
      I0 => \q0_reg[31]_1\(2),
      I1 => \q0_reg[10]\(2),
      I2 => ram_reg_0_15_0_0_i_10_n_40,
      I3 => ap_CS_fsm_state28,
      I4 => trunc_ln405_reg_3147(1),
      I5 => trunc_ln405_reg_3147(2),
      O => accumd_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \q0_reg[31]_1\(3),
      I1 => \q0_reg[10]\(2),
      I2 => grp_decode_fu_519_accumd_address0(3),
      O => accumd_address0(3)
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555455555555555"
    )
        port map (
      I0 => ap_CS_fsm_state28,
      I1 => i_15_fu_350_reg(0),
      I2 => i_15_fu_350_reg(1),
      I3 => i_15_fu_350_reg(3),
      I4 => i_15_fu_350_reg(2),
      I5 => ap_CS_fsm_state27,
      O => ram_reg_0_15_0_0_i_7_n_40
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8888888888"
    )
        port map (
      I0 => trunc_ln405_reg_3147(0),
      I1 => ap_CS_fsm_state28,
      I2 => idx213_fu_346_reg(0),
      I3 => ap_NS_fsm(27),
      I4 => i_012_fu_342_reg(0),
      I5 => ram_reg_0_15_0_0_i_7_n_40,
      O => grp_decode_fu_519_accumd_address0(0)
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7D0000000000"
    )
        port map (
      I0 => ap_NS_fsm(27),
      I1 => idx213_fu_346_reg(1),
      I2 => idx213_fu_346_reg(0),
      I3 => ap_CS_fsm_state27,
      I4 => i_012_fu_342_reg(1),
      I5 => ram_reg_0_15_0_0_i_7_n_40,
      O => ram_reg_0_15_0_0_i_9_n_40
    );
ram_reg_0_15_10_10_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(10),
      I1 => ap_CS_fsm_state28,
      I2 => q0(10),
      I3 => \q0_reg[10]\(2),
      O => d0(10)
    );
\ram_reg_0_15_10_10_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(10),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(10),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(10)
    );
ram_reg_0_15_11_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(11),
      I1 => ap_CS_fsm_state28,
      I2 => q0(11),
      I3 => \q0_reg[10]\(2),
      O => d0(11)
    );
\ram_reg_0_15_11_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(11),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(11),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(11)
    );
ram_reg_0_15_12_12_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(12),
      I1 => ap_CS_fsm_state28,
      I2 => q0(12),
      I3 => \q0_reg[10]\(2),
      O => d0(12)
    );
\ram_reg_0_15_12_12_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(12),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(12),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(12)
    );
ram_reg_0_15_13_13_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(13),
      I1 => ap_CS_fsm_state28,
      I2 => q0(13),
      I3 => \q0_reg[10]\(2),
      O => d0(13)
    );
\ram_reg_0_15_13_13_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(13),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(13),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(13)
    );
ram_reg_0_15_14_14_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(14),
      I1 => ap_CS_fsm_state28,
      I2 => q0(14),
      I3 => \q0_reg[10]\(2),
      O => d0(14)
    );
\ram_reg_0_15_14_14_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(14),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(14),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(14)
    );
ram_reg_0_15_15_15_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(15),
      I1 => ap_CS_fsm_state28,
      I2 => q0(15),
      I3 => \q0_reg[10]\(2),
      O => d0(15)
    );
\ram_reg_0_15_15_15_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(15),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(15),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(15)
    );
ram_reg_0_15_16_16_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(16),
      I1 => ap_CS_fsm_state28,
      I2 => q0(16),
      I3 => \q0_reg[10]\(2),
      O => d0(16)
    );
\ram_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(16),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(16),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(16)
    );
ram_reg_0_15_17_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(17),
      I1 => ap_CS_fsm_state28,
      I2 => q0(17),
      I3 => \q0_reg[10]\(2),
      O => d0(17)
    );
\ram_reg_0_15_17_17_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(17),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(17),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(17)
    );
ram_reg_0_15_18_18_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(18),
      I1 => ap_CS_fsm_state28,
      I2 => q0(18),
      I3 => \q0_reg[10]\(2),
      O => d0(18)
    );
\ram_reg_0_15_18_18_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(18),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(18),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(18)
    );
ram_reg_0_15_19_19_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(19),
      I1 => ap_CS_fsm_state28,
      I2 => q0(19),
      I3 => \q0_reg[10]\(2),
      O => d0(19)
    );
\ram_reg_0_15_19_19_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(19),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(19),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(19)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(1),
      I1 => ap_CS_fsm_state28,
      I2 => q0(1),
      I3 => \q0_reg[10]\(2),
      O => d0(1)
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(1),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(1),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(1)
    );
ram_reg_0_15_20_20_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(20),
      I1 => ap_CS_fsm_state28,
      I2 => q0(20),
      I3 => \q0_reg[10]\(2),
      O => d0(20)
    );
\ram_reg_0_15_20_20_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(20),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(20),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(20)
    );
ram_reg_0_15_21_21_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(21),
      I1 => ap_CS_fsm_state28,
      I2 => q0(21),
      I3 => \q0_reg[10]\(2),
      O => d0(21)
    );
\ram_reg_0_15_21_21_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(21),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(21),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(21)
    );
ram_reg_0_15_22_22_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(22),
      I1 => ap_CS_fsm_state28,
      I2 => q0(22),
      I3 => \q0_reg[10]\(2),
      O => d0(22)
    );
\ram_reg_0_15_22_22_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(22),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(22),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(22)
    );
ram_reg_0_15_23_23_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(23),
      I1 => ap_CS_fsm_state28,
      I2 => q0(23),
      I3 => \q0_reg[10]\(2),
      O => d0(23)
    );
\ram_reg_0_15_23_23_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(23),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(23),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(23)
    );
ram_reg_0_15_24_24_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(24),
      I1 => ap_CS_fsm_state28,
      I2 => q0(24),
      I3 => \q0_reg[10]\(2),
      O => d0(24)
    );
\ram_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(24),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(24),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(24)
    );
ram_reg_0_15_25_25_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(25),
      I1 => ap_CS_fsm_state28,
      I2 => q0(25),
      I3 => \q0_reg[10]\(2),
      O => d0(25)
    );
\ram_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(25),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(25),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(25)
    );
ram_reg_0_15_26_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(26),
      I1 => ap_CS_fsm_state28,
      I2 => q0(26),
      I3 => \q0_reg[10]\(2),
      O => d0(26)
    );
\ram_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(26),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(26),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(26)
    );
ram_reg_0_15_27_27_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(27),
      I1 => ap_CS_fsm_state28,
      I2 => q0(27),
      I3 => \q0_reg[10]\(2),
      O => d0(27)
    );
\ram_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(27),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(27),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(27)
    );
ram_reg_0_15_28_28_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(28),
      I1 => ap_CS_fsm_state28,
      I2 => q0(28),
      I3 => \q0_reg[10]\(2),
      O => d0(28)
    );
\ram_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(28),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(28),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(28)
    );
ram_reg_0_15_29_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(29),
      I1 => ap_CS_fsm_state28,
      I2 => q0(29),
      I3 => \q0_reg[10]\(2),
      O => d0(29)
    );
\ram_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(29),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(29),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(29)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(2),
      I1 => ap_CS_fsm_state28,
      I2 => q0(2),
      I3 => \q0_reg[10]\(2),
      O => d0(2)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(2),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(2),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(2)
    );
ram_reg_0_15_30_30_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(30),
      I1 => ap_CS_fsm_state28,
      I2 => q0(30),
      I3 => \q0_reg[10]\(2),
      O => d0(30)
    );
\ram_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(30),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(30),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(30)
    );
ram_reg_0_15_31_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(31),
      I1 => ap_CS_fsm_state28,
      I2 => q0(31),
      I3 => \q0_reg[10]\(2),
      O => d0(31)
    );
\ram_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(31),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(31),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(31)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(3),
      I1 => ap_CS_fsm_state28,
      I2 => q0(3),
      I3 => \q0_reg[10]\(2),
      O => d0(3)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(3),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(3),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(4),
      I1 => ap_CS_fsm_state28,
      I2 => q0(4),
      I3 => \q0_reg[10]\(2),
      O => d0(4)
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(4),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(4),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(5),
      I1 => ap_CS_fsm_state28,
      I2 => q0(5),
      I3 => \q0_reg[10]\(2),
      O => d0(5)
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(5),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(5),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(6),
      I1 => ap_CS_fsm_state28,
      I2 => q0(6),
      I3 => \q0_reg[10]\(2),
      O => d0(6)
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(6),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(6),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(7),
      I1 => ap_CS_fsm_state28,
      I2 => q0(7),
      I3 => \q0_reg[10]\(2),
      O => d0(7)
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(7),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(7),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(7)
    );
ram_reg_0_15_8_8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(8),
      I1 => ap_CS_fsm_state28,
      I2 => q0(8),
      I3 => \q0_reg[10]\(2),
      O => d0(8)
    );
\ram_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(8),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(8),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(8)
    );
ram_reg_0_15_9_9_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sub_ln378_reg_3097(9),
      I1 => ap_CS_fsm_state28,
      I2 => q0(9),
      I3 => \q0_reg[10]\(2),
      O => d0(9)
    );
\ram_reg_0_15_9_9_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => add_ln379_reg_3102(9),
      I1 => ap_CS_fsm_state28,
      I2 => \q0_reg[31]_2\(9),
      I3 => \q0_reg[10]\(2),
      O => \add_ln379_reg_3102_reg[31]_0\(9)
    );
\ram_reg_0_7_0_0_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => idx198_fu_314(0),
      I1 => ap_CS_fsm_state14,
      I2 => i_18_fu_32602_out,
      I3 => \icmp_ln535_2_reg_3011_reg_n_40_[0]\,
      O => \ram_reg_0_7_0_0_i_19__1_n_40\
    );
\ram_reg_0_7_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA0000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => \q0_reg[10]\(5),
      I2 => \^ap_cs_fsm_reg[19]_0\(0),
      I3 => ap_CS_fsm_state8,
      I4 => \^ceb2\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA0000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => \q0_reg[10]\(5),
      I2 => \^ap_cs_fsm_reg[19]_0\(2),
      I3 => ap_CS_fsm_state18,
      I4 => \^cea2\,
      O => \ap_CS_fsm_reg[10]_1\
    );
\ram_reg_0_7_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA020000AA02"
    )
        port map (
      I0 => \ram_reg_0_7_0_0_i_7__1_n_40\,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[19]_0\(0),
      I3 => dec_del_bpl_addr_reg_2900(0),
      I4 => \q0_reg[10]\(1),
      I5 => \q0_reg[31]_0\(0),
      O => \ap_CS_fsm_reg[7]_2\
    );
\ram_reg_0_7_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA020000AA02"
    )
        port map (
      I0 => \ram_reg_0_7_0_0_i_7__2_n_40\,
      I1 => ap_CS_fsm_state18,
      I2 => \^ap_cs_fsm_reg[19]_0\(2),
      I3 => dec_del_bph_addr_reg_3036(0),
      I4 => \q0_reg[10]\(1),
      I5 => \q0_reg[31]_0\(0),
      O => \ap_CS_fsm_reg[17]_0\
    );
\ram_reg_0_7_0_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA0000FEAA"
    )
        port map (
      I0 => \ram_reg_0_7_0_0_i_8__1_n_40\,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[19]_0\(0),
      I3 => dec_del_bpl_addr_reg_2900(1),
      I4 => \q0_reg[10]\(1),
      I5 => \q0_reg[31]_0\(1),
      O => \ap_CS_fsm_reg[7]_1\
    );
\ram_reg_0_7_0_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE00000FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \^ap_cs_fsm_reg[19]_0\(2),
      I2 => dec_del_bph_addr_reg_3036(1),
      I3 => \ram_reg_0_7_0_0_i_8__2_n_40\,
      I4 => \q0_reg[10]\(1),
      I5 => \q0_reg[31]_0\(1),
      O => \ap_CS_fsm_reg[17]_2\
    );
\ram_reg_0_7_0_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA0000FEAA"
    )
        port map (
      I0 => \ram_reg_0_7_0_0_i_9__1_n_40\,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[19]_0\(0),
      I3 => dec_del_bpl_addr_reg_2900(2),
      I4 => \q0_reg[10]\(1),
      I5 => \q0_reg[31]_0\(2),
      O => \ap_CS_fsm_reg[7]_0\
    );
\ram_reg_0_7_0_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA020000AA02"
    )
        port map (
      I0 => \ram_reg_0_7_0_0_i_9__2_n_40\,
      I1 => ap_CS_fsm_state18,
      I2 => \^ap_cs_fsm_reg[19]_0\(2),
      I3 => dec_del_bph_addr_reg_3036(2),
      I4 => \q0_reg[10]\(1),
      I5 => \q0_reg[31]_0\(2),
      O => \ap_CS_fsm_reg[17]_1\
    );
\ram_reg_0_7_0_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080808FFFFFFFF"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => idx_fu_298(0),
      I2 => i_13_fu_3100,
      I3 => ap_CS_fsm_state7,
      I4 => i_13_fu_310(0),
      I5 => \tmp_product_i_2__5_n_40\,
      O => \ram_reg_0_7_0_0_i_7__1_n_40\
    );
\ram_reg_0_7_0_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF707070FFFFFFFF"
    )
        port map (
      I0 => i_18_fu_32602_out,
      I1 => \icmp_ln535_2_reg_3011_reg_n_40_[0]\,
      I2 => \ram_reg_0_7_0_0_i_19__1_n_40\,
      I3 => ap_CS_fsm_state17,
      I4 => i_18_fu_326(0),
      I5 => \tmp_product_i_2__6_n_40\,
      O => \ram_reg_0_7_0_0_i_7__2_n_40\
    );
\ram_reg_0_7_0_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8F800000000"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => idx_fu_298(1),
      I2 => i_13_fu_3100,
      I3 => i_13_fu_310(1),
      I4 => ap_CS_fsm_state7,
      I5 => \tmp_product_i_2__5_n_40\,
      O => \ram_reg_0_7_0_0_i_8__1_n_40\
    );
\ram_reg_0_7_0_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8F800000000"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => idx198_fu_314(1),
      I2 => i_18_fu_32602_out,
      I3 => i_18_fu_326(1),
      I4 => ap_CS_fsm_state17,
      I5 => \tmp_product_i_2__6_n_40\,
      O => \ram_reg_0_7_0_0_i_8__2_n_40\
    );
\ram_reg_0_7_0_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8F800000000"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => idx_fu_298(2),
      I2 => i_13_fu_3100,
      I3 => i_13_fu_310(2),
      I4 => ap_CS_fsm_state7,
      I5 => \tmp_product_i_2__5_n_40\,
      O => \ram_reg_0_7_0_0_i_9__1_n_40\
    );
\ram_reg_0_7_0_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0F8F8F"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => idx198_fu_314(2),
      I2 => \tmp_product_i_2__6_n_40\,
      I3 => i_18_fu_326(2),
      I4 => i_18_fu_32602_out,
      O => \ram_reg_0_7_0_0_i_9__2_n_40\
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(14),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(14),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(14),
      O => DINADIN(14)
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(12),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(12),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(12),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(12)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(13),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(13),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(13),
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(11),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(11),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(11),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(11)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(12),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(12),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(12),
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(10),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(10),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(10),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(10)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(11),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(11),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(11),
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(9),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(9),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(9),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(9)
    );
\ram_reg_bram_0_i_14__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(10),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(10),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(10),
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(8),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(8),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(8),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(8)
    );
\ram_reg_bram_0_i_15__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(9),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(9),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(9),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(7),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(7),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(7),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(7)
    );
\ram_reg_bram_0_i_16__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(8),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(8),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(8),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(6),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(6),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(6),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(6)
    );
\ram_reg_bram_0_i_17__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(7),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(7),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_17__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(5),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(5),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(5),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(5)
    );
\ram_reg_bram_0_i_18__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(6),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(6),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_18__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(4),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(4),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(4),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(4)
    );
\ram_reg_bram_0_i_19__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(5),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(5),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_19__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(3),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(3),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(3),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(3)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => \^ap_cs_fsm_reg[19]_0\(1),
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state12,
      I4 => ap_CS_fsm_state13,
      I5 => ap_CS_fsm_state7,
      O => dec_del_dltx_ce1
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => \^ap_cs_fsm_reg[19]_0\(3),
      I2 => ap_CS_fsm_state21,
      I3 => ap_CS_fsm_state23,
      I4 => ap_CS_fsm_state22,
      I5 => ap_CS_fsm_state17,
      O => dec_del_dhx_ce1
    );
\ram_reg_bram_0_i_20__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(4),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(4),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_20__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(2),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(2),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(2),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(2)
    );
\ram_reg_bram_0_i_21__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(3),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(3),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_21__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(1),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(1),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(1),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(1)
    );
\ram_reg_bram_0_i_22__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(2),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(2),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_22__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(0),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(0),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(0),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(0)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(1),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(1),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_23__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(13),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(13),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(13)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(0),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(0),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_24__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(12),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(12),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(12)
    );
\ram_reg_bram_0_i_25__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(15),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(15),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_25__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(11),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(11),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(11)
    );
\ram_reg_bram_0_i_26__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(14),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(14),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_26__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(10),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(10),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(10)
    );
\ram_reg_bram_0_i_27__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(13),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(13),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_27__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(9),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(9),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(9)
    );
\ram_reg_bram_0_i_28__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(12),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(12),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_28__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(8),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(8),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(8)
    );
\ram_reg_bram_0_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(11),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(11),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(7),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(7),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(7)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA8AA"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => ap_NS_fsm(7),
      I2 => \ram_reg_bram_0_i_43__1_n_40\,
      I3 => \ram_reg_bram_0_i_44__2_n_40\,
      I4 => ram_reg_bram_0_i_45_n_40,
      I5 => \q0_reg[10]\(0),
      O => dec_del_dltx_ce0
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => \ram_reg_bram_0_i_39__1_n_40\,
      I2 => ap_NS_fsm(19),
      I3 => \^ap_cs_fsm_reg[19]_0\(3),
      I4 => \q0_reg[10]\(0),
      O => dec_del_dhx_ce0
    );
\ram_reg_bram_0_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(10),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(10),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_30__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(6),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(6),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(6)
    );
\ram_reg_bram_0_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(9),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(9),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(5),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(5),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(5)
    );
\ram_reg_bram_0_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(8),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(8),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(4),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(4),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(4)
    );
\ram_reg_bram_0_i_33__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(7),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(7),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(3),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(3),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(3)
    );
\ram_reg_bram_0_i_34__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(6),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(6),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(2),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(2),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(2)
    );
\ram_reg_bram_0_i_35__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(5),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(5),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_35__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(1),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(1),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(1)
    );
\ram_reg_bram_0_i_36__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(4),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(4),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_36__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_765(0),
      I1 => ap_CS_fsm_state22,
      I2 => dec_del_dhx_load_3_reg_3087(0),
      I3 => \q0_reg[10]\(0),
      O => \reg_765_reg[13]_0\(0)
    );
\ram_reg_bram_0_i_37__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(3),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(3),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_37__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => ap_CS_fsm_state22,
      I2 => ap_CS_fsm_state23,
      I3 => ap_CS_fsm_state21,
      I4 => \^ap_cs_fsm_reg[19]_0\(3),
      O => \ap_CS_fsm_reg[10]_7\(0)
    );
\ram_reg_bram_0_i_38__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => ap_CS_fsm_state21,
      I2 => \q0_reg[10]\(5),
      I3 => ram_reg_bram_0_0,
      O => WEBWE(0)
    );
\ram_reg_bram_0_i_38__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(2),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(2),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(2)
    );
\ram_reg_bram_0_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => \icmp_ln535_2_reg_3011_reg_n_40_[0]\,
      I1 => i_18_fu_32602_out,
      I2 => ap_CS_fsm_state22,
      I3 => ap_CS_fsm_state21,
      I4 => ap_CS_fsm_state14,
      I5 => ap_CS_fsm_state12,
      O => \ram_reg_bram_0_i_39__1_n_40\
    );
\ram_reg_bram_0_i_39__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(1),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(1),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(1),
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state13,
      O => \ap_CS_fsm_reg[9]_0\(2)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(3),
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state23,
      I3 => ap_CS_fsm_state22,
      O => \^addrardaddr\(2)
    );
\ram_reg_bram_0_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100010001000"
    )
        port map (
      I0 => ap_NS_fsm(19),
      I1 => \^ap_cs_fsm_reg[19]_0\(3),
      I2 => i_18_fu_326(2),
      I3 => ap_NS_fsm(17),
      I4 => ap_CS_fsm_state14,
      I5 => idx198_fu_314(2),
      O => \ram_reg_bram_0_i_40__1_n_40\
    );
\ram_reg_bram_0_i_40__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_754(0),
      I1 => ap_CS_fsm_state12,
      I2 => dec_del_dltx_load_3_reg_2938(0),
      I3 => \q0_reg[10]\(0),
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00070007"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => idx198_fu_314(1),
      I2 => \^ap_cs_fsm_reg[19]_0\(3),
      I3 => ap_NS_fsm(19),
      I4 => i_18_fu_326(1),
      I5 => ap_NS_fsm(17),
      O => \ram_reg_bram_0_i_41__0_n_40\
    );
\ram_reg_bram_0_i_41__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => ap_CS_fsm_state13,
      I2 => ap_CS_fsm_state12,
      I3 => ap_CS_fsm_state11,
      I4 => \^ap_cs_fsm_reg[19]_0\(1),
      O => WEA(0)
    );
\ram_reg_bram_0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007000F000700"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => idx198_fu_314(0),
      I2 => ap_CS_fsm_state21,
      I3 => \ram_reg_bram_0_i_43__3_n_40\,
      I4 => ap_NS_fsm(17),
      I5 => i_18_fu_326(0),
      O => \ram_reg_bram_0_i_42__0_n_40\
    );
\ram_reg_bram_0_i_42__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state12,
      I2 => \q0_reg[10]\(5),
      I3 => ram_reg_bram_0_0,
      O => \ap_CS_fsm_reg[10]_5\(0)
    );
\ram_reg_bram_0_i_43__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => \ap_CS_fsm_reg_n_40_[0]\,
      I2 => grp_decode_fu_519_ap_start_reg,
      O => \ram_reg_bram_0_i_43__1_n_40\
    );
\ram_reg_bram_0_i_43__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(3),
      I1 => ap_NS_fsm(19),
      O => \ram_reg_bram_0_i_43__3_n_40\
    );
\ram_reg_bram_0_i_44__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => ap_CS_fsm_state12,
      O => \ram_reg_bram_0_i_44__2_n_40\
    );
ram_reg_bram_0_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(1),
      I1 => \ap_CS_fsm[9]_i_1__0_n_40\,
      O => ram_reg_bram_0_i_45_n_40
    );
\ram_reg_bram_0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => idx_fu_298(2),
      I1 => grp_decode_fu_519_wl_code_table_ce0,
      I2 => ap_NS_fsm(7),
      I3 => i_13_fu_310(2),
      I4 => \ap_CS_fsm[9]_i_1__0_n_40\,
      I5 => \^ap_cs_fsm_reg[19]_0\(1),
      O => \ram_reg_bram_0_i_46__0_n_40\
    );
\ram_reg_bram_0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000553F"
    )
        port map (
      I0 => i_13_fu_310(1),
      I1 => idx_fu_298(1),
      I2 => grp_decode_fu_519_wl_code_table_ce0,
      I3 => ap_NS_fsm(7),
      I4 => \^ap_cs_fsm_reg[19]_0\(1),
      I5 => \ap_CS_fsm[9]_i_1__0_n_40\,
      O => \ram_reg_bram_0_i_47__0_n_40\
    );
ram_reg_bram_0_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010151515"
    )
        port map (
      I0 => ram_reg_bram_0_i_45_n_40,
      I1 => i_13_fu_310(0),
      I2 => ap_NS_fsm(7),
      I3 => grp_decode_fu_519_wl_code_table_ce0,
      I4 => idx_fu_298(0),
      I5 => ap_CS_fsm_state11,
      O => ram_reg_bram_0_i_48_n_40
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => ap_CS_fsm_state12,
      O => \ap_CS_fsm_reg[9]_0\(1)
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => ap_CS_fsm_state23,
      O => \^addrardaddr\(1)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \^ap_cs_fsm_reg[19]_0\(1),
      I2 => ap_CS_fsm_state11,
      I3 => ap_CS_fsm_state12,
      O => \ap_CS_fsm_reg[9]_0\(0)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \^ap_cs_fsm_reg[19]_0\(3),
      I2 => ap_CS_fsm_state21,
      I3 => ap_CS_fsm_state22,
      O => \^addrardaddr\(0)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => \ram_reg_bram_0_i_46__0_n_40\,
      I1 => ap_CS_fsm_state12,
      I2 => ap_CS_fsm_state11,
      I3 => \q0_reg[10]\(0),
      I4 => ram_reg_bram_0(2),
      O => ADDRBWRADDR(2)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => \ram_reg_bram_0_i_40__1_n_40\,
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state22,
      I3 => \q0_reg[10]\(0),
      I4 => ram_reg_bram_0(2),
      O => \ap_CS_fsm_reg[20]_0\(2)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => ap_CS_fsm_state11,
      I2 => \ram_reg_bram_0_i_47__0_n_40\,
      I3 => \q0_reg[10]\(0),
      I4 => ram_reg_bram_0(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => ap_CS_fsm_state21,
      I1 => ap_CS_fsm_state22,
      I2 => \ram_reg_bram_0_i_41__0_n_40\,
      I3 => \q0_reg[10]\(0),
      I4 => ram_reg_bram_0(1),
      O => \ap_CS_fsm_reg[20]_0\(1)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000D0000000D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(1),
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state12,
      I3 => ram_reg_bram_0_i_48_n_40,
      I4 => \q0_reg[10]\(0),
      I5 => ram_reg_bram_0(0),
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000D0000000D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[19]_0\(3),
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state22,
      I3 => \ram_reg_bram_0_i_42__0_n_40\,
      I4 => \q0_reg[10]\(0),
      I5 => ram_reg_bram_0(0),
      O => \ap_CS_fsm_reg[20]_0\(0)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dltx_load_5_reg_2943(15),
      I1 => ap_CS_fsm_state13,
      I2 => sext_ln346_1_reg_2863(18),
      I3 => ap_CS_fsm_state11,
      I4 => reg_754(15),
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => dec_del_dhx_load_5_reg_3092(13),
      I1 => ap_CS_fsm_state23,
      I2 => sext_ln543_reg_3015(13),
      I3 => ap_CS_fsm_state21,
      I4 => reg_765(13),
      O => \dec_del_dhx_load_5_reg_3092_reg[13]_0\(13)
    );
\reg_754[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \^ap_cs_fsm_reg[19]_0\(1),
      I2 => ap_CS_fsm_state11,
      O => \reg_754[15]_i_1_n_40\
    );
\reg_754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(0),
      Q => reg_754(0),
      R => '0'
    );
\reg_754_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(10),
      Q => reg_754(10),
      R => '0'
    );
\reg_754_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(11),
      Q => reg_754(11),
      R => '0'
    );
\reg_754_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(12),
      Q => reg_754(12),
      R => '0'
    );
\reg_754_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(13),
      Q => reg_754(13),
      R => '0'
    );
\reg_754_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(14),
      Q => reg_754(14),
      R => '0'
    );
\reg_754_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(15),
      Q => reg_754(15),
      R => '0'
    );
\reg_754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(1),
      Q => reg_754(1),
      R => '0'
    );
\reg_754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(2),
      Q => reg_754(2),
      R => '0'
    );
\reg_754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(3),
      Q => reg_754(3),
      R => '0'
    );
\reg_754_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(4),
      Q => reg_754(4),
      R => '0'
    );
\reg_754_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(5),
      Q => reg_754(5),
      R => '0'
    );
\reg_754_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(6),
      Q => reg_754(6),
      R => '0'
    );
\reg_754_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(7),
      Q => reg_754(7),
      R => '0'
    );
\reg_754_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(8),
      Q => reg_754(8),
      R => '0'
    );
\reg_754_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_754[15]_i_1_n_40\,
      D => \reg_754_reg[15]_0\(9),
      Q => reg_754(9),
      R => '0'
    );
\reg_761[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(8),
      I1 => \tmp_product__1_0\(8),
      O => \reg_761[0]_i_10_n_40\
    );
\reg_761[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(7),
      I1 => \tmp_product__1_0\(7),
      O => \reg_761[0]_i_11_n_40\
    );
\reg_761[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(6),
      I1 => \tmp_product__1_0\(6),
      O => \reg_761[0]_i_12_n_40\
    );
\reg_761[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(5),
      I1 => \tmp_product__1_0\(5),
      O => \reg_761[0]_i_13_n_40\
    );
\reg_761[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(4),
      I1 => \tmp_product__1_0\(4),
      O => \reg_761[0]_i_14_n_40\
    );
\reg_761[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(3),
      I1 => \tmp_product__1_0\(3),
      O => \reg_761[0]_i_15_n_40\
    );
\reg_761[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(2),
      I1 => \tmp_product__1_0\(2),
      O => \reg_761[0]_i_16_n_40\
    );
\reg_761[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(1),
      I1 => \tmp_product__1_0\(1),
      O => \reg_761[0]_i_17_n_40\
    );
\reg_761[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(0),
      I1 => \tmp_product__1_0\(0),
      O => \reg_761[0]_i_18_n_40\
    );
\reg_761[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(15),
      I1 => \tmp_product__1_0\(15),
      O => \reg_761[0]_i_3_n_40\
    );
\reg_761[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(14),
      I1 => \tmp_product__1_0\(14),
      O => \reg_761[0]_i_4_n_40\
    );
\reg_761[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(13),
      I1 => \tmp_product__1_0\(13),
      O => \reg_761[0]_i_5_n_40\
    );
\reg_761[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(12),
      I1 => \tmp_product__1_0\(12),
      O => \reg_761[0]_i_6_n_40\
    );
\reg_761[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(11),
      I1 => \tmp_product__1_0\(11),
      O => \reg_761[0]_i_7_n_40\
    );
\reg_761[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(10),
      I1 => \tmp_product__1_0\(10),
      O => \reg_761[0]_i_8_n_40\
    );
\reg_761[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(9),
      I1 => \tmp_product__1_0\(9),
      O => \reg_761[0]_i_9_n_40\
    );
\reg_761[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(31),
      I1 => \tmp_product__1_0\(31),
      O => \reg_761[16]_i_2_n_40\
    );
\reg_761[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(30),
      I1 => \tmp_product__1_0\(30),
      O => \reg_761[16]_i_3_n_40\
    );
\reg_761[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(29),
      I1 => \tmp_product__1_0\(29),
      O => \reg_761[16]_i_4_n_40\
    );
\reg_761[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(28),
      I1 => \tmp_product__1_0\(28),
      O => \reg_761[16]_i_5_n_40\
    );
\reg_761[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(27),
      I1 => \tmp_product__1_0\(27),
      O => \reg_761[16]_i_6_n_40\
    );
\reg_761[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(26),
      I1 => \tmp_product__1_0\(26),
      O => \reg_761[16]_i_7_n_40\
    );
\reg_761[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(25),
      I1 => \tmp_product__1_0\(25),
      O => \reg_761[16]_i_8_n_40\
    );
\reg_761[16]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(24),
      I1 => \tmp_product__1_0\(24),
      O => \reg_761[16]_i_9_n_40\
    );
\reg_761[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(39),
      I1 => \tmp_product__1_0\(39),
      O => \reg_761[24]_i_2_n_40\
    );
\reg_761[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(38),
      I1 => \tmp_product__1_0\(38),
      O => \reg_761[24]_i_3_n_40\
    );
\reg_761[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(37),
      I1 => \tmp_product__1_0\(37),
      O => \reg_761[24]_i_4_n_40\
    );
\reg_761[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(36),
      I1 => \tmp_product__1_0\(36),
      O => \reg_761[24]_i_5_n_40\
    );
\reg_761[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(35),
      I1 => \tmp_product__1_0\(35),
      O => \reg_761[24]_i_6_n_40\
    );
\reg_761[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(34),
      I1 => \tmp_product__1_0\(34),
      O => \reg_761[24]_i_7_n_40\
    );
\reg_761[24]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(33),
      I1 => \tmp_product__1_0\(33),
      O => \reg_761[24]_i_8_n_40\
    );
\reg_761[24]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(32),
      I1 => \tmp_product__1_0\(32),
      O => \reg_761[24]_i_9_n_40\
    );
\reg_761[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_decode_fu_519_dec_nbl_o_ap_vld,
      I1 => grp_decode_fu_519_dec_deth_o_ap_vld,
      O => reg_7610
    );
\reg_761[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(46),
      I1 => \tmp_product__1_0\(46),
      O => \reg_761[31]_i_3_n_40\
    );
\reg_761[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(45),
      I1 => \tmp_product__1_0\(45),
      O => \reg_761[31]_i_4_n_40\
    );
\reg_761[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(44),
      I1 => \tmp_product__1_0\(44),
      O => \reg_761[31]_i_5_n_40\
    );
\reg_761[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(43),
      I1 => \tmp_product__1_0\(43),
      O => \reg_761[31]_i_6_n_40\
    );
\reg_761[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(42),
      I1 => \tmp_product__1_0\(42),
      O => \reg_761[31]_i_7_n_40\
    );
\reg_761[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(41),
      I1 => \tmp_product__1_0\(41),
      O => \reg_761[31]_i_8_n_40\
    );
\reg_761[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(40),
      I1 => \tmp_product__1_0\(40),
      O => \reg_761[31]_i_9_n_40\
    );
\reg_761[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(23),
      I1 => \tmp_product__1_0\(23),
      O => \reg_761[8]_i_2_n_40\
    );
\reg_761[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(22),
      I1 => \tmp_product__1_0\(22),
      O => \reg_761[8]_i_3_n_40\
    );
\reg_761[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(21),
      I1 => \tmp_product__1_0\(21),
      O => \reg_761[8]_i_4_n_40\
    );
\reg_761[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(20),
      I1 => \tmp_product__1_0\(20),
      O => \reg_761[8]_i_5_n_40\
    );
\reg_761[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(19),
      I1 => \tmp_product__1_0\(19),
      O => \reg_761[8]_i_6_n_40\
    );
\reg_761[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(18),
      I1 => \tmp_product__1_0\(18),
      O => \reg_761[8]_i_7_n_40\
    );
\reg_761[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(17),
      I1 => \tmp_product__1_0\(17),
      O => \reg_761[8]_i_8_n_40\
    );
\reg_761[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_fu_643_p2(16),
      I1 => \tmp_product__1_0\(16),
      O => \reg_761[8]_i_9_n_40\
    );
\reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(15),
      Q => reg_761(0),
      R => '0'
    );
\reg_761_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_761_reg[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_761_reg[0]_i_1_n_40\,
      CO(6) => \reg_761_reg[0]_i_1_n_41\,
      CO(5) => \reg_761_reg[0]_i_1_n_42\,
      CO(4) => \reg_761_reg[0]_i_1_n_43\,
      CO(3) => \reg_761_reg[0]_i_1_n_44\,
      CO(2) => \reg_761_reg[0]_i_1_n_45\,
      CO(1) => \reg_761_reg[0]_i_1_n_46\,
      CO(0) => \reg_761_reg[0]_i_1_n_47\,
      DI(7 downto 0) => grp_fu_643_p2(15 downto 8),
      O(7) => grp_fu_675_p2(15),
      O(6 downto 0) => \NLW_reg_761_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \reg_761[0]_i_3_n_40\,
      S(6) => \reg_761[0]_i_4_n_40\,
      S(5) => \reg_761[0]_i_5_n_40\,
      S(4) => \reg_761[0]_i_6_n_40\,
      S(3) => \reg_761[0]_i_7_n_40\,
      S(2) => \reg_761[0]_i_8_n_40\,
      S(1) => \reg_761[0]_i_9_n_40\,
      S(0) => \reg_761[0]_i_10_n_40\
    );
\reg_761_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \reg_761_reg[0]_i_2_n_40\,
      CO(6) => \reg_761_reg[0]_i_2_n_41\,
      CO(5) => \reg_761_reg[0]_i_2_n_42\,
      CO(4) => \reg_761_reg[0]_i_2_n_43\,
      CO(3) => \reg_761_reg[0]_i_2_n_44\,
      CO(2) => \reg_761_reg[0]_i_2_n_45\,
      CO(1) => \reg_761_reg[0]_i_2_n_46\,
      CO(0) => \reg_761_reg[0]_i_2_n_47\,
      DI(7 downto 0) => grp_fu_643_p2(7 downto 0),
      O(7 downto 0) => \NLW_reg_761_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \reg_761[0]_i_11_n_40\,
      S(6) => \reg_761[0]_i_12_n_40\,
      S(5) => \reg_761[0]_i_13_n_40\,
      S(4) => \reg_761[0]_i_14_n_40\,
      S(3) => \reg_761[0]_i_15_n_40\,
      S(2) => \reg_761[0]_i_16_n_40\,
      S(1) => \reg_761[0]_i_17_n_40\,
      S(0) => \reg_761[0]_i_18_n_40\
    );
\reg_761_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(25),
      Q => reg_761(10),
      R => '0'
    );
\reg_761_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(26),
      Q => reg_761(11),
      R => '0'
    );
\reg_761_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(27),
      Q => reg_761(12),
      R => '0'
    );
\reg_761_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(28),
      Q => reg_761(13),
      R => '0'
    );
\reg_761_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(29),
      Q => reg_761(14),
      R => '0'
    );
\reg_761_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(30),
      Q => reg_761(15),
      R => '0'
    );
\reg_761_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(31),
      Q => reg_761(16),
      R => '0'
    );
\reg_761_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_761_reg[8]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_761_reg[16]_i_1_n_40\,
      CO(6) => \reg_761_reg[16]_i_1_n_41\,
      CO(5) => \reg_761_reg[16]_i_1_n_42\,
      CO(4) => \reg_761_reg[16]_i_1_n_43\,
      CO(3) => \reg_761_reg[16]_i_1_n_44\,
      CO(2) => \reg_761_reg[16]_i_1_n_45\,
      CO(1) => \reg_761_reg[16]_i_1_n_46\,
      CO(0) => \reg_761_reg[16]_i_1_n_47\,
      DI(7 downto 0) => grp_fu_643_p2(31 downto 24),
      O(7 downto 0) => grp_fu_675_p2(31 downto 24),
      S(7) => \reg_761[16]_i_2_n_40\,
      S(6) => \reg_761[16]_i_3_n_40\,
      S(5) => \reg_761[16]_i_4_n_40\,
      S(4) => \reg_761[16]_i_5_n_40\,
      S(3) => \reg_761[16]_i_6_n_40\,
      S(2) => \reg_761[16]_i_7_n_40\,
      S(1) => \reg_761[16]_i_8_n_40\,
      S(0) => \reg_761[16]_i_9_n_40\
    );
\reg_761_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(32),
      Q => reg_761(17),
      R => '0'
    );
\reg_761_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(33),
      Q => reg_761(18),
      R => '0'
    );
\reg_761_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(34),
      Q => reg_761(19),
      R => '0'
    );
\reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(16),
      Q => reg_761(1),
      R => '0'
    );
\reg_761_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(35),
      Q => reg_761(20),
      R => '0'
    );
\reg_761_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(36),
      Q => reg_761(21),
      R => '0'
    );
\reg_761_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(37),
      Q => reg_761(22),
      R => '0'
    );
\reg_761_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(38),
      Q => reg_761(23),
      R => '0'
    );
\reg_761_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(39),
      Q => reg_761(24),
      R => '0'
    );
\reg_761_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_761_reg[16]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_761_reg[24]_i_1_n_40\,
      CO(6) => \reg_761_reg[24]_i_1_n_41\,
      CO(5) => \reg_761_reg[24]_i_1_n_42\,
      CO(4) => \reg_761_reg[24]_i_1_n_43\,
      CO(3) => \reg_761_reg[24]_i_1_n_44\,
      CO(2) => \reg_761_reg[24]_i_1_n_45\,
      CO(1) => \reg_761_reg[24]_i_1_n_46\,
      CO(0) => \reg_761_reg[24]_i_1_n_47\,
      DI(7 downto 0) => grp_fu_643_p2(39 downto 32),
      O(7 downto 0) => grp_fu_675_p2(39 downto 32),
      S(7) => \reg_761[24]_i_2_n_40\,
      S(6) => \reg_761[24]_i_3_n_40\,
      S(5) => \reg_761[24]_i_4_n_40\,
      S(4) => \reg_761[24]_i_5_n_40\,
      S(3) => \reg_761[24]_i_6_n_40\,
      S(2) => \reg_761[24]_i_7_n_40\,
      S(1) => \reg_761[24]_i_8_n_40\,
      S(0) => \reg_761[24]_i_9_n_40\
    );
\reg_761_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(40),
      Q => reg_761(25),
      R => '0'
    );
\reg_761_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(41),
      Q => reg_761(26),
      R => '0'
    );
\reg_761_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(42),
      Q => reg_761(27),
      R => '0'
    );
\reg_761_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(43),
      Q => reg_761(28),
      R => '0'
    );
\reg_761_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(44),
      Q => reg_761(29),
      R => '0'
    );
\reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(17),
      Q => reg_761(2),
      R => '0'
    );
\reg_761_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(45),
      Q => reg_761(30),
      R => '0'
    );
\reg_761_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(46),
      Q => reg_761(31),
      R => '0'
    );
\reg_761_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_761_reg[24]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_reg_761_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \reg_761_reg[31]_i_2_n_42\,
      CO(4) => \reg_761_reg[31]_i_2_n_43\,
      CO(3) => \reg_761_reg[31]_i_2_n_44\,
      CO(2) => \reg_761_reg[31]_i_2_n_45\,
      CO(1) => \reg_761_reg[31]_i_2_n_46\,
      CO(0) => \reg_761_reg[31]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => grp_fu_643_p2(45 downto 40),
      O(7) => \NLW_reg_761_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => grp_fu_675_p2(46 downto 40),
      S(7) => '0',
      S(6) => \reg_761[31]_i_3_n_40\,
      S(5) => \reg_761[31]_i_4_n_40\,
      S(4) => \reg_761[31]_i_5_n_40\,
      S(3) => \reg_761[31]_i_6_n_40\,
      S(2) => \reg_761[31]_i_7_n_40\,
      S(1) => \reg_761[31]_i_8_n_40\,
      S(0) => \reg_761[31]_i_9_n_40\
    );
\reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(18),
      Q => reg_761(3),
      R => '0'
    );
\reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(19),
      Q => reg_761(4),
      R => '0'
    );
\reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(20),
      Q => reg_761(5),
      R => '0'
    );
\reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(21),
      Q => reg_761(6),
      R => '0'
    );
\reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(22),
      Q => reg_761(7),
      R => '0'
    );
\reg_761_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(23),
      Q => reg_761(8),
      R => '0'
    );
\reg_761_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \reg_761_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \reg_761_reg[8]_i_1_n_40\,
      CO(6) => \reg_761_reg[8]_i_1_n_41\,
      CO(5) => \reg_761_reg[8]_i_1_n_42\,
      CO(4) => \reg_761_reg[8]_i_1_n_43\,
      CO(3) => \reg_761_reg[8]_i_1_n_44\,
      CO(2) => \reg_761_reg[8]_i_1_n_45\,
      CO(1) => \reg_761_reg[8]_i_1_n_46\,
      CO(0) => \reg_761_reg[8]_i_1_n_47\,
      DI(7 downto 0) => grp_fu_643_p2(23 downto 16),
      O(7 downto 0) => grp_fu_675_p2(23 downto 16),
      S(7) => \reg_761[8]_i_2_n_40\,
      S(6) => \reg_761[8]_i_3_n_40\,
      S(5) => \reg_761[8]_i_4_n_40\,
      S(4) => \reg_761[8]_i_5_n_40\,
      S(3) => \reg_761[8]_i_6_n_40\,
      S(2) => \reg_761[8]_i_7_n_40\,
      S(1) => \reg_761[8]_i_8_n_40\,
      S(0) => \reg_761[8]_i_9_n_40\
    );
\reg_761_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_7610,
      D => grp_fu_675_p2(24),
      Q => reg_761(9),
      R => '0'
    );
\reg_765[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state13,
      I1 => \^ap_cs_fsm_reg[19]_0\(3),
      I2 => ap_CS_fsm_state21,
      O => \reg_765[13]_i_1_n_40\
    );
\reg_765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(0),
      Q => reg_765(0),
      R => '0'
    );
\reg_765_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(10),
      Q => reg_765(10),
      R => '0'
    );
\reg_765_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(11),
      Q => reg_765(11),
      R => '0'
    );
\reg_765_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(12),
      Q => reg_765(12),
      R => '0'
    );
\reg_765_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(13),
      Q => reg_765(13),
      R => '0'
    );
\reg_765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(1),
      Q => reg_765(1),
      R => '0'
    );
\reg_765_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(2),
      Q => reg_765(2),
      R => '0'
    );
\reg_765_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(3),
      Q => reg_765(3),
      R => '0'
    );
\reg_765_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(4),
      Q => reg_765(4),
      R => '0'
    );
\reg_765_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(5),
      Q => reg_765(5),
      R => '0'
    );
\reg_765_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(6),
      Q => reg_765(6),
      R => '0'
    );
\reg_765_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(7),
      Q => reg_765(7),
      R => '0'
    );
\reg_765_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(8),
      Q => reg_765(8),
      R => '0'
    );
\reg_765_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_765[13]_i_1_n_40\,
      D => \reg_765_reg[13]_1\(9),
      Q => reg_765(9),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_55,
      Q => sext_ln346_1_reg_2863(0),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_45,
      Q => sext_ln346_1_reg_2863(10),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_44,
      Q => sext_ln346_1_reg_2863(11),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_43,
      Q => sext_ln346_1_reg_2863(12),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_42,
      Q => sext_ln346_1_reg_2863(13),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_41,
      Q => sext_ln346_1_reg_2863(14),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_40,
      Q => sext_ln346_1_reg_2863(18),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_54,
      Q => sext_ln346_1_reg_2863(1),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_53,
      Q => sext_ln346_1_reg_2863(2),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_52,
      Q => sext_ln346_1_reg_2863(3),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_51,
      Q => sext_ln346_1_reg_2863(4),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_50,
      Q => sext_ln346_1_reg_2863(5),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_49,
      Q => sext_ln346_1_reg_2863(6),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_48,
      Q => sext_ln346_1_reg_2863(7),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_47,
      Q => sext_ln346_1_reg_2863(8),
      R => '0'
    );
\sext_ln346_1_reg_2863_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => mul_16s_15ns_31_1_1_U70_n_46,
      Q => sext_ln346_1_reg_2863(9),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(0),
      Q => sext_ln477_2_reg_2989(0),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(10),
      Q => sext_ln477_2_reg_2989(10),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(11),
      Q => sext_ln477_2_reg_2989(11),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(12),
      Q => sext_ln477_2_reg_2989(12),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(13),
      Q => sext_ln477_2_reg_2989(13),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(14),
      Q => sext_ln477_2_reg_2989(14),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(15),
      Q => sext_ln477_2_reg_2989(15),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(1),
      Q => sext_ln477_2_reg_2989(1),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(2),
      Q => sext_ln477_2_reg_2989(2),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(3),
      Q => sext_ln477_2_reg_2989(3),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(4),
      Q => sext_ln477_2_reg_2989(4),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(5),
      Q => sext_ln477_2_reg_2989(5),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(6),
      Q => sext_ln477_2_reg_2989(6),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(7),
      Q => sext_ln477_2_reg_2989(7),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(8),
      Q => sext_ln477_2_reg_2989(8),
      R => '0'
    );
\sext_ln477_2_reg_2989_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln477_2_reg_2989_reg[15]_0\(9),
      Q => sext_ln477_2_reg_2989(9),
      R => '0'
    );
\sext_ln477_reg_2838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(0),
      Q => sext_ln477_reg_2838(0),
      R => '0'
    );
\sext_ln477_reg_2838_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(10),
      Q => sext_ln477_reg_2838(10),
      R => '0'
    );
\sext_ln477_reg_2838_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(11),
      Q => sext_ln477_reg_2838(11),
      R => '0'
    );
\sext_ln477_reg_2838_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(12),
      Q => sext_ln477_reg_2838(12),
      R => '0'
    );
\sext_ln477_reg_2838_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(13),
      Q => sext_ln477_reg_2838(13),
      R => '0'
    );
\sext_ln477_reg_2838_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(14),
      Q => sext_ln477_reg_2838(14),
      R => '0'
    );
\sext_ln477_reg_2838_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(15),
      Q => sext_ln477_reg_2838(15),
      R => '0'
    );
\sext_ln477_reg_2838_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(1),
      Q => sext_ln477_reg_2838(1),
      R => '0'
    );
\sext_ln477_reg_2838_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(2),
      Q => sext_ln477_reg_2838(2),
      R => '0'
    );
\sext_ln477_reg_2838_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(3),
      Q => sext_ln477_reg_2838(3),
      R => '0'
    );
\sext_ln477_reg_2838_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(4),
      Q => sext_ln477_reg_2838(4),
      R => '0'
    );
\sext_ln477_reg_2838_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(5),
      Q => sext_ln477_reg_2838(5),
      R => '0'
    );
\sext_ln477_reg_2838_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(6),
      Q => sext_ln477_reg_2838(6),
      R => '0'
    );
\sext_ln477_reg_2838_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(7),
      Q => sext_ln477_reg_2838(7),
      R => '0'
    );
\sext_ln477_reg_2838_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(8),
      Q => sext_ln477_reg_2838(8),
      R => '0'
    );
\sext_ln477_reg_2838_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln477_reg_2838_reg[15]_0\(9),
      Q => sext_ln477_reg_2838(9),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(0),
      Q => sext_ln479_5_reg_2994(0),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(10),
      Q => sext_ln479_5_reg_2994(10),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(11),
      Q => sext_ln479_5_reg_2994(11),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(12),
      Q => sext_ln479_5_reg_2994(12),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(13),
      Q => sext_ln479_5_reg_2994(13),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(14),
      Q => sext_ln479_5_reg_2994(14),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(1),
      Q => sext_ln479_5_reg_2994(1),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(2),
      Q => sext_ln479_5_reg_2994(2),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(3),
      Q => sext_ln479_5_reg_2994(3),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(4),
      Q => sext_ln479_5_reg_2994(4),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(5),
      Q => sext_ln479_5_reg_2994(5),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(6),
      Q => sext_ln479_5_reg_2994(6),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(7),
      Q => sext_ln479_5_reg_2994(7),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(8),
      Q => sext_ln479_5_reg_2994(8),
      R => '0'
    );
\sext_ln479_5_reg_2994_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => \sext_ln479_5_reg_2994_reg[14]_0\(9),
      Q => sext_ln479_5_reg_2994(9),
      R => '0'
    );
\sext_ln479_reg_2843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(0),
      Q => sext_ln479_reg_2843(0),
      R => '0'
    );
\sext_ln479_reg_2843_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(10),
      Q => sext_ln479_reg_2843(10),
      R => '0'
    );
\sext_ln479_reg_2843_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(11),
      Q => sext_ln479_reg_2843(11),
      R => '0'
    );
\sext_ln479_reg_2843_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(12),
      Q => sext_ln479_reg_2843(12),
      R => '0'
    );
\sext_ln479_reg_2843_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(13),
      Q => sext_ln479_reg_2843(13),
      R => '0'
    );
\sext_ln479_reg_2843_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(14),
      Q => sext_ln479_reg_2843(14),
      R => '0'
    );
\sext_ln479_reg_2843_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(1),
      Q => sext_ln479_reg_2843(1),
      R => '0'
    );
\sext_ln479_reg_2843_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(2),
      Q => sext_ln479_reg_2843(2),
      R => '0'
    );
\sext_ln479_reg_2843_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(3),
      Q => sext_ln479_reg_2843(3),
      R => '0'
    );
\sext_ln479_reg_2843_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(4),
      Q => sext_ln479_reg_2843(4),
      R => '0'
    );
\sext_ln479_reg_2843_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(5),
      Q => sext_ln479_reg_2843(5),
      R => '0'
    );
\sext_ln479_reg_2843_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(6),
      Q => sext_ln479_reg_2843(6),
      R => '0'
    );
\sext_ln479_reg_2843_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(7),
      Q => sext_ln479_reg_2843(7),
      R => '0'
    );
\sext_ln479_reg_2843_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(8),
      Q => sext_ln479_reg_2843(8),
      R => '0'
    );
\sext_ln479_reg_2843_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => \sext_ln479_reg_2843_reg[14]_0\(9),
      Q => sext_ln479_reg_2843(9),
      R => '0'
    );
\sub_ln378_reg_3097[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(15),
      I1 => add_ln371_reg_3081(15),
      O => \sub_ln378_reg_3097[15]_i_2_n_40\
    );
\sub_ln378_reg_3097[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(14),
      I1 => add_ln371_reg_3081(14),
      O => \sub_ln378_reg_3097[15]_i_3_n_40\
    );
\sub_ln378_reg_3097[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(13),
      I1 => add_ln371_reg_3081(13),
      O => \sub_ln378_reg_3097[15]_i_4_n_40\
    );
\sub_ln378_reg_3097[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(12),
      I1 => add_ln371_reg_3081(12),
      O => \sub_ln378_reg_3097[15]_i_5_n_40\
    );
\sub_ln378_reg_3097[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(11),
      I1 => add_ln371_reg_3081(11),
      O => \sub_ln378_reg_3097[15]_i_6_n_40\
    );
\sub_ln378_reg_3097[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(10),
      I1 => add_ln371_reg_3081(10),
      O => \sub_ln378_reg_3097[15]_i_7_n_40\
    );
\sub_ln378_reg_3097[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(9),
      I1 => add_ln371_reg_3081(9),
      O => \sub_ln378_reg_3097[15]_i_8_n_40\
    );
\sub_ln378_reg_3097[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(8),
      I1 => add_ln371_reg_3081(8),
      O => \sub_ln378_reg_3097[15]_i_9_n_40\
    );
\sub_ln378_reg_3097[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(23),
      I1 => add_ln371_reg_3081(23),
      O => \sub_ln378_reg_3097[23]_i_2_n_40\
    );
\sub_ln378_reg_3097[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(22),
      I1 => add_ln371_reg_3081(22),
      O => \sub_ln378_reg_3097[23]_i_3_n_40\
    );
\sub_ln378_reg_3097[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(21),
      I1 => add_ln371_reg_3081(21),
      O => \sub_ln378_reg_3097[23]_i_4_n_40\
    );
\sub_ln378_reg_3097[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(20),
      I1 => add_ln371_reg_3081(20),
      O => \sub_ln378_reg_3097[23]_i_5_n_40\
    );
\sub_ln378_reg_3097[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(19),
      I1 => add_ln371_reg_3081(19),
      O => \sub_ln378_reg_3097[23]_i_6_n_40\
    );
\sub_ln378_reg_3097[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(18),
      I1 => add_ln371_reg_3081(18),
      O => \sub_ln378_reg_3097[23]_i_7_n_40\
    );
\sub_ln378_reg_3097[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(17),
      I1 => add_ln371_reg_3081(17),
      O => \sub_ln378_reg_3097[23]_i_8_n_40\
    );
\sub_ln378_reg_3097[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(16),
      I1 => add_ln371_reg_3081(16),
      O => \sub_ln378_reg_3097[23]_i_9_n_40\
    );
\sub_ln378_reg_3097[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln371_reg_3081(31),
      I1 => add_ln347_reg_2868(31),
      O => \sub_ln378_reg_3097[31]_i_2_n_40\
    );
\sub_ln378_reg_3097[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(30),
      I1 => add_ln371_reg_3081(30),
      O => \sub_ln378_reg_3097[31]_i_3_n_40\
    );
\sub_ln378_reg_3097[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(29),
      I1 => add_ln371_reg_3081(29),
      O => \sub_ln378_reg_3097[31]_i_4_n_40\
    );
\sub_ln378_reg_3097[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(28),
      I1 => add_ln371_reg_3081(28),
      O => \sub_ln378_reg_3097[31]_i_5_n_40\
    );
\sub_ln378_reg_3097[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(27),
      I1 => add_ln371_reg_3081(27),
      O => \sub_ln378_reg_3097[31]_i_6_n_40\
    );
\sub_ln378_reg_3097[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(26),
      I1 => add_ln371_reg_3081(26),
      O => \sub_ln378_reg_3097[31]_i_7_n_40\
    );
\sub_ln378_reg_3097[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(25),
      I1 => add_ln371_reg_3081(25),
      O => \sub_ln378_reg_3097[31]_i_8_n_40\
    );
\sub_ln378_reg_3097[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(24),
      I1 => add_ln371_reg_3081(24),
      O => \sub_ln378_reg_3097[31]_i_9_n_40\
    );
\sub_ln378_reg_3097[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(7),
      I1 => add_ln371_reg_3081(7),
      O => \sub_ln378_reg_3097[7]_i_2_n_40\
    );
\sub_ln378_reg_3097[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(6),
      I1 => add_ln371_reg_3081(6),
      O => \sub_ln378_reg_3097[7]_i_3_n_40\
    );
\sub_ln378_reg_3097[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(5),
      I1 => add_ln371_reg_3081(5),
      O => \sub_ln378_reg_3097[7]_i_4_n_40\
    );
\sub_ln378_reg_3097[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(4),
      I1 => add_ln371_reg_3081(4),
      O => \sub_ln378_reg_3097[7]_i_5_n_40\
    );
\sub_ln378_reg_3097[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(3),
      I1 => add_ln371_reg_3081(3),
      O => \sub_ln378_reg_3097[7]_i_6_n_40\
    );
\sub_ln378_reg_3097[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(2),
      I1 => add_ln371_reg_3081(2),
      O => \sub_ln378_reg_3097[7]_i_7_n_40\
    );
\sub_ln378_reg_3097[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(1),
      I1 => add_ln371_reg_3081(1),
      O => \sub_ln378_reg_3097[7]_i_8_n_40\
    );
\sub_ln378_reg_3097[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => add_ln347_reg_2868(0),
      I1 => add_ln371_reg_3081(0),
      O => \sub_ln378_reg_3097[7]_i_9_n_40\
    );
\sub_ln378_reg_3097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(0),
      Q => sub_ln378_reg_3097(0),
      R => '0'
    );
\sub_ln378_reg_3097_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(10),
      Q => sub_ln378_reg_3097(10),
      R => '0'
    );
\sub_ln378_reg_3097_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(11),
      Q => sub_ln378_reg_3097(11),
      R => '0'
    );
\sub_ln378_reg_3097_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(12),
      Q => sub_ln378_reg_3097(12),
      R => '0'
    );
\sub_ln378_reg_3097_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(13),
      Q => sub_ln378_reg_3097(13),
      R => '0'
    );
\sub_ln378_reg_3097_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(14),
      Q => sub_ln378_reg_3097(14),
      R => '0'
    );
\sub_ln378_reg_3097_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(15),
      Q => sub_ln378_reg_3097(15),
      R => '0'
    );
\sub_ln378_reg_3097_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_3097_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_3097_reg[15]_i_1_n_40\,
      CO(6) => \sub_ln378_reg_3097_reg[15]_i_1_n_41\,
      CO(5) => \sub_ln378_reg_3097_reg[15]_i_1_n_42\,
      CO(4) => \sub_ln378_reg_3097_reg[15]_i_1_n_43\,
      CO(3) => \sub_ln378_reg_3097_reg[15]_i_1_n_44\,
      CO(2) => \sub_ln378_reg_3097_reg[15]_i_1_n_45\,
      CO(1) => \sub_ln378_reg_3097_reg[15]_i_1_n_46\,
      CO(0) => \sub_ln378_reg_3097_reg[15]_i_1_n_47\,
      DI(7 downto 0) => add_ln347_reg_2868(15 downto 8),
      O(7 downto 0) => sub_ln378_fu_2412_p20_out(15 downto 8),
      S(7) => \sub_ln378_reg_3097[15]_i_2_n_40\,
      S(6) => \sub_ln378_reg_3097[15]_i_3_n_40\,
      S(5) => \sub_ln378_reg_3097[15]_i_4_n_40\,
      S(4) => \sub_ln378_reg_3097[15]_i_5_n_40\,
      S(3) => \sub_ln378_reg_3097[15]_i_6_n_40\,
      S(2) => \sub_ln378_reg_3097[15]_i_7_n_40\,
      S(1) => \sub_ln378_reg_3097[15]_i_8_n_40\,
      S(0) => \sub_ln378_reg_3097[15]_i_9_n_40\
    );
\sub_ln378_reg_3097_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(16),
      Q => sub_ln378_reg_3097(16),
      R => '0'
    );
\sub_ln378_reg_3097_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(17),
      Q => sub_ln378_reg_3097(17),
      R => '0'
    );
\sub_ln378_reg_3097_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(18),
      Q => sub_ln378_reg_3097(18),
      R => '0'
    );
\sub_ln378_reg_3097_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(19),
      Q => sub_ln378_reg_3097(19),
      R => '0'
    );
\sub_ln378_reg_3097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(1),
      Q => sub_ln378_reg_3097(1),
      R => '0'
    );
\sub_ln378_reg_3097_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(20),
      Q => sub_ln378_reg_3097(20),
      R => '0'
    );
\sub_ln378_reg_3097_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(21),
      Q => sub_ln378_reg_3097(21),
      R => '0'
    );
\sub_ln378_reg_3097_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(22),
      Q => sub_ln378_reg_3097(22),
      R => '0'
    );
\sub_ln378_reg_3097_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(23),
      Q => sub_ln378_reg_3097(23),
      R => '0'
    );
\sub_ln378_reg_3097_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_3097_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_3097_reg[23]_i_1_n_40\,
      CO(6) => \sub_ln378_reg_3097_reg[23]_i_1_n_41\,
      CO(5) => \sub_ln378_reg_3097_reg[23]_i_1_n_42\,
      CO(4) => \sub_ln378_reg_3097_reg[23]_i_1_n_43\,
      CO(3) => \sub_ln378_reg_3097_reg[23]_i_1_n_44\,
      CO(2) => \sub_ln378_reg_3097_reg[23]_i_1_n_45\,
      CO(1) => \sub_ln378_reg_3097_reg[23]_i_1_n_46\,
      CO(0) => \sub_ln378_reg_3097_reg[23]_i_1_n_47\,
      DI(7 downto 0) => add_ln347_reg_2868(23 downto 16),
      O(7 downto 0) => sub_ln378_fu_2412_p20_out(23 downto 16),
      S(7) => \sub_ln378_reg_3097[23]_i_2_n_40\,
      S(6) => \sub_ln378_reg_3097[23]_i_3_n_40\,
      S(5) => \sub_ln378_reg_3097[23]_i_4_n_40\,
      S(4) => \sub_ln378_reg_3097[23]_i_5_n_40\,
      S(3) => \sub_ln378_reg_3097[23]_i_6_n_40\,
      S(2) => \sub_ln378_reg_3097[23]_i_7_n_40\,
      S(1) => \sub_ln378_reg_3097[23]_i_8_n_40\,
      S(0) => \sub_ln378_reg_3097[23]_i_9_n_40\
    );
\sub_ln378_reg_3097_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(24),
      Q => sub_ln378_reg_3097(24),
      R => '0'
    );
\sub_ln378_reg_3097_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(25),
      Q => sub_ln378_reg_3097(25),
      R => '0'
    );
\sub_ln378_reg_3097_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(26),
      Q => sub_ln378_reg_3097(26),
      R => '0'
    );
\sub_ln378_reg_3097_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(27),
      Q => sub_ln378_reg_3097(27),
      R => '0'
    );
\sub_ln378_reg_3097_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(28),
      Q => sub_ln378_reg_3097(28),
      R => '0'
    );
\sub_ln378_reg_3097_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(29),
      Q => sub_ln378_reg_3097(29),
      R => '0'
    );
\sub_ln378_reg_3097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(2),
      Q => sub_ln378_reg_3097(2),
      R => '0'
    );
\sub_ln378_reg_3097_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(30),
      Q => sub_ln378_reg_3097(30),
      R => '0'
    );
\sub_ln378_reg_3097_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(31),
      Q => sub_ln378_reg_3097(31),
      R => '0'
    );
\sub_ln378_reg_3097_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln378_reg_3097_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_sub_ln378_reg_3097_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sub_ln378_reg_3097_reg[31]_i_1_n_41\,
      CO(5) => \sub_ln378_reg_3097_reg[31]_i_1_n_42\,
      CO(4) => \sub_ln378_reg_3097_reg[31]_i_1_n_43\,
      CO(3) => \sub_ln378_reg_3097_reg[31]_i_1_n_44\,
      CO(2) => \sub_ln378_reg_3097_reg[31]_i_1_n_45\,
      CO(1) => \sub_ln378_reg_3097_reg[31]_i_1_n_46\,
      CO(0) => \sub_ln378_reg_3097_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => add_ln347_reg_2868(30 downto 24),
      O(7 downto 0) => sub_ln378_fu_2412_p20_out(31 downto 24),
      S(7) => \sub_ln378_reg_3097[31]_i_2_n_40\,
      S(6) => \sub_ln378_reg_3097[31]_i_3_n_40\,
      S(5) => \sub_ln378_reg_3097[31]_i_4_n_40\,
      S(4) => \sub_ln378_reg_3097[31]_i_5_n_40\,
      S(3) => \sub_ln378_reg_3097[31]_i_6_n_40\,
      S(2) => \sub_ln378_reg_3097[31]_i_7_n_40\,
      S(1) => \sub_ln378_reg_3097[31]_i_8_n_40\,
      S(0) => \sub_ln378_reg_3097[31]_i_9_n_40\
    );
\sub_ln378_reg_3097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(3),
      Q => sub_ln378_reg_3097(3),
      R => '0'
    );
\sub_ln378_reg_3097_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(4),
      Q => sub_ln378_reg_3097(4),
      R => '0'
    );
\sub_ln378_reg_3097_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(5),
      Q => sub_ln378_reg_3097(5),
      R => '0'
    );
\sub_ln378_reg_3097_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(6),
      Q => sub_ln378_reg_3097(6),
      R => '0'
    );
\sub_ln378_reg_3097_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(7),
      Q => sub_ln378_reg_3097(7),
      R => '0'
    );
\sub_ln378_reg_3097_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \sub_ln378_reg_3097_reg[7]_i_1_n_40\,
      CO(6) => \sub_ln378_reg_3097_reg[7]_i_1_n_41\,
      CO(5) => \sub_ln378_reg_3097_reg[7]_i_1_n_42\,
      CO(4) => \sub_ln378_reg_3097_reg[7]_i_1_n_43\,
      CO(3) => \sub_ln378_reg_3097_reg[7]_i_1_n_44\,
      CO(2) => \sub_ln378_reg_3097_reg[7]_i_1_n_45\,
      CO(1) => \sub_ln378_reg_3097_reg[7]_i_1_n_46\,
      CO(0) => \sub_ln378_reg_3097_reg[7]_i_1_n_47\,
      DI(7 downto 0) => add_ln347_reg_2868(7 downto 0),
      O(7 downto 0) => sub_ln378_fu_2412_p20_out(7 downto 0),
      S(7) => \sub_ln378_reg_3097[7]_i_2_n_40\,
      S(6) => \sub_ln378_reg_3097[7]_i_3_n_40\,
      S(5) => \sub_ln378_reg_3097[7]_i_4_n_40\,
      S(4) => \sub_ln378_reg_3097[7]_i_5_n_40\,
      S(3) => \sub_ln378_reg_3097[7]_i_6_n_40\,
      S(2) => \sub_ln378_reg_3097[7]_i_7_n_40\,
      S(1) => \sub_ln378_reg_3097[7]_i_8_n_40\,
      S(0) => \sub_ln378_reg_3097[7]_i_9_n_40\
    );
\sub_ln378_reg_3097_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(8),
      Q => sub_ln378_reg_3097(8),
      R => '0'
    );
\sub_ln378_reg_3097_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state23,
      D => sub_ln378_fu_2412_p20_out(9),
      Q => sub_ln378_reg_3097(9),
      R => '0'
    );
\tmp_product__14_carry__3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000470047000000"
    )
        port map (
      I0 => q0(29),
      I1 => grp_decode_fu_519_xout2_ap_vld,
      I2 => sext_ln386_fu_2454_p1(29),
      I3 => mul_32s_7s_39_1_1_U69_n_42,
      I4 => grp_fu_667_p0(30),
      I5 => mul_32s_7s_39_1_1_U69_n_41,
      O => \tmp_product__14_carry__3_i_1__0_n_40\
    );
\tmp_product__14_carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E00008E"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U69_n_40,
      I1 => mul_32s_7s_39_1_1_U69_n_43,
      I2 => grp_fu_667_p0(28),
      I3 => grp_fu_667_p0(29),
      I4 => mul_32s_7s_39_1_1_U69_n_42,
      O => \tmp_product__14_carry__3_i_2__0_n_40\
    );
\tmp_product__14_carry__3_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33553355F3FFF355"
    )
        port map (
      I0 => sext_ln386_fu_2454_p1(31),
      I1 => q0(31),
      I2 => q0(30),
      I3 => grp_decode_fu_519_xout2_ap_vld,
      I4 => sext_ln386_fu_2454_p1(30),
      I5 => mul_32s_7s_39_1_1_U69_n_41,
      O => \tmp_product__14_carry__3_i_3__0_n_40\
    );
\tmp_product__14_carry__3_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A9A656565"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_1__0_n_40\,
      I1 => mul_32s_7s_39_1_1_U69_n_41,
      I2 => grp_fu_667_p0(30),
      I3 => q0(31),
      I4 => grp_decode_fu_519_xout2_ap_vld,
      I5 => sext_ln386_fu_2454_p1(31),
      O => \tmp_product__14_carry__3_i_4__0_n_40\
    );
\tmp_product__14_carry__3_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FF00D42B00FF2B"
    )
        port map (
      I0 => grp_fu_667_p0(28),
      I1 => mul_32s_7s_39_1_1_U69_n_43,
      I2 => mul_32s_7s_39_1_1_U69_n_40,
      I3 => grp_fu_667_p0(29),
      I4 => mul_32s_7s_39_1_1_U69_n_42,
      I5 => \tmp_product__14_carry__3_i_7__0_n_40\,
      O => \tmp_product__14_carry__3_i_5__0_n_40\
    );
\tmp_product__14_carry__3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(30),
      I1 => grp_decode_fu_519_xout2_ap_vld,
      I2 => sext_ln386_fu_2454_p1(30),
      O => grp_fu_667_p0(30)
    );
\tmp_product__14_carry__3_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U69_n_41,
      I1 => sext_ln386_fu_2454_p1(30),
      I2 => grp_decode_fu_519_xout2_ap_vld,
      I3 => q0(30),
      O => \tmp_product__14_carry__3_i_7__0_n_40\
    );
\tmp_product_i_15__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => idx204_fu_330_reg(2),
      I1 => idx204_fu_330_reg(1),
      I2 => \q0_reg[10]\(5),
      I3 => \q1_reg[8]_0\(0),
      I4 => \q1_reg[8]_0\(1),
      O => h_address1(2)
    );
\tmp_product_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAA8A"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => i_18_fu_32602_out,
      I2 => \tmp_product_i_2__6_n_40\,
      I3 => ap_CS_fsm_state14,
      I4 => ap_CS_fsm_state12,
      I5 => \q0_reg[10]\(1),
      O => \^cea2\
    );
\tmp_product_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA8"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => ap_CS_fsm_state28,
      I2 => ap_CS_fsm_state27,
      I3 => grp_decode_fu_519_h_ce1,
      I4 => \q0_reg[10]\(2),
      O => \^ap_cs_fsm_reg[10]_0\
    );
\tmp_product_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_decode_fu_519_h_ce1,
      I1 => \q0_reg[10]\(5),
      I2 => \q0_reg[10]_0\(0),
      I3 => \q0_reg[10]\(3),
      O => \^ap_cs_fsm_reg[23]_0\
    );
\tmp_product_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_decode_fu_519_wl_code_table_ce0,
      I1 => \q0_reg[10]\(5),
      I2 => \q0_reg[10]_0\(1),
      I3 => \q0_reg[10]\(3),
      O => \^e\(0)
    );
\tmp_product_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAA8A"
    )
        port map (
      I0 => \q0_reg[10]\(5),
      I1 => i_13_fu_3100,
      I2 => \tmp_product_i_2__5_n_40\,
      I3 => grp_decode_fu_519_wl_code_table_ce0,
      I4 => ap_NS_fsm111_out,
      I5 => \q0_reg[10]\(1),
      O => \^ceb2\
    );
\tmp_product_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \^ap_cs_fsm_reg[19]_0\(0),
      O => \tmp_product_i_2__5_n_40\
    );
\tmp_product_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \^ap_cs_fsm_reg[19]_0\(2),
      O => \tmp_product_i_2__6_n_40\
    );
\trunc_ln15_reg_2828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_nbl_o_ap_vld,
      D => \trunc_ln15_reg_2828_reg[3]_1\(0),
      Q => \^trunc_ln15_reg_2828_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln15_reg_2828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_nbl_o_ap_vld,
      D => \trunc_ln15_reg_2828_reg[3]_1\(1),
      Q => \^trunc_ln15_reg_2828_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln15_reg_2828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_nbl_o_ap_vld,
      D => \trunc_ln15_reg_2828_reg[3]_1\(2),
      Q => \^trunc_ln15_reg_2828_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln15_reg_2828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_nbl_o_ap_vld,
      D => \trunc_ln15_reg_2828_reg[3]_1\(3),
      Q => \^trunc_ln15_reg_2828_reg[3]_0\(3),
      R => '0'
    );
\trunc_ln345_reg_2848[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(15),
      I1 => trunc_ln_fu_1075_p4(15),
      O => \trunc_ln345_reg_2848[15]_i_2_n_40\
    );
\trunc_ln345_reg_2848[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(14),
      I1 => trunc_ln_fu_1075_p4(14),
      O => \trunc_ln345_reg_2848[15]_i_3_n_40\
    );
\trunc_ln345_reg_2848[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(13),
      I1 => trunc_ln_fu_1075_p4(13),
      O => \trunc_ln345_reg_2848[15]_i_4_n_40\
    );
\trunc_ln345_reg_2848[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(12),
      I1 => trunc_ln_fu_1075_p4(12),
      O => \trunc_ln345_reg_2848[15]_i_5_n_40\
    );
\trunc_ln345_reg_2848[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(11),
      I1 => trunc_ln_fu_1075_p4(11),
      O => \trunc_ln345_reg_2848[15]_i_6_n_40\
    );
\trunc_ln345_reg_2848[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(10),
      I1 => trunc_ln_fu_1075_p4(10),
      O => \trunc_ln345_reg_2848[15]_i_7_n_40\
    );
\trunc_ln345_reg_2848[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(9),
      I1 => trunc_ln_fu_1075_p4(9),
      O => \trunc_ln345_reg_2848[15]_i_8_n_40\
    );
\trunc_ln345_reg_2848[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(8),
      I1 => trunc_ln_fu_1075_p4(8),
      O => \trunc_ln345_reg_2848[15]_i_9_n_40\
    );
\trunc_ln345_reg_2848[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(23),
      I1 => trunc_ln_fu_1075_p4(23),
      O => \trunc_ln345_reg_2848[23]_i_2_n_40\
    );
\trunc_ln345_reg_2848[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(22),
      I1 => trunc_ln_fu_1075_p4(22),
      O => \trunc_ln345_reg_2848[23]_i_3_n_40\
    );
\trunc_ln345_reg_2848[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(21),
      I1 => trunc_ln_fu_1075_p4(21),
      O => \trunc_ln345_reg_2848[23]_i_4_n_40\
    );
\trunc_ln345_reg_2848[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(20),
      I1 => trunc_ln_fu_1075_p4(20),
      O => \trunc_ln345_reg_2848[23]_i_5_n_40\
    );
\trunc_ln345_reg_2848[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(19),
      I1 => trunc_ln_fu_1075_p4(19),
      O => \trunc_ln345_reg_2848[23]_i_6_n_40\
    );
\trunc_ln345_reg_2848[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(18),
      I1 => trunc_ln_fu_1075_p4(18),
      O => \trunc_ln345_reg_2848[23]_i_7_n_40\
    );
\trunc_ln345_reg_2848[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(17),
      I1 => trunc_ln_fu_1075_p4(17),
      O => \trunc_ln345_reg_2848[23]_i_8_n_40\
    );
\trunc_ln345_reg_2848[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(16),
      I1 => trunc_ln_fu_1075_p4(16),
      O => \trunc_ln345_reg_2848[23]_i_9_n_40\
    );
\trunc_ln345_reg_2848[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln_fu_1075_p4(31),
      I1 => reg_761(31),
      O => \trunc_ln345_reg_2848[30]_i_2_n_40\
    );
\trunc_ln345_reg_2848[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(30),
      I1 => trunc_ln_fu_1075_p4(30),
      O => \trunc_ln345_reg_2848[30]_i_3_n_40\
    );
\trunc_ln345_reg_2848[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(29),
      I1 => trunc_ln_fu_1075_p4(29),
      O => \trunc_ln345_reg_2848[30]_i_4_n_40\
    );
\trunc_ln345_reg_2848[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(28),
      I1 => trunc_ln_fu_1075_p4(28),
      O => \trunc_ln345_reg_2848[30]_i_5_n_40\
    );
\trunc_ln345_reg_2848[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(27),
      I1 => trunc_ln_fu_1075_p4(27),
      O => \trunc_ln345_reg_2848[30]_i_6_n_40\
    );
\trunc_ln345_reg_2848[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(26),
      I1 => trunc_ln_fu_1075_p4(26),
      O => \trunc_ln345_reg_2848[30]_i_7_n_40\
    );
\trunc_ln345_reg_2848[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(25),
      I1 => trunc_ln_fu_1075_p4(25),
      O => \trunc_ln345_reg_2848[30]_i_8_n_40\
    );
\trunc_ln345_reg_2848[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(24),
      I1 => trunc_ln_fu_1075_p4(24),
      O => \trunc_ln345_reg_2848[30]_i_9_n_40\
    );
\trunc_ln345_reg_2848[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(7),
      I1 => trunc_ln_fu_1075_p4(7),
      O => \trunc_ln345_reg_2848[7]_i_2_n_40\
    );
\trunc_ln345_reg_2848[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(6),
      I1 => trunc_ln_fu_1075_p4(6),
      O => \trunc_ln345_reg_2848[7]_i_3_n_40\
    );
\trunc_ln345_reg_2848[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(5),
      I1 => trunc_ln_fu_1075_p4(5),
      O => \trunc_ln345_reg_2848[7]_i_4_n_40\
    );
\trunc_ln345_reg_2848[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(4),
      I1 => trunc_ln_fu_1075_p4(4),
      O => \trunc_ln345_reg_2848[7]_i_5_n_40\
    );
\trunc_ln345_reg_2848[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(3),
      I1 => trunc_ln_fu_1075_p4(3),
      O => \trunc_ln345_reg_2848[7]_i_6_n_40\
    );
\trunc_ln345_reg_2848[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(2),
      I1 => trunc_ln_fu_1075_p4(2),
      O => \trunc_ln345_reg_2848[7]_i_7_n_40\
    );
\trunc_ln345_reg_2848[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(1),
      I1 => trunc_ln_fu_1075_p4(1),
      O => \trunc_ln345_reg_2848[7]_i_8_n_40\
    );
\trunc_ln345_reg_2848[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_761(0),
      I1 => trunc_ln_fu_1075_p4(0),
      O => \trunc_ln345_reg_2848[7]_i_9_n_40\
    );
\trunc_ln345_reg_2848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(0),
      Q => trunc_ln345_reg_2848(0),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(10),
      Q => trunc_ln345_reg_2848(10),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(11),
      Q => trunc_ln345_reg_2848(11),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(12),
      Q => trunc_ln345_reg_2848(12),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(13),
      Q => trunc_ln345_reg_2848(13),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(14),
      Q => trunc_ln345_reg_2848(14),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(15),
      Q => trunc_ln345_reg_2848(15),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln345_reg_2848_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln345_reg_2848_reg[15]_i_1_n_40\,
      CO(6) => \trunc_ln345_reg_2848_reg[15]_i_1_n_41\,
      CO(5) => \trunc_ln345_reg_2848_reg[15]_i_1_n_42\,
      CO(4) => \trunc_ln345_reg_2848_reg[15]_i_1_n_43\,
      CO(3) => \trunc_ln345_reg_2848_reg[15]_i_1_n_44\,
      CO(2) => \trunc_ln345_reg_2848_reg[15]_i_1_n_45\,
      CO(1) => \trunc_ln345_reg_2848_reg[15]_i_1_n_46\,
      CO(0) => \trunc_ln345_reg_2848_reg[15]_i_1_n_47\,
      DI(7 downto 0) => reg_761(15 downto 8),
      O(7 downto 0) => trunc_ln345_fu_1097_p1(15 downto 8),
      S(7) => \trunc_ln345_reg_2848[15]_i_2_n_40\,
      S(6) => \trunc_ln345_reg_2848[15]_i_3_n_40\,
      S(5) => \trunc_ln345_reg_2848[15]_i_4_n_40\,
      S(4) => \trunc_ln345_reg_2848[15]_i_5_n_40\,
      S(3) => \trunc_ln345_reg_2848[15]_i_6_n_40\,
      S(2) => \trunc_ln345_reg_2848[15]_i_7_n_40\,
      S(1) => \trunc_ln345_reg_2848[15]_i_8_n_40\,
      S(0) => \trunc_ln345_reg_2848[15]_i_9_n_40\
    );
\trunc_ln345_reg_2848_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(16),
      Q => trunc_ln345_reg_2848(16),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(17),
      Q => trunc_ln345_reg_2848(17),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(18),
      Q => trunc_ln345_reg_2848(18),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(19),
      Q => trunc_ln345_reg_2848(19),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(1),
      Q => trunc_ln345_reg_2848(1),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(20),
      Q => trunc_ln345_reg_2848(20),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(21),
      Q => trunc_ln345_reg_2848(21),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(22),
      Q => trunc_ln345_reg_2848(22),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(23),
      Q => trunc_ln345_reg_2848(23),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln345_reg_2848_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln345_reg_2848_reg[23]_i_1_n_40\,
      CO(6) => \trunc_ln345_reg_2848_reg[23]_i_1_n_41\,
      CO(5) => \trunc_ln345_reg_2848_reg[23]_i_1_n_42\,
      CO(4) => \trunc_ln345_reg_2848_reg[23]_i_1_n_43\,
      CO(3) => \trunc_ln345_reg_2848_reg[23]_i_1_n_44\,
      CO(2) => \trunc_ln345_reg_2848_reg[23]_i_1_n_45\,
      CO(1) => \trunc_ln345_reg_2848_reg[23]_i_1_n_46\,
      CO(0) => \trunc_ln345_reg_2848_reg[23]_i_1_n_47\,
      DI(7 downto 0) => reg_761(23 downto 16),
      O(7 downto 0) => trunc_ln345_fu_1097_p1(23 downto 16),
      S(7) => \trunc_ln345_reg_2848[23]_i_2_n_40\,
      S(6) => \trunc_ln345_reg_2848[23]_i_3_n_40\,
      S(5) => \trunc_ln345_reg_2848[23]_i_4_n_40\,
      S(4) => \trunc_ln345_reg_2848[23]_i_5_n_40\,
      S(3) => \trunc_ln345_reg_2848[23]_i_6_n_40\,
      S(2) => \trunc_ln345_reg_2848[23]_i_7_n_40\,
      S(1) => \trunc_ln345_reg_2848[23]_i_8_n_40\,
      S(0) => \trunc_ln345_reg_2848[23]_i_9_n_40\
    );
\trunc_ln345_reg_2848_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(24),
      Q => trunc_ln345_reg_2848(24),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(25),
      Q => trunc_ln345_reg_2848(25),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(26),
      Q => trunc_ln345_reg_2848(26),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(27),
      Q => trunc_ln345_reg_2848(27),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(28),
      Q => trunc_ln345_reg_2848(28),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(29),
      Q => trunc_ln345_reg_2848(29),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(2),
      Q => trunc_ln345_reg_2848(2),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(30),
      Q => trunc_ln345_reg_2848(30),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln345_reg_2848_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln345_reg_2848_reg[30]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln345_reg_2848_reg[30]_i_1_n_41\,
      CO(5) => \trunc_ln345_reg_2848_reg[30]_i_1_n_42\,
      CO(4) => \trunc_ln345_reg_2848_reg[30]_i_1_n_43\,
      CO(3) => \trunc_ln345_reg_2848_reg[30]_i_1_n_44\,
      CO(2) => \trunc_ln345_reg_2848_reg[30]_i_1_n_45\,
      CO(1) => \trunc_ln345_reg_2848_reg[30]_i_1_n_46\,
      CO(0) => \trunc_ln345_reg_2848_reg[30]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => reg_761(30 downto 24),
      O(7) => \trunc_ln345_fu_1097_p1__0\(31),
      O(6 downto 0) => trunc_ln345_fu_1097_p1(30 downto 24),
      S(7) => \trunc_ln345_reg_2848[30]_i_2_n_40\,
      S(6) => \trunc_ln345_reg_2848[30]_i_3_n_40\,
      S(5) => \trunc_ln345_reg_2848[30]_i_4_n_40\,
      S(4) => \trunc_ln345_reg_2848[30]_i_5_n_40\,
      S(3) => \trunc_ln345_reg_2848[30]_i_6_n_40\,
      S(2) => \trunc_ln345_reg_2848[30]_i_7_n_40\,
      S(1) => \trunc_ln345_reg_2848[30]_i_8_n_40\,
      S(0) => \trunc_ln345_reg_2848[30]_i_9_n_40\
    );
\trunc_ln345_reg_2848_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(3),
      Q => trunc_ln345_reg_2848(3),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(4),
      Q => trunc_ln345_reg_2848(4),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(5),
      Q => trunc_ln345_reg_2848(5),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(6),
      Q => trunc_ln345_reg_2848(6),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(7),
      Q => trunc_ln345_reg_2848(7),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln345_reg_2848_reg[7]_i_1_n_40\,
      CO(6) => \trunc_ln345_reg_2848_reg[7]_i_1_n_41\,
      CO(5) => \trunc_ln345_reg_2848_reg[7]_i_1_n_42\,
      CO(4) => \trunc_ln345_reg_2848_reg[7]_i_1_n_43\,
      CO(3) => \trunc_ln345_reg_2848_reg[7]_i_1_n_44\,
      CO(2) => \trunc_ln345_reg_2848_reg[7]_i_1_n_45\,
      CO(1) => \trunc_ln345_reg_2848_reg[7]_i_1_n_46\,
      CO(0) => \trunc_ln345_reg_2848_reg[7]_i_1_n_47\,
      DI(7 downto 0) => reg_761(7 downto 0),
      O(7 downto 0) => trunc_ln345_fu_1097_p1(7 downto 0),
      S(7) => \trunc_ln345_reg_2848[7]_i_2_n_40\,
      S(6) => \trunc_ln345_reg_2848[7]_i_3_n_40\,
      S(5) => \trunc_ln345_reg_2848[7]_i_4_n_40\,
      S(4) => \trunc_ln345_reg_2848[7]_i_5_n_40\,
      S(3) => \trunc_ln345_reg_2848[7]_i_6_n_40\,
      S(2) => \trunc_ln345_reg_2848[7]_i_7_n_40\,
      S(1) => \trunc_ln345_reg_2848[7]_i_8_n_40\,
      S(0) => \trunc_ln345_reg_2848[7]_i_9_n_40\
    );
\trunc_ln345_reg_2848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(8),
      Q => trunc_ln345_reg_2848(8),
      R => '0'
    );
\trunc_ln345_reg_2848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_detl_o_ap_vld,
      D => trunc_ln345_fu_1097_p1(9),
      Q => trunc_ln345_reg_2848(9),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_53,
      Q => sext_ln543_reg_3015(0),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_43,
      Q => sext_ln543_reg_3015(10),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_42,
      Q => sext_ln543_reg_3015(11),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_41,
      Q => sext_ln543_reg_3015(12),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_40,
      Q => sext_ln543_reg_3015(13),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_52,
      Q => sext_ln543_reg_3015(1),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_51,
      Q => sext_ln543_reg_3015(2),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_50,
      Q => sext_ln543_reg_3015(3),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_49,
      Q => sext_ln543_reg_3015(4),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_48,
      Q => sext_ln543_reg_3015(5),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_47,
      Q => sext_ln543_reg_3015(6),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_46,
      Q => sext_ln543_reg_3015(7),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_45,
      Q => sext_ln543_reg_3015(8),
      R => '0'
    );
\trunc_ln364_1_reg_2999_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_decode_fu_519_dec_deth_o_ap_vld,
      D => mul_14s_15ns_29_1_1_U75_n_44,
      Q => sext_ln543_reg_3015(9),
      R => '0'
    );
\trunc_ln405_reg_3147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => idx213_fu_346_reg(0),
      Q => trunc_ln405_reg_3147(0),
      R => '0'
    );
\trunc_ln405_reg_3147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => idx213_fu_346_reg(1),
      Q => trunc_ln405_reg_3147(1),
      R => '0'
    );
\trunc_ln405_reg_3147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => idx213_fu_346_reg(2),
      Q => trunc_ln405_reg_3147(2),
      R => '0'
    );
\trunc_ln405_reg_3147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state27,
      D => idx213_fu_346_reg(3),
      Q => trunc_ln405_reg_3147(3),
      R => '0'
    );
\trunc_ln522_2_reg_2961[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(11),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      O => \select_ln624_fu_1766_p3__0\(11)
    );
\trunc_ln522_2_reg_2961[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(12),
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      O => \select_ln624_fu_1766_p3__0\(12)
    );
\trunc_ln522_2_reg_2961[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_2_n_40\,
      I2 => sext_ln617_fu_1736_p1(13),
      O => \select_ln624_fu_1766_p3__0\(13)
    );
\trunc_ln522_2_reg_2961[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAAABAAAA"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961[2]_i_3_n_40\,
      I1 => \trunc_ln522_2_reg_2961[2]_i_4_n_40\,
      I2 => \trunc_ln522_2_reg_2961[2]_i_5_n_40\,
      I3 => \trunc_ln522_2_reg_2961[2]_i_6_n_40\,
      I4 => \trunc_ln522_2_reg_2961[2]_i_7_n_40\,
      I5 => \trunc_ln522_2_reg_2961[2]_i_8_n_40\,
      O => \trunc_ln522_2_reg_2961[2]_i_2_n_40\
    );
\trunc_ln522_2_reg_2961[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(15),
      I1 => sext_ln617_fu_1736_p1(14),
      O => \trunc_ln522_2_reg_2961[2]_i_3_n_40\
    );
\trunc_ln522_2_reg_2961[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(15),
      I1 => sext_ln617_fu_1736_p1(13),
      O => \trunc_ln522_2_reg_2961[2]_i_4_n_40\
    );
\trunc_ln522_2_reg_2961[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0D0"
    )
        port map (
      I0 => sext_ln618_fu_1709_p1(1),
      I1 => sext_ln617_fu_1736_p1(7),
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_1736_p1(2),
      I4 => sext_ln617_fu_1736_p1(9),
      O => \trunc_ln522_2_reg_2961[2]_i_5_n_40\
    );
\trunc_ln522_2_reg_2961[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(6),
      I1 => sext_ln617_fu_1736_p1(5),
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_1736_p1(4),
      I4 => sext_ln617_fu_1736_p1(10),
      O => \trunc_ln522_2_reg_2961[2]_i_6_n_40\
    );
\trunc_ln522_2_reg_2961[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3337"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(8),
      I1 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I2 => sext_ln617_fu_1736_p1(3),
      I3 => sext_ln618_fu_1709_p1(0),
      O => \trunc_ln522_2_reg_2961[2]_i_7_n_40\
    );
\trunc_ln522_2_reg_2961[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sext_ln617_fu_1736_p1(11),
      I1 => sext_ln617_fu_1736_p1(12),
      I2 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      O => \trunc_ln522_2_reg_2961[2]_i_8_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      I1 => sext_ln617_fu_1736_p1(14),
      I2 => sext_ln617_fu_1736_p1(15),
      O => \select_ln624_fu_1766_p3__0\(14)
    );
\trunc_ln522_2_reg_2961[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln_reg_2785(0),
      I1 => sext_ln618_fu_1709_p1(10),
      O => \trunc_ln522_2_reg_2961[3]_i_10_n_40\
    );
\trunc_ln522_2_reg_2961[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln_reg_2785(0),
      I1 => sext_ln618_fu_1709_p1(11),
      O => \trunc_ln522_2_reg_2961[3]_i_9_n_40\
    );
\trunc_ln522_2_reg_2961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \select_ln624_fu_1766_p3__0\(11),
      Q => \^trunc_ln522_2_reg_2961_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln522_2_reg_2961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \select_ln624_fu_1766_p3__0\(12),
      Q => \^trunc_ln522_2_reg_2961_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln522_2_reg_2961_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \select_ln624_fu_1766_p3__0\(13),
      Q => \^trunc_ln522_2_reg_2961_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln522_2_reg_2961_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => \select_ln624_fu_1766_p3__0\(14),
      Q => \^trunc_ln522_2_reg_2961_reg[3]_0\(3),
      R => '0'
    );
\trunc_ln522_2_reg_2961_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \dec_nbh_reg[9]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_41\,
      CO(5) => \NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_CO_UNCONNECTED\(5),
      CO(4) => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_43\,
      CO(3) => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_44\,
      CO(2) => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_45\,
      CO(1) => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_46\,
      CO(0) => \trunc_ln522_2_reg_2961_reg[3]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => sext_ln618_fu_1709_p1(14 downto 11),
      DI(1) => mux_1_1(12),
      DI(0) => lshr_ln_reg_2785(0),
      O(7 downto 6) => \NLW_trunc_ln522_2_reg_2961_reg[3]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => sext_ln617_fu_1736_p1(15 downto 10),
      S(7 downto 6) => B"01",
      S(5 downto 2) => \dec_nbh_reg[13]\(3 downto 0),
      S(1) => \trunc_ln522_2_reg_2961[3]_i_9_n_40\,
      S(0) => \trunc_ln522_2_reg_2961[3]_i_10_n_40\
    );
\xa1_2_fu_338[15]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(0),
      O => \xa1_2_fu_338[15]_i_19_n_40\
    );
\xa1_2_fu_338[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(15),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_2_n_40\
    );
\xa1_2_fu_338[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(4),
      I1 => sub_ln378_fu_2412_p20_out(6),
      O => \xa1_2_fu_338[15]_i_20_n_40\
    );
\xa1_2_fu_338[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(3),
      I1 => sub_ln378_fu_2412_p20_out(5),
      O => \xa1_2_fu_338[15]_i_21_n_40\
    );
\xa1_2_fu_338[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(2),
      I1 => sub_ln378_fu_2412_p20_out(4),
      O => \xa1_2_fu_338[15]_i_22_n_40\
    );
\xa1_2_fu_338[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(1),
      I1 => sub_ln378_fu_2412_p20_out(3),
      O => \xa1_2_fu_338[15]_i_23_n_40\
    );
\xa1_2_fu_338[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(0),
      I1 => sub_ln378_fu_2412_p20_out(2),
      O => \xa1_2_fu_338[15]_i_24_n_40\
    );
\xa1_2_fu_338[15]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(1),
      O => \xa1_2_fu_338[15]_i_25_n_40\
    );
\xa1_2_fu_338[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(14),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_3_n_40\
    );
\xa1_2_fu_338[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(13),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_4_n_40\
    );
\xa1_2_fu_338[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(12),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_5_n_40\
    );
\xa1_2_fu_338[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(11),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_6_n_40\
    );
\xa1_2_fu_338[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(10),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_7_n_40\
    );
\xa1_2_fu_338[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(9),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_8_n_40\
    );
\xa1_2_fu_338[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(8),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[15]_i_9_n_40\
    );
\xa1_2_fu_338[23]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(12),
      I1 => sub_ln378_fu_2412_p20_out(14),
      O => \xa1_2_fu_338[23]_i_19_n_40\
    );
\xa1_2_fu_338[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(23),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_2_n_40\
    );
\xa1_2_fu_338[23]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(11),
      I1 => sub_ln378_fu_2412_p20_out(13),
      O => \xa1_2_fu_338[23]_i_20_n_40\
    );
\xa1_2_fu_338[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(10),
      I1 => sub_ln378_fu_2412_p20_out(12),
      O => \xa1_2_fu_338[23]_i_21_n_40\
    );
\xa1_2_fu_338[23]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(9),
      I1 => sub_ln378_fu_2412_p20_out(11),
      O => \xa1_2_fu_338[23]_i_22_n_40\
    );
\xa1_2_fu_338[23]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(8),
      I1 => sub_ln378_fu_2412_p20_out(10),
      O => \xa1_2_fu_338[23]_i_23_n_40\
    );
\xa1_2_fu_338[23]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(7),
      I1 => sub_ln378_fu_2412_p20_out(9),
      O => \xa1_2_fu_338[23]_i_24_n_40\
    );
\xa1_2_fu_338[23]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(6),
      I1 => sub_ln378_fu_2412_p20_out(8),
      O => \xa1_2_fu_338[23]_i_25_n_40\
    );
\xa1_2_fu_338[23]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(5),
      I1 => sub_ln378_fu_2412_p20_out(7),
      O => \xa1_2_fu_338[23]_i_26_n_40\
    );
\xa1_2_fu_338[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(22),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_3_n_40\
    );
\xa1_2_fu_338[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(21),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_4_n_40\
    );
\xa1_2_fu_338[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(20),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_5_n_40\
    );
\xa1_2_fu_338[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(19),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_6_n_40\
    );
\xa1_2_fu_338[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(18),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_7_n_40\
    );
\xa1_2_fu_338[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(17),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_8_n_40\
    );
\xa1_2_fu_338[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(16),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[23]_i_9_n_40\
    );
\xa1_2_fu_338[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(20),
      I1 => sub_ln378_fu_2412_p20_out(22),
      O => \xa1_2_fu_338[31]_i_19_n_40\
    );
\xa1_2_fu_338[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(31),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_2_n_40\
    );
\xa1_2_fu_338[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(19),
      I1 => sub_ln378_fu_2412_p20_out(21),
      O => \xa1_2_fu_338[31]_i_20_n_40\
    );
\xa1_2_fu_338[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(18),
      I1 => sub_ln378_fu_2412_p20_out(20),
      O => \xa1_2_fu_338[31]_i_21_n_40\
    );
\xa1_2_fu_338[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(17),
      I1 => sub_ln378_fu_2412_p20_out(19),
      O => \xa1_2_fu_338[31]_i_22_n_40\
    );
\xa1_2_fu_338[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(16),
      I1 => sub_ln378_fu_2412_p20_out(18),
      O => \xa1_2_fu_338[31]_i_23_n_40\
    );
\xa1_2_fu_338[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(15),
      I1 => sub_ln378_fu_2412_p20_out(17),
      O => \xa1_2_fu_338[31]_i_24_n_40\
    );
\xa1_2_fu_338[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(14),
      I1 => sub_ln378_fu_2412_p20_out(16),
      O => \xa1_2_fu_338[31]_i_25_n_40\
    );
\xa1_2_fu_338[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(13),
      I1 => sub_ln378_fu_2412_p20_out(15),
      O => \xa1_2_fu_338[31]_i_26_n_40\
    );
\xa1_2_fu_338[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(30),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_3_n_40\
    );
\xa1_2_fu_338[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(29),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_4_n_40\
    );
\xa1_2_fu_338[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(28),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_5_n_40\
    );
\xa1_2_fu_338[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(27),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_6_n_40\
    );
\xa1_2_fu_338[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(26),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_7_n_40\
    );
\xa1_2_fu_338[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(25),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_8_n_40\
    );
\xa1_2_fu_338[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(24),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[31]_i_9_n_40\
    );
\xa1_2_fu_338[39]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(28),
      I1 => sub_ln378_fu_2412_p20_out(30),
      O => \xa1_2_fu_338[39]_i_19_n_40\
    );
\xa1_2_fu_338[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(39),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_2_n_40\
    );
\xa1_2_fu_338[39]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(27),
      I1 => sub_ln378_fu_2412_p20_out(29),
      O => \xa1_2_fu_338[39]_i_20_n_40\
    );
\xa1_2_fu_338[39]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(26),
      I1 => sub_ln378_fu_2412_p20_out(28),
      O => \xa1_2_fu_338[39]_i_21_n_40\
    );
\xa1_2_fu_338[39]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(25),
      I1 => sub_ln378_fu_2412_p20_out(27),
      O => \xa1_2_fu_338[39]_i_22_n_40\
    );
\xa1_2_fu_338[39]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(24),
      I1 => sub_ln378_fu_2412_p20_out(26),
      O => \xa1_2_fu_338[39]_i_23_n_40\
    );
\xa1_2_fu_338[39]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(23),
      I1 => sub_ln378_fu_2412_p20_out(25),
      O => \xa1_2_fu_338[39]_i_24_n_40\
    );
\xa1_2_fu_338[39]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(22),
      I1 => sub_ln378_fu_2412_p20_out(24),
      O => \xa1_2_fu_338[39]_i_25_n_40\
    );
\xa1_2_fu_338[39]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(21),
      I1 => sub_ln378_fu_2412_p20_out(23),
      O => \xa1_2_fu_338[39]_i_26_n_40\
    );
\xa1_2_fu_338[39]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(38),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_3_n_40\
    );
\xa1_2_fu_338[39]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(37),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_4_n_40\
    );
\xa1_2_fu_338[39]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(36),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_5_n_40\
    );
\xa1_2_fu_338[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(35),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_6_n_40\
    );
\xa1_2_fu_338[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(34),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_7_n_40\
    );
\xa1_2_fu_338[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(33),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_8_n_40\
    );
\xa1_2_fu_338[39]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(32),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[39]_i_9_n_40\
    );
\xa1_2_fu_338[45]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(30),
      I1 => sub_ln378_fu_2412_p20_out(31),
      O => \xa1_2_fu_338[45]_i_14_n_40\
    );
\xa1_2_fu_338[45]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(31),
      I1 => sub_ln378_fu_2412_p20_out(30),
      O => \xa1_2_fu_338[45]_i_15_n_40\
    );
\xa1_2_fu_338[45]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sub_ln378_fu_2412_p20_out(31),
      I1 => sub_ln378_fu_2412_p20_out(29),
      O => \xa1_2_fu_338[45]_i_16_n_40\
    );
\xa1_2_fu_338[45]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(44),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[45]_i_2_n_40\
    );
\xa1_2_fu_338[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(43),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[45]_i_3_n_40\
    );
\xa1_2_fu_338[45]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(42),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[45]_i_4_n_40\
    );
\xa1_2_fu_338[45]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(41),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[45]_i_5_n_40\
    );
\xa1_2_fu_338[45]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(40),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[45]_i_6_n_40\
    );
\xa1_2_fu_338[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(7),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_2_n_40\
    );
\xa1_2_fu_338[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(6),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_3_n_40\
    );
\xa1_2_fu_338[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(5),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_4_n_40\
    );
\xa1_2_fu_338[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(4),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_5_n_40\
    );
\xa1_2_fu_338[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(3),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_6_n_40\
    );
\xa1_2_fu_338[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(2),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_7_n_40\
    );
\xa1_2_fu_338[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(1),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_8_n_40\
    );
\xa1_2_fu_338[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => xa1_2_fu_338(0),
      I1 => ap_CS_fsm_state23,
      O => \xa1_2_fu_338[7]_i_9_n_40\
    );
\xa1_2_fu_338_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_132,
      Q => xa1_2_fu_338(0),
      R => '0'
    );
\xa1_2_fu_338_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_122,
      Q => xa1_2_fu_338(10),
      R => '0'
    );
\xa1_2_fu_338_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_121,
      Q => xa1_2_fu_338(11),
      R => '0'
    );
\xa1_2_fu_338_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_120,
      Q => xa1_2_fu_338(12),
      R => '0'
    );
\xa1_2_fu_338_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_119,
      Q => xa1_2_fu_338(13),
      R => '0'
    );
\xa1_2_fu_338_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_118,
      Q => xa1_2_fu_338(14),
      R => '0'
    );
\xa1_2_fu_338_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_117,
      Q => xa1_2_fu_338(15),
      R => '0'
    );
\xa1_2_fu_338_reg[15]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[15]_i_18_n_40\,
      CO(6) => \xa1_2_fu_338_reg[15]_i_18_n_41\,
      CO(5) => \xa1_2_fu_338_reg[15]_i_18_n_42\,
      CO(4) => \xa1_2_fu_338_reg[15]_i_18_n_43\,
      CO(3) => \xa1_2_fu_338_reg[15]_i_18_n_44\,
      CO(2) => \xa1_2_fu_338_reg[15]_i_18_n_45\,
      CO(1) => \xa1_2_fu_338_reg[15]_i_18_n_46\,
      CO(0) => \xa1_2_fu_338_reg[15]_i_18_n_47\,
      DI(7 downto 3) => sub_ln378_fu_2412_p20_out(4 downto 0),
      DI(2) => '0',
      DI(1) => \xa1_2_fu_338[15]_i_19_n_40\,
      DI(0) => '0',
      O(7 downto 1) => sext_ln333_fu_2450_p1(8 downto 2),
      O(0) => \NLW_xa1_2_fu_338_reg[15]_i_18_O_UNCONNECTED\(0),
      S(7) => \xa1_2_fu_338[15]_i_20_n_40\,
      S(6) => \xa1_2_fu_338[15]_i_21_n_40\,
      S(5) => \xa1_2_fu_338[15]_i_22_n_40\,
      S(4) => \xa1_2_fu_338[15]_i_23_n_40\,
      S(3) => \xa1_2_fu_338[15]_i_24_n_40\,
      S(2) => \xa1_2_fu_338[15]_i_25_n_40\,
      S(1) => sub_ln378_fu_2412_p20_out(0),
      S(0) => '0'
    );
\xa1_2_fu_338_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_116,
      Q => xa1_2_fu_338(16),
      R => '0'
    );
\xa1_2_fu_338_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_115,
      Q => xa1_2_fu_338(17),
      R => '0'
    );
\xa1_2_fu_338_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_114,
      Q => xa1_2_fu_338(18),
      R => '0'
    );
\xa1_2_fu_338_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_113,
      Q => xa1_2_fu_338(19),
      R => '0'
    );
\xa1_2_fu_338_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_131,
      Q => xa1_2_fu_338(1),
      R => '0'
    );
\xa1_2_fu_338_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_112,
      Q => xa1_2_fu_338(20),
      R => '0'
    );
\xa1_2_fu_338_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_111,
      Q => xa1_2_fu_338(21),
      R => '0'
    );
\xa1_2_fu_338_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_110,
      Q => xa1_2_fu_338(22),
      R => '0'
    );
\xa1_2_fu_338_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_109,
      Q => xa1_2_fu_338(23),
      R => '0'
    );
\xa1_2_fu_338_reg[23]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[15]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[23]_i_18_n_40\,
      CO(6) => \xa1_2_fu_338_reg[23]_i_18_n_41\,
      CO(5) => \xa1_2_fu_338_reg[23]_i_18_n_42\,
      CO(4) => \xa1_2_fu_338_reg[23]_i_18_n_43\,
      CO(3) => \xa1_2_fu_338_reg[23]_i_18_n_44\,
      CO(2) => \xa1_2_fu_338_reg[23]_i_18_n_45\,
      CO(1) => \xa1_2_fu_338_reg[23]_i_18_n_46\,
      CO(0) => \xa1_2_fu_338_reg[23]_i_18_n_47\,
      DI(7 downto 0) => sub_ln378_fu_2412_p20_out(12 downto 5),
      O(7 downto 0) => sext_ln333_fu_2450_p1(16 downto 9),
      S(7) => \xa1_2_fu_338[23]_i_19_n_40\,
      S(6) => \xa1_2_fu_338[23]_i_20_n_40\,
      S(5) => \xa1_2_fu_338[23]_i_21_n_40\,
      S(4) => \xa1_2_fu_338[23]_i_22_n_40\,
      S(3) => \xa1_2_fu_338[23]_i_23_n_40\,
      S(2) => \xa1_2_fu_338[23]_i_24_n_40\,
      S(1) => \xa1_2_fu_338[23]_i_25_n_40\,
      S(0) => \xa1_2_fu_338[23]_i_26_n_40\
    );
\xa1_2_fu_338_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_108,
      Q => xa1_2_fu_338(24),
      R => '0'
    );
\xa1_2_fu_338_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_107,
      Q => xa1_2_fu_338(25),
      R => '0'
    );
\xa1_2_fu_338_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_106,
      Q => xa1_2_fu_338(26),
      R => '0'
    );
\xa1_2_fu_338_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_105,
      Q => xa1_2_fu_338(27),
      R => '0'
    );
\xa1_2_fu_338_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_104,
      Q => xa1_2_fu_338(28),
      R => '0'
    );
\xa1_2_fu_338_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_103,
      Q => xa1_2_fu_338(29),
      R => '0'
    );
\xa1_2_fu_338_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_130,
      Q => xa1_2_fu_338(2),
      R => '0'
    );
\xa1_2_fu_338_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_102,
      Q => xa1_2_fu_338(30),
      R => '0'
    );
\xa1_2_fu_338_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_101,
      Q => xa1_2_fu_338(31),
      R => '0'
    );
\xa1_2_fu_338_reg[31]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[23]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[31]_i_18_n_40\,
      CO(6) => \xa1_2_fu_338_reg[31]_i_18_n_41\,
      CO(5) => \xa1_2_fu_338_reg[31]_i_18_n_42\,
      CO(4) => \xa1_2_fu_338_reg[31]_i_18_n_43\,
      CO(3) => \xa1_2_fu_338_reg[31]_i_18_n_44\,
      CO(2) => \xa1_2_fu_338_reg[31]_i_18_n_45\,
      CO(1) => \xa1_2_fu_338_reg[31]_i_18_n_46\,
      CO(0) => \xa1_2_fu_338_reg[31]_i_18_n_47\,
      DI(7 downto 0) => sub_ln378_fu_2412_p20_out(20 downto 13),
      O(7 downto 0) => sext_ln333_fu_2450_p1(24 downto 17),
      S(7) => \xa1_2_fu_338[31]_i_19_n_40\,
      S(6) => \xa1_2_fu_338[31]_i_20_n_40\,
      S(5) => \xa1_2_fu_338[31]_i_21_n_40\,
      S(4) => \xa1_2_fu_338[31]_i_22_n_40\,
      S(3) => \xa1_2_fu_338[31]_i_23_n_40\,
      S(2) => \xa1_2_fu_338[31]_i_24_n_40\,
      S(1) => \xa1_2_fu_338[31]_i_25_n_40\,
      S(0) => \xa1_2_fu_338[31]_i_26_n_40\
    );
\xa1_2_fu_338_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_100,
      Q => xa1_2_fu_338(32),
      R => '0'
    );
\xa1_2_fu_338_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_99,
      Q => xa1_2_fu_338(33),
      R => '0'
    );
\xa1_2_fu_338_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_98,
      Q => xa1_2_fu_338(34),
      R => '0'
    );
\xa1_2_fu_338_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_97,
      Q => xa1_2_fu_338(35),
      R => '0'
    );
\xa1_2_fu_338_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_96,
      Q => xa1_2_fu_338(36),
      R => '0'
    );
\xa1_2_fu_338_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_95,
      Q => xa1_2_fu_338(37),
      R => '0'
    );
\xa1_2_fu_338_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_94,
      Q => xa1_2_fu_338(38),
      R => '0'
    );
\xa1_2_fu_338_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_93,
      Q => xa1_2_fu_338(39),
      R => '0'
    );
\xa1_2_fu_338_reg[39]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[31]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \xa1_2_fu_338_reg[39]_i_18_n_40\,
      CO(6) => \xa1_2_fu_338_reg[39]_i_18_n_41\,
      CO(5) => \xa1_2_fu_338_reg[39]_i_18_n_42\,
      CO(4) => \xa1_2_fu_338_reg[39]_i_18_n_43\,
      CO(3) => \xa1_2_fu_338_reg[39]_i_18_n_44\,
      CO(2) => \xa1_2_fu_338_reg[39]_i_18_n_45\,
      CO(1) => \xa1_2_fu_338_reg[39]_i_18_n_46\,
      CO(0) => \xa1_2_fu_338_reg[39]_i_18_n_47\,
      DI(7 downto 0) => sub_ln378_fu_2412_p20_out(28 downto 21),
      O(7 downto 0) => sext_ln333_fu_2450_p1(32 downto 25),
      S(7) => \xa1_2_fu_338[39]_i_19_n_40\,
      S(6) => \xa1_2_fu_338[39]_i_20_n_40\,
      S(5) => \xa1_2_fu_338[39]_i_21_n_40\,
      S(4) => \xa1_2_fu_338[39]_i_22_n_40\,
      S(3) => \xa1_2_fu_338[39]_i_23_n_40\,
      S(2) => \xa1_2_fu_338[39]_i_24_n_40\,
      S(1) => \xa1_2_fu_338[39]_i_25_n_40\,
      S(0) => \xa1_2_fu_338[39]_i_26_n_40\
    );
\xa1_2_fu_338_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_129,
      Q => xa1_2_fu_338(3),
      R => '0'
    );
\xa1_2_fu_338_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_92,
      Q => xa1_2_fu_338(40),
      R => '0'
    );
\xa1_2_fu_338_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_91,
      Q => xa1_2_fu_338(41),
      R => '0'
    );
\xa1_2_fu_338_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_90,
      Q => xa1_2_fu_338(42),
      R => '0'
    );
\xa1_2_fu_338_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_89,
      Q => xa1_2_fu_338(43),
      R => '0'
    );
\xa1_2_fu_338_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_88,
      Q => xa1_2_fu_338(44),
      R => '0'
    );
\xa1_2_fu_338_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_87,
      Q => xa1_2_fu_338(45),
      R => '0'
    );
\xa1_2_fu_338_reg[45]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \xa1_2_fu_338_reg[39]_i_18_n_40\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xa1_2_fu_338_reg[45]_i_13_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xa1_2_fu_338_reg[45]_i_13_n_45\,
      CO(1) => \xa1_2_fu_338_reg[45]_i_13_n_46\,
      CO(0) => \xa1_2_fu_338_reg[45]_i_13_n_47\,
      DI(7 downto 3) => B"00000",
      DI(2) => sub_ln378_fu_2412_p20_out(30),
      DI(1) => sub_ln378_fu_2412_p20_out(31),
      DI(0) => sub_ln378_fu_2412_p20_out(29),
      O(7 downto 4) => \NLW_xa1_2_fu_338_reg[45]_i_13_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln333_fu_2450_p1(36 downto 33),
      S(7 downto 3) => B"00001",
      S(2) => \xa1_2_fu_338[45]_i_14_n_40\,
      S(1) => \xa1_2_fu_338[45]_i_15_n_40\,
      S(0) => \xa1_2_fu_338[45]_i_16_n_40\
    );
\xa1_2_fu_338_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_128,
      Q => xa1_2_fu_338(4),
      R => '0'
    );
\xa1_2_fu_338_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_127,
      Q => xa1_2_fu_338(5),
      R => '0'
    );
\xa1_2_fu_338_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_126,
      Q => xa1_2_fu_338(6),
      R => '0'
    );
\xa1_2_fu_338_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_125,
      Q => xa1_2_fu_338(7),
      R => '0'
    );
\xa1_2_fu_338_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_124,
      Q => xa1_2_fu_338(8),
      R => '0'
    );
\xa1_2_fu_338_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U63_n_123,
      Q => xa1_2_fu_338(9),
      R => '0'
    );
\xa2_2_fu_334_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_60,
      Q => \xa2_2_fu_334_reg_n_40_[0]\,
      R => '0'
    );
\xa2_2_fu_334_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_66,
      Q => \^xa2_2_fu_334_reg[35]_0\(8),
      R => '0'
    );
\xa2_2_fu_334_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_65,
      Q => \^xa2_2_fu_334_reg[35]_0\(9),
      R => '0'
    );
\xa2_2_fu_334_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_64,
      Q => \^xa2_2_fu_334_reg[35]_0\(10),
      R => '0'
    );
\xa2_2_fu_334_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_63,
      Q => \^xa2_2_fu_334_reg[35]_0\(11),
      R => '0'
    );
\xa2_2_fu_334_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_62,
      Q => \^xa2_2_fu_334_reg[35]_0\(12),
      R => '0'
    );
\xa2_2_fu_334_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_61,
      Q => \^xa2_2_fu_334_reg[35]_0\(13),
      R => '0'
    );
\xa2_2_fu_334_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_76,
      Q => \^xa2_2_fu_334_reg[35]_0\(14),
      R => '0'
    );
\xa2_2_fu_334_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_75,
      Q => \^xa2_2_fu_334_reg[35]_0\(15),
      R => '0'
    );
\xa2_2_fu_334_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_74,
      Q => \^xa2_2_fu_334_reg[35]_0\(16),
      R => '0'
    );
\xa2_2_fu_334_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_73,
      Q => \^xa2_2_fu_334_reg[35]_0\(17),
      R => '0'
    );
\xa2_2_fu_334_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_59,
      Q => \xa2_2_fu_334_reg_n_40_[1]\,
      R => '0'
    );
\xa2_2_fu_334_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_72,
      Q => \^xa2_2_fu_334_reg[35]_0\(18),
      R => '0'
    );
\xa2_2_fu_334_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_71,
      Q => \^xa2_2_fu_334_reg[35]_0\(19),
      R => '0'
    );
\xa2_2_fu_334_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_70,
      Q => \^xa2_2_fu_334_reg[35]_0\(20),
      R => '0'
    );
\xa2_2_fu_334_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_69,
      Q => \^xa2_2_fu_334_reg[35]_0\(21),
      R => '0'
    );
\xa2_2_fu_334_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_84,
      Q => \^xa2_2_fu_334_reg[35]_0\(22),
      R => '0'
    );
\xa2_2_fu_334_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_83,
      Q => \^xa2_2_fu_334_reg[35]_0\(23),
      R => '0'
    );
\xa2_2_fu_334_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_82,
      Q => \^xa2_2_fu_334_reg[35]_0\(24),
      R => '0'
    );
\xa2_2_fu_334_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_81,
      Q => \^xa2_2_fu_334_reg[35]_0\(25),
      R => '0'
    );
\xa2_2_fu_334_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_80,
      Q => \^xa2_2_fu_334_reg[35]_0\(26),
      R => '0'
    );
\xa2_2_fu_334_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_79,
      Q => \^xa2_2_fu_334_reg[35]_0\(27),
      R => '0'
    );
\xa2_2_fu_334_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_58,
      Q => \^xa2_2_fu_334_reg[35]_0\(0),
      R => '0'
    );
\xa2_2_fu_334_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_78,
      Q => \^xa2_2_fu_334_reg[35]_0\(28),
      R => '0'
    );
\xa2_2_fu_334_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_77,
      Q => \^xa2_2_fu_334_reg[35]_0\(29),
      R => '0'
    );
\xa2_2_fu_334_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_92,
      Q => \^xa2_2_fu_334_reg[35]_0\(30),
      R => '0'
    );
\xa2_2_fu_334_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_91,
      Q => \^xa2_2_fu_334_reg[35]_0\(31),
      R => '0'
    );
\xa2_2_fu_334_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_90,
      Q => \^xa2_2_fu_334_reg[35]_0\(32),
      R => '0'
    );
\xa2_2_fu_334_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_89,
      Q => \^xa2_2_fu_334_reg[35]_0\(33),
      R => '0'
    );
\xa2_2_fu_334_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_88,
      Q => xa2_2_fu_334_reg(36),
      R => '0'
    );
\xa2_2_fu_334_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_87,
      Q => xa2_2_fu_334_reg(37),
      R => '0'
    );
\xa2_2_fu_334_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_86,
      Q => xa2_2_fu_334_reg(38),
      R => '0'
    );
\xa2_2_fu_334_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_85,
      Q => xa2_2_fu_334_reg(39),
      R => '0'
    );
\xa2_2_fu_334_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_57,
      Q => \^xa2_2_fu_334_reg[35]_0\(1),
      R => '0'
    );
\xa2_2_fu_334_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_98,
      Q => xa2_2_fu_334_reg(40),
      R => '0'
    );
\xa2_2_fu_334_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_97,
      Q => xa2_2_fu_334_reg(41),
      R => '0'
    );
\xa2_2_fu_334_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_96,
      Q => xa2_2_fu_334_reg(42),
      R => '0'
    );
\xa2_2_fu_334_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_95,
      Q => xa2_2_fu_334_reg(43),
      R => '0'
    );
\xa2_2_fu_334_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_94,
      Q => xa2_2_fu_334_reg(44),
      R => '0'
    );
\xa2_2_fu_334_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_93,
      Q => xa2_2_fu_334_reg(45),
      R => '0'
    );
\xa2_2_fu_334_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_56,
      Q => \^xa2_2_fu_334_reg[35]_0\(2),
      R => '0'
    );
\xa2_2_fu_334_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_55,
      Q => \^xa2_2_fu_334_reg[35]_0\(3),
      R => '0'
    );
\xa2_2_fu_334_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_54,
      Q => \^xa2_2_fu_334_reg[35]_0\(4),
      R => '0'
    );
\xa2_2_fu_334_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_53,
      Q => \^xa2_2_fu_334_reg[35]_0\(5),
      R => '0'
    );
\xa2_2_fu_334_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_68,
      Q => \^xa2_2_fu_334_reg[35]_0\(6),
      R => '0'
    );
\xa2_2_fu_334_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xa2_2_fu_334,
      D => mul_15s_32s_47_1_1_U64_n_67,
      Q => \^xa2_2_fu_334_reg[35]_0\(7),
      R => '0'
    );
\xout1[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => xa1_2_fu_338(38),
      O => \xout1[27]_i_2_n_40\
    );
\xout1[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(40),
      I1 => xa1_2_fu_338(41),
      O => \xout1[27]_i_3_n_40\
    );
\xout1[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(39),
      I1 => xa1_2_fu_338(40),
      O => \xout1[27]_i_4_n_40\
    );
\xout1[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(38),
      I1 => xa1_2_fu_338(39),
      O => \xout1[27]_i_5_n_40\
    );
\xout1[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(44),
      I1 => xa1_2_fu_338(45),
      O => \xout1[31]_i_2_n_40\
    );
\xout1[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(43),
      I1 => xa1_2_fu_338(44),
      O => \xout1[31]_i_3_n_40\
    );
\xout1[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(42),
      I1 => xa1_2_fu_338(43),
      O => \xout1[31]_i_4_n_40\
    );
\xout1[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa1_2_fu_338(41),
      I1 => xa1_2_fu_338(42),
      O => \xout1[31]_i_5_n_40\
    );
\xout1[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(1),
      I1 => grp_decode_fu_519_xout2_ap_vld,
      I2 => sext_ln386_fu_2454_p1(1),
      O => grp_fu_667_p0(1)
    );
\xout1[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(0),
      I1 => grp_decode_fu_519_xout2_ap_vld,
      I2 => sext_ln386_fu_2454_p1(0),
      O => grp_fu_667_p0(0)
    );
\xout1[3]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sext_ln386_fu_2454_p1(1),
      I1 => grp_decode_fu_519_xout2_ap_vld,
      I2 => q0(1),
      I3 => xa1_2_fu_338(3),
      O => \xout1[3]_i_19_n_40\
    );
\xout1[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sext_ln386_fu_2454_p1(0),
      I1 => grp_decode_fu_519_xout2_ap_vld,
      I2 => q0(0),
      I3 => xa1_2_fu_338(2),
      O => \xout1[3]_i_20_n_40\
    );
\xout2[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(40),
      I1 => xa2_2_fu_334_reg(41),
      O => \xout2[27]_i_3_n_40\
    );
\xout2[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(39),
      I1 => xa2_2_fu_334_reg(40),
      O => \xout2[27]_i_4_n_40\
    );
\xout2[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(38),
      I1 => xa2_2_fu_334_reg(39),
      O => \xout2[27]_i_5_n_40\
    );
\xout2[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(37),
      I1 => xa2_2_fu_334_reg(38),
      O => \xout2[27]_i_6_n_40\
    );
\xout2[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(36),
      I1 => xa2_2_fu_334_reg(37),
      O => \xout2[27]_i_7_n_40\
    );
\xout2[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(36),
      I1 => DI(2),
      O => \xout2[27]_i_8_n_40\
    );
\xout2[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_decode_fu_519_xout2_ap_vld,
      I1 => \q0_reg[10]\(5),
      O => \ap_CS_fsm_reg[25]_0\(0)
    );
\xout2[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(44),
      I1 => xa2_2_fu_334_reg(45),
      O => \xout2[31]_i_3_n_40\
    );
\xout2[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(43),
      I1 => xa2_2_fu_334_reg(44),
      O => \xout2[31]_i_4_n_40\
    );
\xout2[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(42),
      I1 => xa2_2_fu_334_reg(43),
      O => \xout2[31]_i_5_n_40\
    );
\xout2[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => xa2_2_fu_334_reg(41),
      I1 => xa2_2_fu_334_reg(42),
      O => \xout2[31]_i_6_n_40\
    );
\xout2_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \xout2_reg[27]_i_1_n_40\,
      CO(6) => \xout2_reg[27]_i_1_n_41\,
      CO(5) => \xout2_reg[27]_i_1_n_42\,
      CO(4) => \xout2_reg[27]_i_1_n_43\,
      CO(3) => \xout2_reg[27]_i_1_n_44\,
      CO(2) => \xout2_reg[27]_i_1_n_45\,
      CO(1) => \xout2_reg[27]_i_1_n_46\,
      CO(0) => \xout2_reg[27]_i_1_n_47\,
      DI(7 downto 3) => xa2_2_fu_334_reg(40 downto 36),
      DI(2 downto 0) => DI(2 downto 0),
      O(7 downto 0) => \xa2_2_fu_334_reg[43]_0\(7 downto 0),
      S(7) => \xout2[27]_i_3_n_40\,
      S(6) => \xout2[27]_i_4_n_40\,
      S(5) => \xout2[27]_i_5_n_40\,
      S(4) => \xout2[27]_i_6_n_40\,
      S(3) => \xout2[27]_i_7_n_40\,
      S(2) => \xout2[27]_i_8_n_40\,
      S(1 downto 0) => \xout2_reg[27]\(1 downto 0)
    );
\xout2_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \xout2_reg[27]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_xout2_reg[31]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \xout2_reg[31]_i_2_n_45\,
      CO(1) => \xout2_reg[31]_i_2_n_46\,
      CO(0) => \xout2_reg[31]_i_2_n_47\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => xa2_2_fu_334_reg(43 downto 41),
      O(7 downto 4) => \NLW_xout2_reg[31]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => \xa2_2_fu_334_reg[43]_0\(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \xout2[31]_i_3_n_40\,
      S(2) => \xout2[31]_i_4_n_40\,
      S(1) => \xout2[31]_i_5_n_40\,
      S(0) => \xout2[31]_i_6_n_40\
    );
\zl_6_fu_302_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_85,
      Q => \zl_6_fu_302_reg_n_40_[0]\,
      R => '0'
    );
\zl_6_fu_302_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_75,
      Q => \zl_6_fu_302_reg_n_40_[10]\,
      R => '0'
    );
\zl_6_fu_302_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_74,
      Q => \zl_6_fu_302_reg_n_40_[11]\,
      R => '0'
    );
\zl_6_fu_302_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_73,
      Q => \zl_6_fu_302_reg_n_40_[12]\,
      R => '0'
    );
\zl_6_fu_302_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_72,
      Q => \zl_6_fu_302_reg_n_40_[13]\,
      R => '0'
    );
\zl_6_fu_302_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_71,
      Q => trunc_ln_fu_1075_p4(0),
      R => '0'
    );
\zl_6_fu_302_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_70,
      Q => trunc_ln_fu_1075_p4(1),
      R => '0'
    );
\zl_6_fu_302_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_69,
      Q => trunc_ln_fu_1075_p4(2),
      R => '0'
    );
\zl_6_fu_302_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_68,
      Q => trunc_ln_fu_1075_p4(3),
      R => '0'
    );
\zl_6_fu_302_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_67,
      Q => trunc_ln_fu_1075_p4(4),
      R => '0'
    );
\zl_6_fu_302_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_66,
      Q => trunc_ln_fu_1075_p4(5),
      R => '0'
    );
\zl_6_fu_302_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_84,
      Q => \zl_6_fu_302_reg_n_40_[1]\,
      R => '0'
    );
\zl_6_fu_302_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_65,
      Q => trunc_ln_fu_1075_p4(6),
      R => '0'
    );
\zl_6_fu_302_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_64,
      Q => trunc_ln_fu_1075_p4(7),
      R => '0'
    );
\zl_6_fu_302_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_63,
      Q => trunc_ln_fu_1075_p4(8),
      R => '0'
    );
\zl_6_fu_302_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_62,
      Q => trunc_ln_fu_1075_p4(9),
      R => '0'
    );
\zl_6_fu_302_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_61,
      Q => trunc_ln_fu_1075_p4(10),
      R => '0'
    );
\zl_6_fu_302_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_60,
      Q => trunc_ln_fu_1075_p4(11),
      R => '0'
    );
\zl_6_fu_302_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_59,
      Q => trunc_ln_fu_1075_p4(12),
      R => '0'
    );
\zl_6_fu_302_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_58,
      Q => trunc_ln_fu_1075_p4(13),
      R => '0'
    );
\zl_6_fu_302_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_57,
      Q => trunc_ln_fu_1075_p4(14),
      R => '0'
    );
\zl_6_fu_302_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_56,
      Q => trunc_ln_fu_1075_p4(15),
      R => '0'
    );
\zl_6_fu_302_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_83,
      Q => \zl_6_fu_302_reg_n_40_[2]\,
      R => '0'
    );
\zl_6_fu_302_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_55,
      Q => trunc_ln_fu_1075_p4(16),
      R => '0'
    );
\zl_6_fu_302_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_54,
      Q => trunc_ln_fu_1075_p4(17),
      R => '0'
    );
\zl_6_fu_302_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_53,
      Q => trunc_ln_fu_1075_p4(18),
      R => '0'
    );
\zl_6_fu_302_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_52,
      Q => trunc_ln_fu_1075_p4(19),
      R => '0'
    );
\zl_6_fu_302_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_51,
      Q => trunc_ln_fu_1075_p4(20),
      R => '0'
    );
\zl_6_fu_302_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_50,
      Q => trunc_ln_fu_1075_p4(21),
      R => '0'
    );
\zl_6_fu_302_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_49,
      Q => trunc_ln_fu_1075_p4(22),
      R => '0'
    );
\zl_6_fu_302_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_48,
      Q => trunc_ln_fu_1075_p4(23),
      R => '0'
    );
\zl_6_fu_302_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_47,
      Q => trunc_ln_fu_1075_p4(24),
      R => '0'
    );
\zl_6_fu_302_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_46,
      Q => trunc_ln_fu_1075_p4(25),
      R => '0'
    );
\zl_6_fu_302_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_82,
      Q => \zl_6_fu_302_reg_n_40_[3]\,
      R => '0'
    );
\zl_6_fu_302_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_45,
      Q => trunc_ln_fu_1075_p4(26),
      R => '0'
    );
\zl_6_fu_302_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_44,
      Q => trunc_ln_fu_1075_p4(27),
      R => '0'
    );
\zl_6_fu_302_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_43,
      Q => trunc_ln_fu_1075_p4(28),
      R => '0'
    );
\zl_6_fu_302_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_42,
      Q => trunc_ln_fu_1075_p4(29),
      R => '0'
    );
\zl_6_fu_302_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_41,
      Q => trunc_ln_fu_1075_p4(30),
      R => '0'
    );
\zl_6_fu_302_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_40,
      Q => trunc_ln_fu_1075_p4(31),
      R => '0'
    );
\zl_6_fu_302_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_81,
      Q => \zl_6_fu_302_reg_n_40_[4]\,
      R => '0'
    );
\zl_6_fu_302_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_80,
      Q => \zl_6_fu_302_reg_n_40_[5]\,
      R => '0'
    );
\zl_6_fu_302_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_79,
      Q => \zl_6_fu_302_reg_n_40_[6]\,
      R => '0'
    );
\zl_6_fu_302_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_78,
      Q => \zl_6_fu_302_reg_n_40_[7]\,
      R => '0'
    );
\zl_6_fu_302_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_77,
      Q => \zl_6_fu_302_reg_n_40_[8]\,
      R => '0'
    );
\zl_6_fu_302_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__0_n_40\,
      D => mul_16s_32s_48_1_1_U66_n_76,
      Q => \zl_6_fu_302_reg_n_40_[9]\,
      R => '0'
    );
\zl_9_fu_318_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_85,
      Q => \zl_9_fu_318_reg_n_40_[0]\,
      R => '0'
    );
\zl_9_fu_318_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_75,
      Q => \zl_9_fu_318_reg_n_40_[10]\,
      R => '0'
    );
\zl_9_fu_318_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_74,
      Q => \zl_9_fu_318_reg_n_40_[11]\,
      R => '0'
    );
\zl_9_fu_318_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_73,
      Q => \zl_9_fu_318_reg_n_40_[12]\,
      R => '0'
    );
\zl_9_fu_318_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_72,
      Q => \zl_9_fu_318_reg_n_40_[13]\,
      R => '0'
    );
\zl_9_fu_318_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_71,
      Q => trunc_ln469_2_fu_1830_p4(0),
      R => '0'
    );
\zl_9_fu_318_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_70,
      Q => trunc_ln469_2_fu_1830_p4(1),
      R => '0'
    );
\zl_9_fu_318_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_69,
      Q => trunc_ln469_2_fu_1830_p4(2),
      R => '0'
    );
\zl_9_fu_318_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_68,
      Q => trunc_ln469_2_fu_1830_p4(3),
      R => '0'
    );
\zl_9_fu_318_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_67,
      Q => trunc_ln469_2_fu_1830_p4(4),
      R => '0'
    );
\zl_9_fu_318_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_66,
      Q => trunc_ln469_2_fu_1830_p4(5),
      R => '0'
    );
\zl_9_fu_318_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_84,
      Q => \zl_9_fu_318_reg_n_40_[1]\,
      R => '0'
    );
\zl_9_fu_318_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_65,
      Q => trunc_ln469_2_fu_1830_p4(6),
      R => '0'
    );
\zl_9_fu_318_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_64,
      Q => trunc_ln469_2_fu_1830_p4(7),
      R => '0'
    );
\zl_9_fu_318_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_63,
      Q => trunc_ln469_2_fu_1830_p4(8),
      R => '0'
    );
\zl_9_fu_318_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_62,
      Q => trunc_ln469_2_fu_1830_p4(9),
      R => '0'
    );
\zl_9_fu_318_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_61,
      Q => trunc_ln469_2_fu_1830_p4(10),
      R => '0'
    );
\zl_9_fu_318_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_60,
      Q => trunc_ln469_2_fu_1830_p4(11),
      R => '0'
    );
\zl_9_fu_318_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_59,
      Q => trunc_ln469_2_fu_1830_p4(12),
      R => '0'
    );
\zl_9_fu_318_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_58,
      Q => trunc_ln469_2_fu_1830_p4(13),
      R => '0'
    );
\zl_9_fu_318_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_57,
      Q => trunc_ln469_2_fu_1830_p4(14),
      R => '0'
    );
\zl_9_fu_318_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_56,
      Q => trunc_ln469_2_fu_1830_p4(15),
      R => '0'
    );
\zl_9_fu_318_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_83,
      Q => \zl_9_fu_318_reg_n_40_[2]\,
      R => '0'
    );
\zl_9_fu_318_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_55,
      Q => trunc_ln469_2_fu_1830_p4(16),
      R => '0'
    );
\zl_9_fu_318_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_54,
      Q => trunc_ln469_2_fu_1830_p4(17),
      R => '0'
    );
\zl_9_fu_318_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_53,
      Q => trunc_ln469_2_fu_1830_p4(18),
      R => '0'
    );
\zl_9_fu_318_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_52,
      Q => trunc_ln469_2_fu_1830_p4(19),
      R => '0'
    );
\zl_9_fu_318_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_51,
      Q => trunc_ln469_2_fu_1830_p4(20),
      R => '0'
    );
\zl_9_fu_318_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_50,
      Q => trunc_ln469_2_fu_1830_p4(21),
      R => '0'
    );
\zl_9_fu_318_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_49,
      Q => trunc_ln469_2_fu_1830_p4(22),
      R => '0'
    );
\zl_9_fu_318_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_48,
      Q => trunc_ln469_2_fu_1830_p4(23),
      R => '0'
    );
\zl_9_fu_318_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_47,
      Q => trunc_ln469_2_fu_1830_p4(24),
      R => '0'
    );
\zl_9_fu_318_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_46,
      Q => trunc_ln469_2_fu_1830_p4(25),
      R => '0'
    );
\zl_9_fu_318_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_82,
      Q => \zl_9_fu_318_reg_n_40_[3]\,
      R => '0'
    );
\zl_9_fu_318_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_45,
      Q => trunc_ln469_2_fu_1830_p4(26),
      R => '0'
    );
\zl_9_fu_318_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_44,
      Q => trunc_ln469_2_fu_1830_p4(27),
      R => '0'
    );
\zl_9_fu_318_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_43,
      Q => trunc_ln469_2_fu_1830_p4(28),
      R => '0'
    );
\zl_9_fu_318_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_42,
      Q => trunc_ln469_2_fu_1830_p4(29),
      R => '0'
    );
\zl_9_fu_318_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_41,
      Q => trunc_ln469_2_fu_1830_p4(30),
      R => '0'
    );
\zl_9_fu_318_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_40,
      Q => trunc_ln469_2_fu_1830_p4(31),
      R => '0'
    );
\zl_9_fu_318_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_81,
      Q => \zl_9_fu_318_reg_n_40_[4]\,
      R => '0'
    );
\zl_9_fu_318_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_80,
      Q => \zl_9_fu_318_reg_n_40_[5]\,
      R => '0'
    );
\zl_9_fu_318_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_79,
      Q => \zl_9_fu_318_reg_n_40_[6]\,
      R => '0'
    );
\zl_9_fu_318_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_78,
      Q => \zl_9_fu_318_reg_n_40_[7]\,
      R => '0'
    );
\zl_9_fu_318_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_77,
      Q => \zl_9_fu_318_reg_n_40_[8]\,
      R => '0'
    );
\zl_9_fu_318_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[13]_i_1__0_n_40\,
      D => mul_14s_32s_46_1_1_U62_n_76,
      Q => \zl_9_fu_318_reg_n_40_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main_encode is
  port (
    CEB2 : out STD_LOGIC;
    \trunc_ln225_reg_1124_reg[3]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \add_ln314_reg_3339_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[31]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CEA2 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \idx_fu_330_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[31]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_fu_330_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[22]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln317_reg_3380_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \add_ln290_reg_3221_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \trunc_ln_reg_3201_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \delay_dhx_load_5_reg_3433_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \trunc_ln522_1_reg_3355_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \apl1_reg_3279_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \apl2_reg_3273_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \trunc_ln_reg_3201_reg[0]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \apl1_4_reg_3422_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \apl2_3_reg_3416_reg[14]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \trunc_ln522_1_reg_3355_reg[0]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln314_reg_3339_reg[0]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \ap_CS_fsm_reg[18]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln285_reg_3114_reg[28]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \trunc_ln304_reg_3331_reg[28]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \ap_CS_fsm_reg[18]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[18]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[18]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[30]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[30]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[30]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    tqmf_ce1 : out STD_LOGIC;
    tqmf_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[32]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_dhx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[23]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[23]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[29]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    delay_dltx_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[33]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    delay_dltx_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[34]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    delay_dhx_ce1 : out STD_LOGIC;
    DINBDIN : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \reg_828_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[27]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    encoded_d0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \trunc_ln225_reg_1124_reg[5]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_ALU_INST_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \delay_dhx_load_3_reg_3428_reg[13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST_2 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_encode_fu_453_ap_start_reg : in STD_LOGIC;
    \sext_ln479_reg_3109_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \sext_ln479_2_reg_3370_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DOUTADOUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sext_ln477_reg_3104_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \sext_ln477_1_reg_3365_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sext_ln618_fu_2367_p1 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_3 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    DSP_A_B_DATA_INST_4 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_5 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_6 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DSP_A_B_DATA_INST_7 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \detl_reg[13]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \deth_reg[3]\ : in STD_LOGIC;
    \deth_reg[3]_0\ : in STD_LOGIC;
    \detl_reg[9]\ : in STD_LOGIC;
    \detl_reg[7]\ : in STD_LOGIC;
    \detl_reg[5]\ : in STD_LOGIC;
    \deth_reg[9]\ : in STD_LOGIC;
    \deth_reg[3]_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0_7_30_30_i_2 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ram_reg_0_7_30_30_i_2__0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \nbh_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sext_ln244_fu_875_p1 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \q0_reg[31]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    grp_decode_fu_519_ilb_table_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \i_25_fu_220_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \detl_reg[3]\ : in STD_LOGIC;
    \detl_reg[3]_0\ : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    \reg_817_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \delay_dltx_load_5_reg_3290_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \trunc_ln_reg_3201_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_828_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \delay_dhx_load_5_reg_3433_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main_encode : entity is "adpcm_main_encode";
end bd_0_hls_inst_0_adpcm_main_encode;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main_encode is
  signal \^cea2\ : STD_LOGIC;
  signal \^ceb2\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln243_1_fu_1040_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln269_fu_1051_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal add_ln278_fu_1196_p2 : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal add_ln290_fu_1639_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln290_reg_3221[15]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[31]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \^add_ln290_reg_3221_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln290_reg_3221_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln290_reg_3221_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal add_ln314_fu_2289_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \add_ln314_reg_3339[0]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_11_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_12_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_13_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_14_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_15_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_16_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_17_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_18_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_19_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_20_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_28_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_50_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_51_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_52_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_53_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_54_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_55_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_56_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_57_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_58_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_59_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_60_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_61_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_62_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_63_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_64_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_65_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_66_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_67_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_68_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_69_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_70_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_71_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_72_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_73_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_74_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_75_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_76_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_77_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_78_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_79_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_80_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_81_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[0]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_11_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_13_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_14_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_15_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_16_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_17_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_18_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_19_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_20_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_22_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_23_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_24_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_25_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_26_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_27_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_28_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_29_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_30_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_31_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_32_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_33_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_34_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_35_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_36_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_37_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339[1]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_36_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_36_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_36_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_36_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_36_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_36_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_37_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_38_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[0]_i_40_n_47\ : STD_LOGIC;
  signal \^add_ln314_reg_3339_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \add_ln314_reg_3339_reg[1]_i_12_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_12_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_21_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_2_n_47\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_41\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_42\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_43\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_44\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_45\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_46\ : STD_LOGIC;
  signal \add_ln314_reg_3339_reg[1]_i_3_n_47\ : STD_LOGIC;
  signal add_ln317_fu_2504_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln317_reg_3380[15]_i_10_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[15]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[23]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[31]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_2_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_3_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_4_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_5_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_6_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_7_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_8_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380[7]_i_9_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \^add_ln317_reg_3380_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln317_reg_3380_reg[31]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[31]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[31]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[31]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[31]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[31]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[31]_i_1_n_47\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \add_ln317_reg_3380_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal add_ln464_2_fu_2099_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln464_fu_1130_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln493_fu_1384_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln493_reg_3146 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ah1[0]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[10]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[10]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_11_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_12_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_13_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_14_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_15_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_16_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_17_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_18_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_19_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_20_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_21_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_22_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_23_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_24_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_25_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_26_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_27_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_28_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_5_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_6_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_7_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_8_n_40\ : STD_LOGIC;
  signal \ah1[11]_i_9_n_40\ : STD_LOGIC;
  signal \ah1[12]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[12]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[12]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[13]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[13]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[13]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[14]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[14]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[14]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_11_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_12_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_14_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_15_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_16_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_17_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_18_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_19_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_20_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_21_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_22_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_23_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_24_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_25_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_26_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_27_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_28_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_29_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_30_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_31_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_32_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_33_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_34_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_35_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_36_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_37_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_38_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_39_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_40_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_41_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_42_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_43_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_44_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_45_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_46_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_47_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_48_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_49_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_50_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_51_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_52_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_53_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_54_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_6_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_7_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_8_n_40\ : STD_LOGIC;
  signal \ah1[15]_i_9_n_40\ : STD_LOGIC;
  signal \ah1[1]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[1]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[2]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[2]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[3]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[3]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[4]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[4]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[5]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[5]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[5]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[6]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[6]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[6]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[7]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[7]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[7]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[8]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[8]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[8]_i_4_n_40\ : STD_LOGIC;
  signal \ah1[9]_i_2_n_40\ : STD_LOGIC;
  signal \ah1[9]_i_3_n_40\ : STD_LOGIC;
  signal \ah1[9]_i_4_n_40\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_40\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_41\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_42\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_43\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_44\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_45\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_46\ : STD_LOGIC;
  signal \ah1_reg[11]_i_10_n_47\ : STD_LOGIC;
  signal \ah1_reg[11]_i_2_n_45\ : STD_LOGIC;
  signal \ah1_reg[11]_i_2_n_46\ : STD_LOGIC;
  signal \ah1_reg[11]_i_2_n_47\ : STD_LOGIC;
  signal \ah1_reg[11]_i_3_n_47\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_40\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_41\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_42\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_43\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_44\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_45\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_46\ : STD_LOGIC;
  signal \ah1_reg[15]_i_10_n_47\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_40\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_41\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_42\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_43\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_44\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_45\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_46\ : STD_LOGIC;
  signal \ah1_reg[15]_i_13_n_47\ : STD_LOGIC;
  signal \ah1_reg[15]_i_4_n_47\ : STD_LOGIC;
  signal \ah1_reg[15]_i_5_n_47\ : STD_LOGIC;
  signal \al1[0]_i_2_n_40\ : STD_LOGIC;
  signal \al1[10]_i_2_n_40\ : STD_LOGIC;
  signal \al1[10]_i_3_n_40\ : STD_LOGIC;
  signal \al1[11]_i_2_n_40\ : STD_LOGIC;
  signal \al1[11]_i_3_n_40\ : STD_LOGIC;
  signal \al1[12]_i_2_n_40\ : STD_LOGIC;
  signal \al1[12]_i_3_n_40\ : STD_LOGIC;
  signal \al1[13]_i_2_n_40\ : STD_LOGIC;
  signal \al1[13]_i_3_n_40\ : STD_LOGIC;
  signal \al1[13]_i_4_n_40\ : STD_LOGIC;
  signal \al1[13]_i_5_n_40\ : STD_LOGIC;
  signal \al1[13]_i_6_n_40\ : STD_LOGIC;
  signal \al1[14]_i_2_n_40\ : STD_LOGIC;
  signal \al1[14]_i_3_n_40\ : STD_LOGIC;
  signal \al1[14]_i_4_n_40\ : STD_LOGIC;
  signal \al1[14]_i_5_n_40\ : STD_LOGIC;
  signal \al1[15]_i_10_n_40\ : STD_LOGIC;
  signal \al1[15]_i_12_n_40\ : STD_LOGIC;
  signal \al1[15]_i_13_n_40\ : STD_LOGIC;
  signal \al1[15]_i_14_n_40\ : STD_LOGIC;
  signal \al1[15]_i_15_n_40\ : STD_LOGIC;
  signal \al1[15]_i_16_n_40\ : STD_LOGIC;
  signal \al1[15]_i_17_n_40\ : STD_LOGIC;
  signal \al1[15]_i_18_n_40\ : STD_LOGIC;
  signal \al1[15]_i_19_n_40\ : STD_LOGIC;
  signal \al1[15]_i_20_n_40\ : STD_LOGIC;
  signal \al1[15]_i_21_n_40\ : STD_LOGIC;
  signal \al1[15]_i_22_n_40\ : STD_LOGIC;
  signal \al1[15]_i_23_n_40\ : STD_LOGIC;
  signal \al1[15]_i_24_n_40\ : STD_LOGIC;
  signal \al1[15]_i_25_n_40\ : STD_LOGIC;
  signal \al1[15]_i_26_n_40\ : STD_LOGIC;
  signal \al1[15]_i_27_n_40\ : STD_LOGIC;
  signal \al1[15]_i_28_n_40\ : STD_LOGIC;
  signal \al1[15]_i_29_n_40\ : STD_LOGIC;
  signal \al1[15]_i_30_n_40\ : STD_LOGIC;
  signal \al1[15]_i_31_n_40\ : STD_LOGIC;
  signal \al1[15]_i_32_n_40\ : STD_LOGIC;
  signal \al1[15]_i_33_n_40\ : STD_LOGIC;
  signal \al1[15]_i_34_n_40\ : STD_LOGIC;
  signal \al1[15]_i_35_n_40\ : STD_LOGIC;
  signal \al1[15]_i_36_n_40\ : STD_LOGIC;
  signal \al1[15]_i_37_n_40\ : STD_LOGIC;
  signal \al1[15]_i_38_n_40\ : STD_LOGIC;
  signal \al1[15]_i_39_n_40\ : STD_LOGIC;
  signal \al1[15]_i_3_n_40\ : STD_LOGIC;
  signal \al1[15]_i_40_n_40\ : STD_LOGIC;
  signal \al1[15]_i_41_n_40\ : STD_LOGIC;
  signal \al1[15]_i_42_n_40\ : STD_LOGIC;
  signal \al1[15]_i_43_n_40\ : STD_LOGIC;
  signal \al1[15]_i_44_n_40\ : STD_LOGIC;
  signal \al1[15]_i_45_n_40\ : STD_LOGIC;
  signal \al1[15]_i_46_n_40\ : STD_LOGIC;
  signal \al1[15]_i_47_n_40\ : STD_LOGIC;
  signal \al1[15]_i_48_n_40\ : STD_LOGIC;
  signal \al1[15]_i_49_n_40\ : STD_LOGIC;
  signal \al1[15]_i_50_n_40\ : STD_LOGIC;
  signal \al1[15]_i_51_n_40\ : STD_LOGIC;
  signal \al1[15]_i_52_n_40\ : STD_LOGIC;
  signal \al1[15]_i_53_n_40\ : STD_LOGIC;
  signal \al1[15]_i_6_n_40\ : STD_LOGIC;
  signal \al1[15]_i_7_n_40\ : STD_LOGIC;
  signal \al1[15]_i_9_n_40\ : STD_LOGIC;
  signal \al1[1]_i_2_n_40\ : STD_LOGIC;
  signal \al1[1]_i_3_n_40\ : STD_LOGIC;
  signal \al1[2]_i_2_n_40\ : STD_LOGIC;
  signal \al1[2]_i_3_n_40\ : STD_LOGIC;
  signal \al1[3]_i_2_n_40\ : STD_LOGIC;
  signal \al1[3]_i_3_n_40\ : STD_LOGIC;
  signal \al1[4]_i_2_n_40\ : STD_LOGIC;
  signal \al1[4]_i_3_n_40\ : STD_LOGIC;
  signal \al1[5]_i_2_n_40\ : STD_LOGIC;
  signal \al1[5]_i_3_n_40\ : STD_LOGIC;
  signal \al1[5]_i_4_n_40\ : STD_LOGIC;
  signal \al1[6]_i_2_n_40\ : STD_LOGIC;
  signal \al1[6]_i_3_n_40\ : STD_LOGIC;
  signal \al1[6]_i_4_n_40\ : STD_LOGIC;
  signal \al1[7]_i_2_n_40\ : STD_LOGIC;
  signal \al1[7]_i_3_n_40\ : STD_LOGIC;
  signal \al1[7]_i_4_n_40\ : STD_LOGIC;
  signal \al1[8]_i_2_n_40\ : STD_LOGIC;
  signal \al1[8]_i_3_n_40\ : STD_LOGIC;
  signal \al1[8]_i_4_n_40\ : STD_LOGIC;
  signal \al1[9]_i_2_n_40\ : STD_LOGIC;
  signal \al1[9]_i_3_n_40\ : STD_LOGIC;
  signal \al1[9]_i_4_n_40\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_40\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_41\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_42\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_43\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_44\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_45\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_46\ : STD_LOGIC;
  signal \al1_reg[15]_i_11_n_47\ : STD_LOGIC;
  signal \al1_reg[15]_i_4_n_47\ : STD_LOGIC;
  signal \al1_reg[15]_i_5_n_47\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_40\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_41\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_42\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_43\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_44\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_45\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_46\ : STD_LOGIC;
  signal \al1_reg[15]_i_8_n_47\ : STD_LOGIC;
  signal \al2[14]_i_10_n_40\ : STD_LOGIC;
  signal \al2[14]_i_11_n_40\ : STD_LOGIC;
  signal \al2[14]_i_12_n_40\ : STD_LOGIC;
  signal \al2[14]_i_13_n_40\ : STD_LOGIC;
  signal \al2[14]_i_14_n_40\ : STD_LOGIC;
  signal \al2[14]_i_15_n_40\ : STD_LOGIC;
  signal \al2[14]_i_16_n_40\ : STD_LOGIC;
  signal \al2[14]_i_17_n_40\ : STD_LOGIC;
  signal \al2[14]_i_18_n_40\ : STD_LOGIC;
  signal \al2[14]_i_19_n_40\ : STD_LOGIC;
  signal \al2[14]_i_20_n_40\ : STD_LOGIC;
  signal \al2[14]_i_21_n_40\ : STD_LOGIC;
  signal \al2[14]_i_22_n_40\ : STD_LOGIC;
  signal \al2[14]_i_23_n_40\ : STD_LOGIC;
  signal \al2[14]_i_24_n_40\ : STD_LOGIC;
  signal \al2[14]_i_25_n_40\ : STD_LOGIC;
  signal \al2[14]_i_5_n_40\ : STD_LOGIC;
  signal \al2[14]_i_6_n_40\ : STD_LOGIC;
  signal \al2[14]_i_7_n_40\ : STD_LOGIC;
  signal \al2[14]_i_8_n_40\ : STD_LOGIC;
  signal \al2[14]_i_9_n_40\ : STD_LOGIC;
  signal \al2_reg[14]_i_2_n_47\ : STD_LOGIC;
  signal \al2_reg[14]_i_3_n_45\ : STD_LOGIC;
  signal \al2_reg[14]_i_3_n_46\ : STD_LOGIC;
  signal \al2_reg[14]_i_3_n_47\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_40\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_41\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_42\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_43\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_44\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_45\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_46\ : STD_LOGIC;
  signal \al2_reg[14]_i_4_n_47\ : STD_LOGIC;
  signal \ap_CS_fsm[16]_i_1_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[19]_i_1__0_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[23]_i_1_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[28]_i_1_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[31]_i_1_n_40\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_1__1_n_40\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[31]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_CS_fsm_reg_n_40_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state22 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state29 : STD_LOGIC;
  signal ap_CS_fsm_state30 : STD_LOGIC;
  signal ap_CS_fsm_state33 : STD_LOGIC;
  signal ap_CS_fsm_state34 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal ap_NS_fsm115_out : STD_LOGIC;
  signal ap_NS_fsm11_out : STD_LOGIC;
  signal apl1_4_fu_2703_p2 : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal apl1_4_reg_3422 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \apl1_4_reg_3422[0]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[0]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[12]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_11_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_12_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_13_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[17]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422[4]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_42\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_43\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_44\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_45\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_46\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[17]_i_2_n_47\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_4_reg_3422_reg[4]_i_1_n_47\ : STD_LOGIC;
  signal apl1_fu_1825_p2 : STD_LOGIC_VECTOR ( 17 downto 5 );
  signal apl1_reg_3279 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \apl1_reg_3279[0]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[0]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[12]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_10_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_11_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_12_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_13_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[17]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_3_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_4_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_5_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_6_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_7_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_8_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279[4]_i_9_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_42\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_43\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_44\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_45\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_46\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[17]_i_2_n_47\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_40\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_41\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_42\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_43\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_44\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_45\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_46\ : STD_LOGIC;
  signal \apl1_reg_3279_reg[4]_i_1_n_47\ : STD_LOGIC;
  signal apl2_3_fu_2659_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_3_reg_3416 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_3_reg_3416[15]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[15]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_15_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_25_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_27_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_28_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_29_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_30_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_31_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_32_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416[7]_i_33_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_2_n_42\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_2_n_44\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_2_n_45\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_2_n_46\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[15]_i_2_n_47\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_41\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_42\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_43\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_44\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_45\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_46\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_3_n_47\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_41\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_42\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_43\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_44\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_45\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_46\ : STD_LOGIC;
  signal \apl2_3_reg_3416_reg[7]_i_4_n_47\ : STD_LOGIC;
  signal apl2_fu_1781_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal apl2_reg_3273 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \apl2_reg_3273[15]_i_10_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_8_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[15]_i_9_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_13_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_14_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_15_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_16_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_17_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_18_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_19_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_20_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_21_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_22_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_23_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_24_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_25_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_26_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_27_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_28_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_29_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_30_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_31_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_32_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273[7]_i_33_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_2_n_42\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_2_n_44\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_2_n_45\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_2_n_46\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[15]_i_2_n_47\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_41\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_42\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_43\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_44\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_45\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_46\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_3_n_47\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_40\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_41\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_42\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_43\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_44\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_45\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_46\ : STD_LOGIC;
  signal \apl2_reg_3273_reg[7]_i_4_n_47\ : STD_LOGIC;
  signal delay_bph_addr_reg_3411 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_bpl_addr_reg_3247 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dhx_load_3_reg_3428 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal delay_dhx_load_5_reg_3433 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal delay_dltx_load_3_reg_3285 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_load_5_reg_3290 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \deth[10]_i_2_n_40\ : STD_LOGIC;
  signal \deth[11]_i_2_n_40\ : STD_LOGIC;
  signal \deth[3]_i_2_n_40\ : STD_LOGIC;
  signal \detl[10]_i_2_n_40\ : STD_LOGIC;
  signal \detl[11]_i_2_n_40\ : STD_LOGIC;
  signal \detl[4]_i_2_n_40\ : STD_LOGIC;
  signal \detl[4]_i_3_n_40\ : STD_LOGIC;
  signal \detl[6]_i_2_n_40\ : STD_LOGIC;
  signal \detl[6]_i_3_n_40\ : STD_LOGIC;
  signal \detl[7]_i_2_n_40\ : STD_LOGIC;
  signal \detl[7]_i_3_n_40\ : STD_LOGIC;
  signal grp_encode_fu_453_ap_done : STD_LOGIC;
  signal grp_encode_fu_453_ap_ready : STD_LOGIC;
  signal grp_encode_fu_453_deth_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_453_detl_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_453_h_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_encode_fu_453_wl_code_table_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_fu_722_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_730_p0 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal grp_fu_741_p2 : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal grp_fu_769_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_fu_791_p30 : STD_LOGIC;
  signal grp_fu_811_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_10_fu_386 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_10_fu_38604_out : STD_LOGIC;
  signal i_12_fu_1027_p2 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal i_14_fu_1124_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_18_fu_2093_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_1_fu_350[0]_i_1_n_40\ : STD_LOGIC;
  signal i_1_fu_350_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_4_fu_362 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \i_4_fu_362[2]_i_1_n_40\ : STD_LOGIC;
  signal i_6_fu_370 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_6_fu_3700 : STD_LOGIC;
  signal i_7_fu_907_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal i_8_fu_382 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_8_fu_3820 : STD_LOGIC;
  signal \i_fu_334[0]_i_1_n_40\ : STD_LOGIC;
  signal i_fu_334_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln493_fu_1378_p2 : STD_LOGIC;
  signal \icmp_ln493_reg_3142_reg_n_40_[0]\ : STD_LOGIC;
  signal icmp_ln535_1_fu_2509_p2 : STD_LOGIC;
  signal \icmp_ln535_1_reg_3386[0]_i_2_n_40\ : STD_LOGIC;
  signal \icmp_ln535_1_reg_3386[0]_i_3_n_40\ : STD_LOGIC;
  signal \icmp_ln535_1_reg_3386_reg_n_40_[0]\ : STD_LOGIC;
  signal \icmp_ln535_reg_3227[0]_i_1_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_3227[0]_i_2_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_3227[0]_i_3_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_3227[0]_i_4_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_3227[0]_i_5_n_40\ : STD_LOGIC;
  signal \icmp_ln535_reg_3227_reg_n_40_[0]\ : STD_LOGIC;
  signal \idx214_fu_346[1]_i_1_n_40\ : STD_LOGIC;
  signal idx214_fu_346_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idx220_fu_354 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx226_fu_374 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_330_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \^idx_fu_330_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idx_fu_330_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ilb_table_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal m_2_fu_2261_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal m_3_fu_2267_p3 : STD_LOGIC_VECTOR ( 11 downto 3 );
  signal m_4_fu_1359_p3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal m_4_reg_3124 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \m_4_reg_3124[0]_i_2_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[0]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_10_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[15]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_10_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[16]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_10_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[23]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_10_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[24]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[31]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_10_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_11_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_3_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_4_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_5_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_6_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_7_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_8_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124[8]_i_9_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_41\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[15]_i_2_n_47\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_41\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[16]_i_2_n_47\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_41\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[23]_i_2_n_47\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_41\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[24]_i_2_n_47\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[31]_i_2_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[31]_i_2_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[31]_i_2_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[31]_i_2_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[31]_i_2_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[31]_i_2_n_47\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_40\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_41\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_42\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_43\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_44\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_45\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_46\ : STD_LOGIC;
  signal \m_4_reg_3124_reg[8]_i_2_n_47\ : STD_LOGIC;
  signal m_fu_1353_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal mil_02_i_reg_691 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mil_02_i_reg_6910 : STD_LOGIC;
  signal mil_fu_366 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mul_14s_15ns_29_1_1_U14_n_40 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_41 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_42 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_43 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_44 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_45 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_46 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_47 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_48 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_49 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_50 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_51 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_52 : STD_LOGIC;
  signal mul_14s_15ns_29_1_1_U14_n_53 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_40 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_41 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_42 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_43 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_44 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_45 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_46 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_47 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_48 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_49 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_50 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_51 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_52 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_53 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_54 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_55 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_56 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_57 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_58 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_59 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_60 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_61 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_62 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_63 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_64 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_65 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_66 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_67 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_68 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_69 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_70 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_71 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_72 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_73 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_74 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_75 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_76 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_77 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_78 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_79 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_80 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_81 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_82 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_83 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_84 : STD_LOGIC;
  signal mul_14s_32s_46_1_1_U1_n_85 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_40 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_44 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_45 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_46 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_47 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_48 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_49 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_50 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_51 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_52 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_53 : STD_LOGIC;
  signal mul_15ns_15ns_30_1_1_U9_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_100 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_101 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_102 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_103 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_104 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_105 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_106 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_107 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_108 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_109 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_110 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_111 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_112 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_113 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_114 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_115 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_116 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_117 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_118 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_119 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_79 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_80 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_81 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_82 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_83 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_84 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_85 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_86 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_87 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_88 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_89 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_90 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_91 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_92 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_93 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_94 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_95 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_96 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_97 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_98 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U2_n_99 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_41 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_42 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_43 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_44 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_45 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_46 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_47 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_48 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_49 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_50 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_51 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_52 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_53 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_54 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_55 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_56 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_57 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_58 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_59 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_60 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_61 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_62 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_63 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_64 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_65 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_66 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_67 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_68 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_69 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_70 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_71 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_72 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_73 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_74 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_75 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_76 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_77 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_78 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_79 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_80 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_81 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_82 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_83 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_84 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_85 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_86 : STD_LOGIC;
  signal mul_15s_32s_47_1_1_U3_n_87 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_40 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_41 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_42 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_43 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_44 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_45 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_46 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_47 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_48 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_49 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_50 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_51 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_52 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_53 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_54 : STD_LOGIC;
  signal mul_16s_15ns_31_1_1_U10_n_55 : STD_LOGIC;
  signal mul_16s_32s_47_1_1_U4_n_86 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_40 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_41 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_42 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_43 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_44 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_45 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_46 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_47 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_48 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_49 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_50 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_51 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_52 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_53 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_54 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_55 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_56 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_57 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_58 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_59 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_60 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_61 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_62 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_63 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_64 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_65 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_66 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_67 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_68 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_69 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_70 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_71 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_72 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_73 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_74 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_75 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_76 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_77 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_78 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_79 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_80 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_81 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_82 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_83 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_84 : STD_LOGIC;
  signal mul_16s_32s_48_1_1_U5_n_85 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U7_n_41 : STD_LOGIC;
  signal mul_32s_32s_64_1_1_U7_n_42 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U8_n_40 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U8_n_41 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U8_n_42 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U8_n_43 : STD_LOGIC;
  signal mul_32s_7s_39_1_1_U8_n_82 : STD_LOGIC;
  signal mux_1_1 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \nbh[9]_i_6_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_7_n_40\ : STD_LOGIC;
  signal \nbh[9]_i_9_n_40\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_40\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_41\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_42\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_43\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_44\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_45\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_46\ : STD_LOGIC;
  signal \nbh_reg[9]_i_2_n_47\ : STD_LOGIC;
  signal \q0[10]_i_10_n_40\ : STD_LOGIC;
  signal \q0[10]_i_13_n_40\ : STD_LOGIC;
  signal \q0[10]_i_16_n_40\ : STD_LOGIC;
  signal \q0[10]_i_19_n_40\ : STD_LOGIC;
  signal \q0[10]_i_22_n_40\ : STD_LOGIC;
  signal quant26bt_neg_q0 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal quant26bt_pos_U_n_46 : STD_LOGIC;
  signal quant26bt_pos_U_n_47 : STD_LOGIC;
  signal quant26bt_pos_U_n_48 : STD_LOGIC;
  signal quant26bt_pos_U_n_49 : STD_LOGIC;
  signal quant26bt_pos_U_n_50 : STD_LOGIC;
  signal quant26bt_pos_U_n_51 : STD_LOGIC;
  signal quant26bt_pos_U_n_52 : STD_LOGIC;
  signal quant26bt_pos_U_n_53 : STD_LOGIC;
  signal quant26bt_pos_U_n_54 : STD_LOGIC;
  signal quant26bt_pos_U_n_55 : STD_LOGIC;
  signal quant26bt_pos_U_n_56 : STD_LOGIC;
  signal quant26bt_pos_U_n_57 : STD_LOGIC;
  signal quant26bt_pos_U_n_58 : STD_LOGIC;
  signal quant26bt_pos_U_n_59 : STD_LOGIC;
  signal quant26bt_pos_U_n_60 : STD_LOGIC;
  signal quant26bt_pos_U_n_61 : STD_LOGIC;
  signal quant26bt_pos_q0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_reg_0_7_0_0_i_10__0_n_40\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_10_n_40 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_7__0_n_40\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_7_n_40 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_8__0_n_40\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_8_n_40 : STD_LOGIC;
  signal \ram_reg_0_7_0_0_i_9__0_n_40\ : STD_LOGIC;
  signal ram_reg_0_7_0_0_i_9_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_39_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_40_n_40 : STD_LOGIC;
  signal \ram_reg_bram_0_i_41__1_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_42__3_n_40\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_43__2_n_40\ : STD_LOGIC;
  signal ram_reg_bram_0_i_43_n_40 : STD_LOGIC;
  signal \ram_reg_bram_0_i_44__0_n_40\ : STD_LOGIC;
  signal ram_reg_bram_0_i_44_n_40 : STD_LOGIC;
  signal \ram_reg_bram_0_i_45__1_n_40\ : STD_LOGIC;
  signal ram_reg_bram_0_i_46_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_47_n_40 : STD_LOGIC;
  signal \ram_reg_bram_0_i_48__1_n_40\ : STD_LOGIC;
  signal ram_reg_bram_0_i_79_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_80_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_81_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_82_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_83_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_84_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_85_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_86_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_87_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_i_88_n_40 : STD_LOGIC;
  signal reg_817 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \reg_817[15]_i_1_n_40\ : STD_LOGIC;
  signal reg_824 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reg_8240 : STD_LOGIC;
  signal reg_828 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \reg_828[13]_i_1_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_10_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_2_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_3_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_4_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_5_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_6_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_7_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_8_n_40\ : STD_LOGIC;
  signal \rh1[15]_i_9_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_2_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_3_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_4_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_5_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_6_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_7_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_8_n_40\ : STD_LOGIC;
  signal \rh1[23]_i_9_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_3_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_4_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_5_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_6_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_7_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_8_n_40\ : STD_LOGIC;
  signal \rh1[30]_i_9_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_2_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_3_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_4_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_5_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_6_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_7_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_8_n_40\ : STD_LOGIC;
  signal \rh1[7]_i_9_n_40\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \rh1_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \rh1_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_42\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_43\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_44\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_45\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_46\ : STD_LOGIC;
  signal \rh1_reg[30]_i_2_n_47\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \rh1_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal ril_2_fu_1438_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rlt1[15]_i_10_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_2_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_3_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_4_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_5_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_6_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_7_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_8_n_40\ : STD_LOGIC;
  signal \rlt1[15]_i_9_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_2_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_3_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_4_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_5_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_6_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_7_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_8_n_40\ : STD_LOGIC;
  signal \rlt1[23]_i_9_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_3_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_4_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_5_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_6_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_7_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_8_n_40\ : STD_LOGIC;
  signal \rlt1[30]_i_9_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_2_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_3_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_4_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_5_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_6_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_7_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_8_n_40\ : STD_LOGIC;
  signal \rlt1[7]_i_9_n_40\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \rlt1_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \rlt1_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_2_n_42\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_2_n_43\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_2_n_44\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_2_n_45\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_2_n_46\ : STD_LOGIC;
  signal \rlt1_reg[30]_i_2_n_47\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \rlt1_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal select_ln311_fu_2281_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \select_ln624_fu_2424_p3__0\ : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal sext_ln244_1_fu_884_p1 : STD_LOGIC_VECTOR ( 38 downto 4 );
  signal sext_ln263_fu_1166_p1 : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal sext_ln477_1_reg_3365 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln477_reg_3104 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln479_2_reg_3370 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln479_reg_3109 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln511_reg_3216 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sext_ln580_1_fu_1771_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln580_3_fu_2649_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln599_1_fu_2691_p1 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \sext_ln599_1_fu_2691_p1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln599_fu_1813_p1 : STD_LOGIC_VECTOR ( 15 downto 5 );
  signal \sext_ln599_fu_1813_p1__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sext_ln617_fu_2394_p1 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal sext_ln620_reg_3375 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sub_ln263_fu_1181_p2 : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal sub_ln279_fu_1202_p20_out : STD_LOGIC_VECTOR ( 46 downto 15 );
  signal sub_ln285_fu_1336_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_ln285_fu_1336_p2__0\ : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal sub_ln304_fu_2212_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_2_reg_3119 : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_2_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_3_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_4_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_5_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_6_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_7_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_8_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119[0]_i_9_n_40\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_41\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_42\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_43\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_44\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_45\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_46\ : STD_LOGIC;
  signal \tmp_2_reg_3119_reg[0]_i_1_n_47\ : STD_LOGIC;
  signal tmp_fu_2298_p6 : STD_LOGIC_VECTOR ( 13 downto 12 );
  signal \tmp_product__1\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \tmp_product__14_carry__3_i_1_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_2_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_3_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_4_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_5_n_40\ : STD_LOGIC;
  signal \tmp_product__14_carry__3_i_7_n_40\ : STD_LOGIC;
  signal \tmp_product__1_0\ : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \tmp_product__1_1\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \tmp_product__3\ : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \tmp_product_i_2__0_n_40\ : STD_LOGIC;
  signal tmp_product_i_2_n_40 : STD_LOGIC;
  signal tqmf_load_2_reg_3015 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln10_reg_3346 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^trunc_ln225_reg_1124_reg[3]\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal trunc_ln255_1_reg_3010 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal trunc_ln255_reg_3005 : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal trunc_ln269_reg_3029 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln285_reg_3114 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln285_reg_3114[15]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[15]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[23]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[30]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114[7]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_48\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_49\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_50\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_51\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_52\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_53\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_54\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[15]_i_1_n_55\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_48\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_49\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_50\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_51\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_52\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_53\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_54\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[23]_i_1_n_55\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_48\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_49\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_50\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_51\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_52\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_53\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_54\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[30]_i_1_n_55\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_48\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_49\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_50\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_51\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_52\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_53\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_54\ : STD_LOGIC;
  signal \trunc_ln285_reg_3114_reg[7]_i_1_n_55\ : STD_LOGIC;
  signal trunc_ln2_reg_3080 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln2_reg_3080[0]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_30_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_31_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_32_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_33_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_37_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_38_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_39_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_40_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_41_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_42_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_43_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_44_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_45_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_46_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_47_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_48_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_49_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_50_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[0]_i_51_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_26_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_27_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_28_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_29_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_30_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_31_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_32_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_33_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_34_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[16]_i_35_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_26_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_27_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_28_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_29_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_30_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_31_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_32_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_33_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_34_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[24]_i_35_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_13_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_17_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_26_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_27_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_28_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_29_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_30_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_31_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_32_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_33_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[31]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_20_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_21_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_22_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_26_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_27_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_28_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_29_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_30_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_31_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_32_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_33_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_34_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080[8]_i_35_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_34_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[0]_i_36_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_18_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[16]_i_19_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_18_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[24]_i_19_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_15_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_15_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_15_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_15_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_16_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_22_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_22_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[31]_i_22_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_18_n_47\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_40\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_41\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_42\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_43\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_44\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_45\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_46\ : STD_LOGIC;
  signal \trunc_ln2_reg_3080_reg[8]_i_19_n_47\ : STD_LOGIC;
  signal trunc_ln304_fu_2208_p1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln304_fu_2208_p1__0\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal trunc_ln304_reg_3331 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \trunc_ln304_reg_3331[15]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[15]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[23]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[30]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331[7]_i_9_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[15]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[23]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[30]_i_1_n_47\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_40\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_41\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_42\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_43\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_44\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_45\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_46\ : STD_LOGIC;
  signal \trunc_ln304_reg_3331_reg[7]_i_1_n_47\ : STD_LOGIC;
  signal trunc_ln3_reg_3085 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln3_reg_3085[1]_i_23_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_24_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_25_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_26_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_32_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_33_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[1]_i_34_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[25]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_11_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_12_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln3_reg_3085[31]_i_9_n_40\ : STD_LOGIC;
  signal trunc_ln469_1_fu_2192_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln469_1_reg_3326 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln4_fu_1310_p4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal trunc_ln4_reg_3099 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \trunc_ln522_1_reg_3355[2]_i_2_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[2]_i_3_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[2]_i_4_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[2]_i_5_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[2]_i_6_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[2]_i_7_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[2]_i_8_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_10_n_40\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355[3]_i_9_n_40\ : STD_LOGIC;
  signal \^trunc_ln522_1_reg_3355_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_2_n_43\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_2_n_44\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_2_n_45\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_2_n_46\ : STD_LOGIC;
  signal \trunc_ln522_1_reg_3355_reg[3]_i_2_n_47\ : STD_LOGIC;
  signal trunc_ln7_reg_3193 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^trunc_ln_reg_3201_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xa_1_fu_338_reg : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal xb_1_fu_342_reg : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal xb_4_fu_1191_p2 : STD_LOGIC_VECTOR ( 46 downto 2 );
  signal \zl_1_fu_358_reg_n_40_[0]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[10]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[11]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[12]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[13]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[1]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[2]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[3]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[4]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[5]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[6]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[7]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[8]\ : STD_LOGIC;
  signal \zl_1_fu_358_reg_n_40_[9]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[0]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[10]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[11]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[12]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[13]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[1]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[2]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[3]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[4]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[5]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[6]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[7]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[8]\ : STD_LOGIC;
  signal \zl_4_fu_378_reg_n_40_[9]\ : STD_LOGIC;
  signal \NLW_add_ln290_reg_3221_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln314_reg_3339_reg[0]_i_36_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_add_ln314_reg_3339_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln314_reg_3339_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_add_ln317_reg_3380_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_ah1_reg[11]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ah1_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ah1_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ah1_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ah1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ah1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_al1_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_al1_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al1_reg[15]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al2_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_al2_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al2_reg[14]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_al2_reg[14]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_al2_reg[14]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_apl1_4_reg_3422_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_apl1_4_reg_3422_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_apl1_4_reg_3422_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_apl1_reg_3279_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_apl1_reg_3279_reg[17]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_apl1_reg_3279_reg[17]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_apl2_3_reg_3416_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_3_reg_3416_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_3_reg_3416_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_apl2_reg_3273_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_apl2_reg_3273_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_apl2_reg_3273_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_m_4_reg_3124_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_m_4_reg_3124_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rh1_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rh1_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_rlt1_reg[30]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_rlt1_reg[30]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_2_reg_3119_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln285_reg_3114_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln2_reg_3080_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_trunc_ln2_reg_3080_reg[31]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_trunc_ln2_reg_3080_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln2_reg_3080_reg[31]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln2_reg_3080_reg[31]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_trunc_ln304_reg_3331_reg[30]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln290_reg_3221_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln290_reg_3221_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln290_reg_3221_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln290_reg_3221_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln314_reg_3339[0]_i_39\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \add_ln314_reg_3339[0]_i_41\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \add_ln314_reg_3339[0]_i_42\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \add_ln314_reg_3339[0]_i_43\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \add_ln314_reg_3339[0]_i_44\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \add_ln314_reg_3339[1]_i_1\ : label is "soft_lutpair434";
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[0]_i_36\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[0]_i_37\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[0]_i_38\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[0]_i_40\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[1]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[1]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln314_reg_3339_reg[1]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln317_reg_3380_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln317_reg_3380_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln317_reg_3380_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln317_reg_3380_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln493_reg_3146[0]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \add_ln493_reg_3146[1]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \add_ln493_reg_3146[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln493_reg_3146[3]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln493_reg_3146[4]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ah1[0]_i_2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ah1[10]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ah1[10]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ah1[12]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ah1[12]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ah1[12]_i_3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ah1[13]_i_3\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ah1[14]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ah1[14]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ah1[15]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \ah1[15]_i_50\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ah1[15]_i_51\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ah1[15]_i_52\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ah1[15]_i_53\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ah1[15]_i_6\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ah1[15]_i_7\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ah1[15]_i_9\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ah1[1]_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ah1[2]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \ah1[2]_i_3\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ah1[3]_i_3\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ah1[4]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ah1[4]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ah1[5]_i_2\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ah1[5]_i_3\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ah1[6]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ah1[6]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ah1[6]_i_3\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ah1[7]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ah1[7]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ah1[8]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ah1[8]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ah1[8]_i_3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ah1[8]_i_4\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \ah1[9]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ah1[9]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ah1[9]_i_3\ : label is "soft_lutpair392";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[11]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[11]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[11]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_13\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ah1_reg[15]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \ah2[0]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ah2[10]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ah2[11]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ah2[12]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ah2[13]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ah2[14]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ah2[1]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ah2[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ah2[3]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ah2[4]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ah2[5]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ah2[6]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ah2[8]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ah2[9]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \al1[0]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \al1[10]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \al1[10]_i_2\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \al1[11]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \al1[12]_i_2\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \al1[12]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \al1[13]_i_4\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \al1[14]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \al1[14]_i_4\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \al1[14]_i_5\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \al1[15]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \al1[15]_i_14\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \al1[15]_i_50\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \al1[15]_i_51\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \al1[15]_i_52\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \al1[15]_i_7\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \al1[1]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \al1[1]_i_2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \al1[2]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \al1[2]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \al1[3]_i_3\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \al1[4]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \al1[4]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \al1[5]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \al1[5]_i_3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \al1[6]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \al1[6]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \al1[6]_i_3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \al1[7]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \al1[7]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \al1[8]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \al1[8]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \al1[8]_i_4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \al1[9]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \al1[9]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \al1[9]_i_3\ : label is "soft_lutpair398";
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al1_reg[15]_i_8\ : label is 11;
  attribute SOFT_HLUTNM of \al2[0]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \al2[10]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \al2[11]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \al2[12]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \al2[13]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \al2[14]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \al2[1]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \al2[2]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \al2[3]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \al2[4]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \al2[5]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \al2[6]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \al2[7]_i_1\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \al2[8]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \al2[9]_i_1\ : label is "soft_lutpair415";
  attribute COMPARATOR_THRESHOLD of \al2_reg[14]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al2_reg[14]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \al2_reg[14]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ap_CS_fsm[18]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_7\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ap_CS_fsm[29]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[30]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \ap_CS_fsm[31]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__0\ : label is "soft_lutpair362";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \apl2_3_reg_3416[15]_i_22\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \apl2_3_reg_3416[15]_i_26\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \apl2_3_reg_3416[7]_i_30\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \apl2_3_reg_3416[7]_i_31\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \apl2_reg_3273[15]_i_22\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \apl2_reg_3273[15]_i_26\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \apl2_reg_3273[7]_i_30\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \apl2_reg_3273[7]_i_31\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \deth[13]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \deth[14]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \deth[14]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \deth[3]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \deth[9]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \detl[10]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \detl[13]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \detl[14]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \detl[14]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \detl[4]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \detl[5]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \detl[6]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \detl[7]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \detl[9]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of encoded_we0_INST_0 : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \i_10_fu_386[0]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \i_10_fu_386[1]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \i_10_fu_386[2]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \i_1_fu_350[0]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \i_1_fu_350[1]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \i_1_fu_350[2]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i_1_fu_350[3]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \i_1_fu_350[4]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \i_4_fu_362[1]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \i_4_fu_362[2]_i_3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \i_6_fu_370[1]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \i_6_fu_370[2]_i_2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \i_8_fu_382[1]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \i_8_fu_382[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \i_fu_334[1]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \i_fu_334[2]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \i_fu_334[3]_i_2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \icmp_ln493_reg_3142[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \icmp_ln535_reg_3227[0]_i_3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \idx214_fu_346[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \idx214_fu_346[1]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \idx214_fu_346[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \idx214_fu_346[3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \idx214_fu_346[4]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \idx220_fu_354[1]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \idx220_fu_354[2]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \idx226_fu_374[1]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \idx226_fu_374[2]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \idx_fu_330[2]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \idx_fu_330[3]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \idx_fu_330[4]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \m_4_reg_3124[10]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \m_4_reg_3124[11]_i_1\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \m_4_reg_3124[12]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \m_4_reg_3124[13]_i_1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \m_4_reg_3124[14]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \m_4_reg_3124[15]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \m_4_reg_3124[16]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \m_4_reg_3124[17]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \m_4_reg_3124[18]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \m_4_reg_3124[19]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \m_4_reg_3124[1]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \m_4_reg_3124[20]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \m_4_reg_3124[21]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \m_4_reg_3124[22]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \m_4_reg_3124[23]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \m_4_reg_3124[24]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \m_4_reg_3124[25]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \m_4_reg_3124[26]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \m_4_reg_3124[27]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \m_4_reg_3124[28]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \m_4_reg_3124[29]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \m_4_reg_3124[2]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \m_4_reg_3124[30]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \m_4_reg_3124[31]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \m_4_reg_3124[3]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \m_4_reg_3124[4]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \m_4_reg_3124[5]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \m_4_reg_3124[6]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \m_4_reg_3124[8]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \m_4_reg_3124[9]_i_1\ : label is "soft_lutpair447";
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[15]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[23]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \m_4_reg_3124_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \nbh[0]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \nbh[10]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \nbh[11]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \nbh[12]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \nbh[13]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \nbh[14]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \nbh[14]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \nbh[1]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \nbh[2]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \nbh[3]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \nbh[4]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \nbh[5]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \nbh[6]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \nbh[7]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \nbh[8]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \nbh[9]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \nbl[14]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \q0[10]_i_10\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \q0[10]_i_13\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \q0[10]_i_16\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \q0[10]_i_19\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \q0[10]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \q0[10]_i_22\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \q0[1]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \q0[2]_i_1__0\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \q0[3]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \q0[4]_i_1__0\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \q0[5]_i_1__0\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \q0[6]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \q0[7]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \q0[8]_i_1__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \q0[9]_i_1__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of ram_reg_0_7_0_0_i_8 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \ram_reg_0_7_0_0_i_8__0\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__2\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_39 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_40 : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_41__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_42__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_43__2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_44__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_48__1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__2\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__0\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_77 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_78 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_79 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_80 : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_81 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_82 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_83 : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_85 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_86 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_87 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_88 : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \rh1[30]_i_1\ : label is "soft_lutpair472";
  attribute ADDER_THRESHOLD of \rh1_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rh1_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ril_2_reg_3177[2]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \ril_2_reg_3177[3]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \ril_2_reg_3177[4]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \ril_2_reg_3177[5]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \rlt1[30]_i_1\ : label is "soft_lutpair472";
  attribute ADDER_THRESHOLD of \rlt1_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[30]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rlt1_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_2_reg_3119_reg[0]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_6\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \tmp_product__14_carry__3_i_7\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of tmp_product_i_2 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \tmp_product_i_2__0\ : label is "soft_lutpair347";
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_3114_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_3114_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_3114_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln285_reg_3114_reg[7]_i_1\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_10\ : label is "lutpair5";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_12\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_13\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_2\ : label is "lutpair5";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_3\ : label is "lutpair4";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_4\ : label is "lutpair3";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_5\ : label is "lutpair2";
  attribute HLUTNM of \trunc_ln2_reg_3080[31]_i_6\ : label is "lutpair1";
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[0]_i_34\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[16]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[24]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[31]_i_15\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[31]_i_16\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln2_reg_3080_reg[8]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln304_reg_3331_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln304_reg_3331_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln304_reg_3331_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln304_reg_3331_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[0]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[1]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[2]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[2]_i_3\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[2]_i_4\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[2]_i_7\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[2]_i_8\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \trunc_ln522_1_reg_3355[3]_i_1\ : label is "soft_lutpair452";
begin
  CEA2 <= \^cea2\;
  CEB2 <= \^ceb2\;
  SR(0) <= \^sr\(0);
  \add_ln290_reg_3221_reg[31]_0\(31 downto 0) <= \^add_ln290_reg_3221_reg[31]_0\(31 downto 0);
  \add_ln314_reg_3339_reg[1]_0\(1 downto 0) <= \^add_ln314_reg_3339_reg[1]_0\(1 downto 0);
  \add_ln317_reg_3380_reg[31]_0\(31 downto 0) <= \^add_ln317_reg_3380_reg[31]_0\(31 downto 0);
  \ap_CS_fsm_reg[31]_0\(8 downto 0) <= \^ap_cs_fsm_reg[31]_0\(8 downto 0);
  \idx_fu_330_reg[2]_0\(1 downto 0) <= \^idx_fu_330_reg[2]_0\(1 downto 0);
  \idx_fu_330_reg[4]_0\(1 downto 0) <= \^idx_fu_330_reg[4]_0\(1 downto 0);
  \trunc_ln225_reg_1124_reg[3]\(12 downto 0) <= \^trunc_ln225_reg_1124_reg[3]\(12 downto 0);
  \trunc_ln522_1_reg_3355_reg[3]_0\(3 downto 0) <= \^trunc_ln522_1_reg_3355_reg[3]_0\(3 downto 0);
  \trunc_ln_reg_3201_reg[3]_0\(3 downto 0) <= \^trunc_ln_reg_3201_reg[3]_0\(3 downto 0);
\add_ln290_reg_3221[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(8),
      I1 => trunc_ln4_reg_3099(8),
      O => \add_ln290_reg_3221[15]_i_10_n_40\
    );
\add_ln290_reg_3221[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln4_reg_3099(15),
      O => \add_ln290_reg_3221[15]_i_2_n_40\
    );
\add_ln290_reg_3221[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln4_reg_3099(15),
      I1 => trunc_ln7_reg_3193(15),
      O => \add_ln290_reg_3221[15]_i_3_n_40\
    );
\add_ln290_reg_3221[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(14),
      I1 => trunc_ln4_reg_3099(14),
      O => \add_ln290_reg_3221[15]_i_4_n_40\
    );
\add_ln290_reg_3221[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(13),
      I1 => trunc_ln4_reg_3099(13),
      O => \add_ln290_reg_3221[15]_i_5_n_40\
    );
\add_ln290_reg_3221[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(12),
      I1 => trunc_ln4_reg_3099(12),
      O => \add_ln290_reg_3221[15]_i_6_n_40\
    );
\add_ln290_reg_3221[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(11),
      I1 => trunc_ln4_reg_3099(11),
      O => \add_ln290_reg_3221[15]_i_7_n_40\
    );
\add_ln290_reg_3221[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(10),
      I1 => trunc_ln4_reg_3099(10),
      O => \add_ln290_reg_3221[15]_i_8_n_40\
    );
\add_ln290_reg_3221[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(9),
      I1 => trunc_ln4_reg_3099(9),
      O => \add_ln290_reg_3221[15]_i_9_n_40\
    );
\add_ln290_reg_3221[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(22),
      I1 => trunc_ln4_reg_3099(23),
      O => \add_ln290_reg_3221[23]_i_2_n_40\
    );
\add_ln290_reg_3221[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(21),
      I1 => trunc_ln4_reg_3099(22),
      O => \add_ln290_reg_3221[23]_i_3_n_40\
    );
\add_ln290_reg_3221[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(20),
      I1 => trunc_ln4_reg_3099(21),
      O => \add_ln290_reg_3221[23]_i_4_n_40\
    );
\add_ln290_reg_3221[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(19),
      I1 => trunc_ln4_reg_3099(20),
      O => \add_ln290_reg_3221[23]_i_5_n_40\
    );
\add_ln290_reg_3221[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(18),
      I1 => trunc_ln4_reg_3099(19),
      O => \add_ln290_reg_3221[23]_i_6_n_40\
    );
\add_ln290_reg_3221[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(17),
      I1 => trunc_ln4_reg_3099(18),
      O => \add_ln290_reg_3221[23]_i_7_n_40\
    );
\add_ln290_reg_3221[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(16),
      I1 => trunc_ln4_reg_3099(17),
      O => \add_ln290_reg_3221[23]_i_8_n_40\
    );
\add_ln290_reg_3221[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(15),
      I1 => trunc_ln4_reg_3099(16),
      O => \add_ln290_reg_3221[23]_i_9_n_40\
    );
\add_ln290_reg_3221[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(30),
      I1 => trunc_ln4_reg_3099(31),
      O => \add_ln290_reg_3221[31]_i_2_n_40\
    );
\add_ln290_reg_3221[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(29),
      I1 => trunc_ln4_reg_3099(30),
      O => \add_ln290_reg_3221[31]_i_3_n_40\
    );
\add_ln290_reg_3221[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(28),
      I1 => trunc_ln4_reg_3099(29),
      O => \add_ln290_reg_3221[31]_i_4_n_40\
    );
\add_ln290_reg_3221[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(27),
      I1 => trunc_ln4_reg_3099(28),
      O => \add_ln290_reg_3221[31]_i_5_n_40\
    );
\add_ln290_reg_3221[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(26),
      I1 => trunc_ln4_reg_3099(27),
      O => \add_ln290_reg_3221[31]_i_6_n_40\
    );
\add_ln290_reg_3221[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(25),
      I1 => trunc_ln4_reg_3099(26),
      O => \add_ln290_reg_3221[31]_i_7_n_40\
    );
\add_ln290_reg_3221[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(24),
      I1 => trunc_ln4_reg_3099(25),
      O => \add_ln290_reg_3221[31]_i_8_n_40\
    );
\add_ln290_reg_3221[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln4_reg_3099(23),
      I1 => trunc_ln4_reg_3099(24),
      O => \add_ln290_reg_3221[31]_i_9_n_40\
    );
\add_ln290_reg_3221[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(7),
      I1 => trunc_ln4_reg_3099(7),
      O => \add_ln290_reg_3221[7]_i_2_n_40\
    );
\add_ln290_reg_3221[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(6),
      I1 => trunc_ln4_reg_3099(6),
      O => \add_ln290_reg_3221[7]_i_3_n_40\
    );
\add_ln290_reg_3221[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(5),
      I1 => trunc_ln4_reg_3099(5),
      O => \add_ln290_reg_3221[7]_i_4_n_40\
    );
\add_ln290_reg_3221[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(4),
      I1 => trunc_ln4_reg_3099(4),
      O => \add_ln290_reg_3221[7]_i_5_n_40\
    );
\add_ln290_reg_3221[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(3),
      I1 => trunc_ln4_reg_3099(3),
      O => \add_ln290_reg_3221[7]_i_6_n_40\
    );
\add_ln290_reg_3221[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(2),
      I1 => trunc_ln4_reg_3099(2),
      O => \add_ln290_reg_3221[7]_i_7_n_40\
    );
\add_ln290_reg_3221[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(1),
      I1 => trunc_ln4_reg_3099(1),
      O => \add_ln290_reg_3221[7]_i_8_n_40\
    );
\add_ln290_reg_3221[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln7_reg_3193(0),
      I1 => trunc_ln4_reg_3099(0),
      O => \add_ln290_reg_3221[7]_i_9_n_40\
    );
\add_ln290_reg_3221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(0),
      Q => \^add_ln290_reg_3221_reg[31]_0\(0),
      R => '0'
    );
\add_ln290_reg_3221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(10),
      Q => \^add_ln290_reg_3221_reg[31]_0\(10),
      R => '0'
    );
\add_ln290_reg_3221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(11),
      Q => \^add_ln290_reg_3221_reg[31]_0\(11),
      R => '0'
    );
\add_ln290_reg_3221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(12),
      Q => \^add_ln290_reg_3221_reg[31]_0\(12),
      R => '0'
    );
\add_ln290_reg_3221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(13),
      Q => \^add_ln290_reg_3221_reg[31]_0\(13),
      R => '0'
    );
\add_ln290_reg_3221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(14),
      Q => \^add_ln290_reg_3221_reg[31]_0\(14),
      R => '0'
    );
\add_ln290_reg_3221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(15),
      Q => \^add_ln290_reg_3221_reg[31]_0\(15),
      R => '0'
    );
\add_ln290_reg_3221_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln290_reg_3221_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln290_reg_3221_reg[15]_i_1_n_40\,
      CO(6) => \add_ln290_reg_3221_reg[15]_i_1_n_41\,
      CO(5) => \add_ln290_reg_3221_reg[15]_i_1_n_42\,
      CO(4) => \add_ln290_reg_3221_reg[15]_i_1_n_43\,
      CO(3) => \add_ln290_reg_3221_reg[15]_i_1_n_44\,
      CO(2) => \add_ln290_reg_3221_reg[15]_i_1_n_45\,
      CO(1) => \add_ln290_reg_3221_reg[15]_i_1_n_46\,
      CO(0) => \add_ln290_reg_3221_reg[15]_i_1_n_47\,
      DI(7) => \add_ln290_reg_3221[15]_i_2_n_40\,
      DI(6 downto 0) => trunc_ln7_reg_3193(14 downto 8),
      O(7 downto 0) => add_ln290_fu_1639_p2(15 downto 8),
      S(7) => \add_ln290_reg_3221[15]_i_3_n_40\,
      S(6) => \add_ln290_reg_3221[15]_i_4_n_40\,
      S(5) => \add_ln290_reg_3221[15]_i_5_n_40\,
      S(4) => \add_ln290_reg_3221[15]_i_6_n_40\,
      S(3) => \add_ln290_reg_3221[15]_i_7_n_40\,
      S(2) => \add_ln290_reg_3221[15]_i_8_n_40\,
      S(1) => \add_ln290_reg_3221[15]_i_9_n_40\,
      S(0) => \add_ln290_reg_3221[15]_i_10_n_40\
    );
\add_ln290_reg_3221_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(16),
      Q => \^add_ln290_reg_3221_reg[31]_0\(16),
      R => '0'
    );
\add_ln290_reg_3221_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(17),
      Q => \^add_ln290_reg_3221_reg[31]_0\(17),
      R => '0'
    );
\add_ln290_reg_3221_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(18),
      Q => \^add_ln290_reg_3221_reg[31]_0\(18),
      R => '0'
    );
\add_ln290_reg_3221_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(19),
      Q => \^add_ln290_reg_3221_reg[31]_0\(19),
      R => '0'
    );
\add_ln290_reg_3221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(1),
      Q => \^add_ln290_reg_3221_reg[31]_0\(1),
      R => '0'
    );
\add_ln290_reg_3221_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(20),
      Q => \^add_ln290_reg_3221_reg[31]_0\(20),
      R => '0'
    );
\add_ln290_reg_3221_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(21),
      Q => \^add_ln290_reg_3221_reg[31]_0\(21),
      R => '0'
    );
\add_ln290_reg_3221_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(22),
      Q => \^add_ln290_reg_3221_reg[31]_0\(22),
      R => '0'
    );
\add_ln290_reg_3221_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(23),
      Q => \^add_ln290_reg_3221_reg[31]_0\(23),
      R => '0'
    );
\add_ln290_reg_3221_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln290_reg_3221_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln290_reg_3221_reg[23]_i_1_n_40\,
      CO(6) => \add_ln290_reg_3221_reg[23]_i_1_n_41\,
      CO(5) => \add_ln290_reg_3221_reg[23]_i_1_n_42\,
      CO(4) => \add_ln290_reg_3221_reg[23]_i_1_n_43\,
      CO(3) => \add_ln290_reg_3221_reg[23]_i_1_n_44\,
      CO(2) => \add_ln290_reg_3221_reg[23]_i_1_n_45\,
      CO(1) => \add_ln290_reg_3221_reg[23]_i_1_n_46\,
      CO(0) => \add_ln290_reg_3221_reg[23]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln4_reg_3099(22 downto 15),
      O(7 downto 0) => add_ln290_fu_1639_p2(23 downto 16),
      S(7) => \add_ln290_reg_3221[23]_i_2_n_40\,
      S(6) => \add_ln290_reg_3221[23]_i_3_n_40\,
      S(5) => \add_ln290_reg_3221[23]_i_4_n_40\,
      S(4) => \add_ln290_reg_3221[23]_i_5_n_40\,
      S(3) => \add_ln290_reg_3221[23]_i_6_n_40\,
      S(2) => \add_ln290_reg_3221[23]_i_7_n_40\,
      S(1) => \add_ln290_reg_3221[23]_i_8_n_40\,
      S(0) => \add_ln290_reg_3221[23]_i_9_n_40\
    );
\add_ln290_reg_3221_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(24),
      Q => \^add_ln290_reg_3221_reg[31]_0\(24),
      R => '0'
    );
\add_ln290_reg_3221_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(25),
      Q => \^add_ln290_reg_3221_reg[31]_0\(25),
      R => '0'
    );
\add_ln290_reg_3221_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(26),
      Q => \^add_ln290_reg_3221_reg[31]_0\(26),
      R => '0'
    );
\add_ln290_reg_3221_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(27),
      Q => \^add_ln290_reg_3221_reg[31]_0\(27),
      R => '0'
    );
\add_ln290_reg_3221_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(28),
      Q => \^add_ln290_reg_3221_reg[31]_0\(28),
      R => '0'
    );
\add_ln290_reg_3221_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(29),
      Q => \^add_ln290_reg_3221_reg[31]_0\(29),
      R => '0'
    );
\add_ln290_reg_3221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(2),
      Q => \^add_ln290_reg_3221_reg[31]_0\(2),
      R => '0'
    );
\add_ln290_reg_3221_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(30),
      Q => \^add_ln290_reg_3221_reg[31]_0\(30),
      R => '0'
    );
\add_ln290_reg_3221_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(31),
      Q => \^add_ln290_reg_3221_reg[31]_0\(31),
      R => '0'
    );
\add_ln290_reg_3221_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln290_reg_3221_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln290_reg_3221_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln290_reg_3221_reg[31]_i_1_n_41\,
      CO(5) => \add_ln290_reg_3221_reg[31]_i_1_n_42\,
      CO(4) => \add_ln290_reg_3221_reg[31]_i_1_n_43\,
      CO(3) => \add_ln290_reg_3221_reg[31]_i_1_n_44\,
      CO(2) => \add_ln290_reg_3221_reg[31]_i_1_n_45\,
      CO(1) => \add_ln290_reg_3221_reg[31]_i_1_n_46\,
      CO(0) => \add_ln290_reg_3221_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => trunc_ln4_reg_3099(29 downto 23),
      O(7 downto 0) => add_ln290_fu_1639_p2(31 downto 24),
      S(7) => \add_ln290_reg_3221[31]_i_2_n_40\,
      S(6) => \add_ln290_reg_3221[31]_i_3_n_40\,
      S(5) => \add_ln290_reg_3221[31]_i_4_n_40\,
      S(4) => \add_ln290_reg_3221[31]_i_5_n_40\,
      S(3) => \add_ln290_reg_3221[31]_i_6_n_40\,
      S(2) => \add_ln290_reg_3221[31]_i_7_n_40\,
      S(1) => \add_ln290_reg_3221[31]_i_8_n_40\,
      S(0) => \add_ln290_reg_3221[31]_i_9_n_40\
    );
\add_ln290_reg_3221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(3),
      Q => \^add_ln290_reg_3221_reg[31]_0\(3),
      R => '0'
    );
\add_ln290_reg_3221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(4),
      Q => \^add_ln290_reg_3221_reg[31]_0\(4),
      R => '0'
    );
\add_ln290_reg_3221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(5),
      Q => \^add_ln290_reg_3221_reg[31]_0\(5),
      R => '0'
    );
\add_ln290_reg_3221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(6),
      Q => \^add_ln290_reg_3221_reg[31]_0\(6),
      R => '0'
    );
\add_ln290_reg_3221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(7),
      Q => \^add_ln290_reg_3221_reg[31]_0\(7),
      R => '0'
    );
\add_ln290_reg_3221_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln290_reg_3221_reg[7]_i_1_n_40\,
      CO(6) => \add_ln290_reg_3221_reg[7]_i_1_n_41\,
      CO(5) => \add_ln290_reg_3221_reg[7]_i_1_n_42\,
      CO(4) => \add_ln290_reg_3221_reg[7]_i_1_n_43\,
      CO(3) => \add_ln290_reg_3221_reg[7]_i_1_n_44\,
      CO(2) => \add_ln290_reg_3221_reg[7]_i_1_n_45\,
      CO(1) => \add_ln290_reg_3221_reg[7]_i_1_n_46\,
      CO(0) => \add_ln290_reg_3221_reg[7]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln7_reg_3193(7 downto 0),
      O(7 downto 0) => add_ln290_fu_1639_p2(7 downto 0),
      S(7) => \add_ln290_reg_3221[7]_i_2_n_40\,
      S(6) => \add_ln290_reg_3221[7]_i_3_n_40\,
      S(5) => \add_ln290_reg_3221[7]_i_4_n_40\,
      S(4) => \add_ln290_reg_3221[7]_i_5_n_40\,
      S(3) => \add_ln290_reg_3221[7]_i_6_n_40\,
      S(2) => \add_ln290_reg_3221[7]_i_7_n_40\,
      S(1) => \add_ln290_reg_3221[7]_i_8_n_40\,
      S(0) => \add_ln290_reg_3221[7]_i_9_n_40\
    );
\add_ln290_reg_3221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(8),
      Q => \^add_ln290_reg_3221_reg[31]_0\(8),
      R => '0'
    );
\add_ln290_reg_3221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => add_ln290_fu_1639_p2(9),
      Q => \^add_ln290_reg_3221_reg[31]_0\(9),
      R => '0'
    );
\add_ln314_reg_3339[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(18),
      I1 => sub_ln304_fu_2212_p2(18),
      I2 => sub_ln304_fu_2212_p2(19),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(19),
      O => \add_ln314_reg_3339[0]_i_10_n_40\
    );
\add_ln314_reg_3339[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(16),
      I1 => sub_ln304_fu_2212_p2(16),
      I2 => sub_ln304_fu_2212_p2(17),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(17),
      O => \add_ln314_reg_3339[0]_i_11_n_40\
    );
\add_ln314_reg_3339[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0355"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(30),
      I1 => m_2_fu_2261_p2(30),
      I2 => m_2_fu_2261_p2(31),
      I3 => sub_ln304_fu_2212_p2(31),
      O => \add_ln314_reg_3339[0]_i_12_n_40\
    );
\add_ln314_reg_3339[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(28),
      I1 => m_2_fu_2261_p2(28),
      I2 => sub_ln304_fu_2212_p2(29),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(29),
      O => \add_ln314_reg_3339[0]_i_13_n_40\
    );
\add_ln314_reg_3339[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(26),
      I1 => m_2_fu_2261_p2(26),
      I2 => sub_ln304_fu_2212_p2(27),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(27),
      O => \add_ln314_reg_3339[0]_i_14_n_40\
    );
\add_ln314_reg_3339[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(24),
      I1 => m_2_fu_2261_p2(24),
      I2 => sub_ln304_fu_2212_p2(25),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(25),
      O => \add_ln314_reg_3339[0]_i_15_n_40\
    );
\add_ln314_reg_3339[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(22),
      I1 => m_2_fu_2261_p2(22),
      I2 => sub_ln304_fu_2212_p2(23),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(23),
      O => \add_ln314_reg_3339[0]_i_16_n_40\
    );
\add_ln314_reg_3339[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(20),
      I1 => m_2_fu_2261_p2(20),
      I2 => sub_ln304_fu_2212_p2(21),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(21),
      O => \add_ln314_reg_3339[0]_i_17_n_40\
    );
\add_ln314_reg_3339[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(18),
      I1 => m_2_fu_2261_p2(18),
      I2 => sub_ln304_fu_2212_p2(19),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(19),
      O => \add_ln314_reg_3339[0]_i_18_n_40\
    );
\add_ln314_reg_3339[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(16),
      I1 => m_2_fu_2261_p2(16),
      I2 => sub_ln304_fu_2212_p2(17),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(17),
      O => \add_ln314_reg_3339[0]_i_19_n_40\
    );
\add_ln314_reg_3339[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(14),
      I1 => sub_ln304_fu_2212_p2(14),
      I2 => sub_ln304_fu_2212_p2(15),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(15),
      O => \add_ln314_reg_3339[0]_i_20_n_40\
    );
\add_ln314_reg_3339[0]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(14),
      I1 => m_2_fu_2261_p2(14),
      I2 => sub_ln304_fu_2212_p2(15),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(15),
      O => \add_ln314_reg_3339[0]_i_28_n_40\
    );
\add_ln314_reg_3339[0]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_2_fu_2261_p2(11),
      I1 => sub_ln304_fu_2212_p2(31),
      I2 => sub_ln304_fu_2212_p2(11),
      O => m_3_fu_2267_p3(11)
    );
\add_ln314_reg_3339[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAA"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(30),
      I1 => m_2_fu_2261_p2(30),
      I2 => m_2_fu_2261_p2(31),
      I3 => sub_ln304_fu_2212_p2(31),
      O => \add_ln314_reg_3339[0]_i_4_n_40\
    );
\add_ln314_reg_3339[0]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_2_fu_2261_p2(9),
      I1 => sub_ln304_fu_2212_p2(31),
      I2 => sub_ln304_fu_2212_p2(9),
      O => m_3_fu_2267_p3(9)
    );
\add_ln314_reg_3339[0]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_2_fu_2261_p2(7),
      I1 => sub_ln304_fu_2212_p2(31),
      I2 => sub_ln304_fu_2212_p2(7),
      O => m_3_fu_2267_p3(7)
    );
\add_ln314_reg_3339[0]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_2_fu_2261_p2(5),
      I1 => sub_ln304_fu_2212_p2(31),
      I2 => sub_ln304_fu_2212_p2(5),
      O => m_3_fu_2267_p3(5)
    );
\add_ln314_reg_3339[0]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_2_fu_2261_p2(3),
      I1 => sub_ln304_fu_2212_p2(31),
      I2 => sub_ln304_fu_2212_p2(3),
      O => m_3_fu_2267_p3(3)
    );
\add_ln314_reg_3339[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(28),
      I1 => sub_ln304_fu_2212_p2(28),
      I2 => sub_ln304_fu_2212_p2(29),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(29),
      O => \add_ln314_reg_3339[0]_i_5_n_40\
    );
\add_ln314_reg_3339[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(31),
      O => \add_ln314_reg_3339[0]_i_50_n_40\
    );
\add_ln314_reg_3339[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(30),
      O => \add_ln314_reg_3339[0]_i_51_n_40\
    );
\add_ln314_reg_3339[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(29),
      O => \add_ln314_reg_3339[0]_i_52_n_40\
    );
\add_ln314_reg_3339[0]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(28),
      O => \add_ln314_reg_3339[0]_i_53_n_40\
    );
\add_ln314_reg_3339[0]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(27),
      O => \add_ln314_reg_3339[0]_i_54_n_40\
    );
\add_ln314_reg_3339[0]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(26),
      O => \add_ln314_reg_3339[0]_i_55_n_40\
    );
\add_ln314_reg_3339[0]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(25),
      O => \add_ln314_reg_3339[0]_i_56_n_40\
    );
\add_ln314_reg_3339[0]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(24),
      O => \add_ln314_reg_3339[0]_i_57_n_40\
    );
\add_ln314_reg_3339[0]_i_58\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(23),
      O => \add_ln314_reg_3339[0]_i_58_n_40\
    );
\add_ln314_reg_3339[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(22),
      O => \add_ln314_reg_3339[0]_i_59_n_40\
    );
\add_ln314_reg_3339[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(26),
      I1 => sub_ln304_fu_2212_p2(26),
      I2 => sub_ln304_fu_2212_p2(27),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(27),
      O => \add_ln314_reg_3339[0]_i_6_n_40\
    );
\add_ln314_reg_3339[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(21),
      O => \add_ln314_reg_3339[0]_i_60_n_40\
    );
\add_ln314_reg_3339[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(20),
      O => \add_ln314_reg_3339[0]_i_61_n_40\
    );
\add_ln314_reg_3339[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(19),
      O => \add_ln314_reg_3339[0]_i_62_n_40\
    );
\add_ln314_reg_3339[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(18),
      O => \add_ln314_reg_3339[0]_i_63_n_40\
    );
\add_ln314_reg_3339[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(17),
      O => \add_ln314_reg_3339[0]_i_64_n_40\
    );
\add_ln314_reg_3339[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(16),
      O => \add_ln314_reg_3339[0]_i_65_n_40\
    );
\add_ln314_reg_3339[0]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(15),
      O => \add_ln314_reg_3339[0]_i_66_n_40\
    );
\add_ln314_reg_3339[0]_i_67\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(14),
      O => \add_ln314_reg_3339[0]_i_67_n_40\
    );
\add_ln314_reg_3339[0]_i_68\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(13),
      O => \add_ln314_reg_3339[0]_i_68_n_40\
    );
\add_ln314_reg_3339[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(12),
      O => \add_ln314_reg_3339[0]_i_69_n_40\
    );
\add_ln314_reg_3339[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(24),
      I1 => sub_ln304_fu_2212_p2(24),
      I2 => sub_ln304_fu_2212_p2(25),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(25),
      O => \add_ln314_reg_3339[0]_i_7_n_40\
    );
\add_ln314_reg_3339[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(11),
      O => \add_ln314_reg_3339[0]_i_70_n_40\
    );
\add_ln314_reg_3339[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(10),
      O => \add_ln314_reg_3339[0]_i_71_n_40\
    );
\add_ln314_reg_3339[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(9),
      O => \add_ln314_reg_3339[0]_i_72_n_40\
    );
\add_ln314_reg_3339[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(0),
      O => \add_ln314_reg_3339[0]_i_73_n_40\
    );
\add_ln314_reg_3339[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(8),
      O => \add_ln314_reg_3339[0]_i_74_n_40\
    );
\add_ln314_reg_3339[0]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(7),
      O => \add_ln314_reg_3339[0]_i_75_n_40\
    );
\add_ln314_reg_3339[0]_i_76\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(6),
      O => \add_ln314_reg_3339[0]_i_76_n_40\
    );
\add_ln314_reg_3339[0]_i_77\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(5),
      O => \add_ln314_reg_3339[0]_i_77_n_40\
    );
\add_ln314_reg_3339[0]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(4),
      O => \add_ln314_reg_3339[0]_i_78_n_40\
    );
\add_ln314_reg_3339[0]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(3),
      O => \add_ln314_reg_3339[0]_i_79_n_40\
    );
\add_ln314_reg_3339[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(22),
      I1 => sub_ln304_fu_2212_p2(22),
      I2 => sub_ln304_fu_2212_p2(23),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(23),
      O => \add_ln314_reg_3339[0]_i_8_n_40\
    );
\add_ln314_reg_3339[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(2),
      O => \add_ln314_reg_3339[0]_i_80_n_40\
    );
\add_ln314_reg_3339[0]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(1),
      O => \add_ln314_reg_3339[0]_i_81_n_40\
    );
\add_ln314_reg_3339[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => m_2_fu_2261_p2(20),
      I1 => sub_ln304_fu_2212_p2(20),
      I2 => sub_ln304_fu_2212_p2(21),
      I3 => sub_ln304_fu_2212_p2(31),
      I4 => m_2_fu_2261_p2(21),
      O => \add_ln314_reg_3339[0]_i_9_n_40\
    );
\add_ln314_reg_3339[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln304_fu_2212_p2(31),
      O => add_ln314_fu_2289_p2(1)
    );
\add_ln314_reg_3339[1]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(25),
      I1 => trunc_ln304_fu_2208_p1(25),
      O => \add_ln314_reg_3339[1]_i_10_n_40\
    );
\add_ln314_reg_3339[1]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(24),
      I1 => trunc_ln304_fu_2208_p1(24),
      O => \add_ln314_reg_3339[1]_i_11_n_40\
    );
\add_ln314_reg_3339[1]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(23),
      I1 => trunc_ln304_fu_2208_p1(23),
      O => \add_ln314_reg_3339[1]_i_13_n_40\
    );
\add_ln314_reg_3339[1]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(22),
      I1 => trunc_ln304_fu_2208_p1(22),
      O => \add_ln314_reg_3339[1]_i_14_n_40\
    );
\add_ln314_reg_3339[1]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(21),
      I1 => trunc_ln304_fu_2208_p1(21),
      O => \add_ln314_reg_3339[1]_i_15_n_40\
    );
\add_ln314_reg_3339[1]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(20),
      I1 => trunc_ln304_fu_2208_p1(20),
      O => \add_ln314_reg_3339[1]_i_16_n_40\
    );
\add_ln314_reg_3339[1]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(19),
      I1 => trunc_ln304_fu_2208_p1(19),
      O => \add_ln314_reg_3339[1]_i_17_n_40\
    );
\add_ln314_reg_3339[1]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(18),
      I1 => trunc_ln304_fu_2208_p1(18),
      O => \add_ln314_reg_3339[1]_i_18_n_40\
    );
\add_ln314_reg_3339[1]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(17),
      I1 => trunc_ln304_fu_2208_p1(17),
      O => \add_ln314_reg_3339[1]_i_19_n_40\
    );
\add_ln314_reg_3339[1]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(16),
      I1 => trunc_ln304_fu_2208_p1(16),
      O => \add_ln314_reg_3339[1]_i_20_n_40\
    );
\add_ln314_reg_3339[1]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(15),
      I1 => trunc_ln304_fu_2208_p1(15),
      O => \add_ln314_reg_3339[1]_i_22_n_40\
    );
\add_ln314_reg_3339[1]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(14),
      I1 => trunc_ln304_fu_2208_p1(14),
      O => \add_ln314_reg_3339[1]_i_23_n_40\
    );
\add_ln314_reg_3339[1]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(13),
      I1 => trunc_ln304_fu_2208_p1(13),
      O => \add_ln314_reg_3339[1]_i_24_n_40\
    );
\add_ln314_reg_3339[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(12),
      I1 => trunc_ln304_fu_2208_p1(12),
      O => \add_ln314_reg_3339[1]_i_25_n_40\
    );
\add_ln314_reg_3339[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(11),
      I1 => trunc_ln304_fu_2208_p1(11),
      O => \add_ln314_reg_3339[1]_i_26_n_40\
    );
\add_ln314_reg_3339[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(10),
      I1 => trunc_ln304_fu_2208_p1(10),
      O => \add_ln314_reg_3339[1]_i_27_n_40\
    );
\add_ln314_reg_3339[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(9),
      I1 => trunc_ln304_fu_2208_p1(9),
      O => \add_ln314_reg_3339[1]_i_28_n_40\
    );
\add_ln314_reg_3339[1]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(8),
      I1 => trunc_ln304_fu_2208_p1(8),
      O => \add_ln314_reg_3339[1]_i_29_n_40\
    );
\add_ln314_reg_3339[1]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(7),
      I1 => trunc_ln304_fu_2208_p1(7),
      O => \add_ln314_reg_3339[1]_i_30_n_40\
    );
\add_ln314_reg_3339[1]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(6),
      I1 => trunc_ln304_fu_2208_p1(6),
      O => \add_ln314_reg_3339[1]_i_31_n_40\
    );
\add_ln314_reg_3339[1]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(5),
      I1 => trunc_ln304_fu_2208_p1(5),
      O => \add_ln314_reg_3339[1]_i_32_n_40\
    );
\add_ln314_reg_3339[1]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(4),
      I1 => trunc_ln304_fu_2208_p1(4),
      O => \add_ln314_reg_3339[1]_i_33_n_40\
    );
\add_ln314_reg_3339[1]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(3),
      I1 => trunc_ln304_fu_2208_p1(3),
      O => \add_ln314_reg_3339[1]_i_34_n_40\
    );
\add_ln314_reg_3339[1]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(2),
      I1 => trunc_ln304_fu_2208_p1(2),
      O => \add_ln314_reg_3339[1]_i_35_n_40\
    );
\add_ln314_reg_3339[1]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(1),
      I1 => trunc_ln304_fu_2208_p1(1),
      O => \add_ln314_reg_3339[1]_i_36_n_40\
    );
\add_ln314_reg_3339[1]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(0),
      I1 => trunc_ln304_fu_2208_p1(0),
      O => \add_ln314_reg_3339[1]_i_37_n_40\
    );
\add_ln314_reg_3339[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(31),
      I1 => \trunc_ln304_fu_2208_p1__0\(31),
      O => \add_ln314_reg_3339[1]_i_4_n_40\
    );
\add_ln314_reg_3339[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(30),
      I1 => trunc_ln304_fu_2208_p1(30),
      O => \add_ln314_reg_3339[1]_i_5_n_40\
    );
\add_ln314_reg_3339[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(29),
      I1 => trunc_ln304_fu_2208_p1(29),
      O => \add_ln314_reg_3339[1]_i_6_n_40\
    );
\add_ln314_reg_3339[1]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(28),
      I1 => trunc_ln304_fu_2208_p1(28),
      O => \add_ln314_reg_3339[1]_i_7_n_40\
    );
\add_ln314_reg_3339[1]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(27),
      I1 => trunc_ln304_fu_2208_p1(27),
      O => \add_ln314_reg_3339[1]_i_8_n_40\
    );
\add_ln314_reg_3339[1]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln3_reg_3085(26),
      I1 => trunc_ln304_fu_2208_p1(26),
      O => \add_ln314_reg_3339[1]_i_9_n_40\
    );
\add_ln314_reg_3339_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => select_ln311_fu_2281_p3(0),
      Q => \^add_ln314_reg_3339_reg[1]_0\(0),
      R => '0'
    );
\add_ln314_reg_3339_reg[0]_i_36\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[0]_i_37_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_add_ln314_reg_3339_reg[0]_i_36_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \add_ln314_reg_3339_reg[0]_i_36_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[0]_i_36_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[0]_i_36_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[0]_i_36_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[0]_i_36_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[0]_i_36_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_add_ln314_reg_3339_reg[0]_i_36_O_UNCONNECTED\(7),
      O(6 downto 0) => m_2_fu_2261_p2(31 downto 25),
      S(7) => '0',
      S(6) => \add_ln314_reg_3339[0]_i_50_n_40\,
      S(5) => \add_ln314_reg_3339[0]_i_51_n_40\,
      S(4) => \add_ln314_reg_3339[0]_i_52_n_40\,
      S(3) => \add_ln314_reg_3339[0]_i_53_n_40\,
      S(2) => \add_ln314_reg_3339[0]_i_54_n_40\,
      S(1) => \add_ln314_reg_3339[0]_i_55_n_40\,
      S(0) => \add_ln314_reg_3339[0]_i_56_n_40\
    );
\add_ln314_reg_3339_reg[0]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[0]_i_38_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[0]_i_37_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[0]_i_37_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[0]_i_37_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[0]_i_37_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[0]_i_37_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[0]_i_37_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[0]_i_37_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[0]_i_37_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_2_fu_2261_p2(24 downto 17),
      S(7) => \add_ln314_reg_3339[0]_i_57_n_40\,
      S(6) => \add_ln314_reg_3339[0]_i_58_n_40\,
      S(5) => \add_ln314_reg_3339[0]_i_59_n_40\,
      S(4) => \add_ln314_reg_3339[0]_i_60_n_40\,
      S(3) => \add_ln314_reg_3339[0]_i_61_n_40\,
      S(2) => \add_ln314_reg_3339[0]_i_62_n_40\,
      S(1) => \add_ln314_reg_3339[0]_i_63_n_40\,
      S(0) => \add_ln314_reg_3339[0]_i_64_n_40\
    );
\add_ln314_reg_3339_reg[0]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[0]_i_40_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[0]_i_38_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[0]_i_38_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[0]_i_38_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[0]_i_38_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[0]_i_38_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[0]_i_38_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[0]_i_38_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[0]_i_38_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_2_fu_2261_p2(16 downto 9),
      S(7) => \add_ln314_reg_3339[0]_i_65_n_40\,
      S(6) => \add_ln314_reg_3339[0]_i_66_n_40\,
      S(5) => \add_ln314_reg_3339[0]_i_67_n_40\,
      S(4) => \add_ln314_reg_3339[0]_i_68_n_40\,
      S(3) => \add_ln314_reg_3339[0]_i_69_n_40\,
      S(2) => \add_ln314_reg_3339[0]_i_70_n_40\,
      S(1) => \add_ln314_reg_3339[0]_i_71_n_40\,
      S(0) => \add_ln314_reg_3339[0]_i_72_n_40\
    );
\add_ln314_reg_3339_reg[0]_i_40\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339[0]_i_73_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[0]_i_40_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[0]_i_40_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[0]_i_40_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[0]_i_40_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[0]_i_40_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[0]_i_40_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[0]_i_40_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[0]_i_40_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_2_fu_2261_p2(8 downto 1),
      S(7) => \add_ln314_reg_3339[0]_i_74_n_40\,
      S(6) => \add_ln314_reg_3339[0]_i_75_n_40\,
      S(5) => \add_ln314_reg_3339[0]_i_76_n_40\,
      S(4) => \add_ln314_reg_3339[0]_i_77_n_40\,
      S(3) => \add_ln314_reg_3339[0]_i_78_n_40\,
      S(2) => \add_ln314_reg_3339[0]_i_79_n_40\,
      S(1) => \add_ln314_reg_3339[0]_i_80_n_40\,
      S(0) => \add_ln314_reg_3339[0]_i_81_n_40\
    );
\add_ln314_reg_3339_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => add_ln314_fu_2289_p2(1),
      Q => \^add_ln314_reg_3339_reg[1]_0\(1),
      R => '0'
    );
\add_ln314_reg_3339_reg[1]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[1]_i_21_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[1]_i_12_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[1]_i_12_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[1]_i_12_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[1]_i_12_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[1]_i_12_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[1]_i_12_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[1]_i_12_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[1]_i_12_n_47\,
      DI(7 downto 0) => trunc_ln3_reg_3085(15 downto 8),
      O(7 downto 0) => sub_ln304_fu_2212_p2(15 downto 8),
      S(7) => \add_ln314_reg_3339[1]_i_22_n_40\,
      S(6) => \add_ln314_reg_3339[1]_i_23_n_40\,
      S(5) => \add_ln314_reg_3339[1]_i_24_n_40\,
      S(4) => \add_ln314_reg_3339[1]_i_25_n_40\,
      S(3) => \add_ln314_reg_3339[1]_i_26_n_40\,
      S(2) => \add_ln314_reg_3339[1]_i_27_n_40\,
      S(1) => \add_ln314_reg_3339[1]_i_28_n_40\,
      S(0) => \add_ln314_reg_3339[1]_i_29_n_40\
    );
\add_ln314_reg_3339_reg[1]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[1]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln314_reg_3339_reg[1]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \add_ln314_reg_3339_reg[1]_i_2_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[1]_i_2_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[1]_i_2_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[1]_i_2_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[1]_i_2_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[1]_i_2_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[1]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => trunc_ln3_reg_3085(30 downto 24),
      O(7 downto 0) => sub_ln304_fu_2212_p2(31 downto 24),
      S(7) => \add_ln314_reg_3339[1]_i_4_n_40\,
      S(6) => \add_ln314_reg_3339[1]_i_5_n_40\,
      S(5) => \add_ln314_reg_3339[1]_i_6_n_40\,
      S(4) => \add_ln314_reg_3339[1]_i_7_n_40\,
      S(3) => \add_ln314_reg_3339[1]_i_8_n_40\,
      S(2) => \add_ln314_reg_3339[1]_i_9_n_40\,
      S(1) => \add_ln314_reg_3339[1]_i_10_n_40\,
      S(0) => \add_ln314_reg_3339[1]_i_11_n_40\
    );
\add_ln314_reg_3339_reg[1]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[1]_i_21_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[1]_i_21_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[1]_i_21_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[1]_i_21_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[1]_i_21_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[1]_i_21_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[1]_i_21_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[1]_i_21_n_47\,
      DI(7 downto 0) => trunc_ln3_reg_3085(7 downto 0),
      O(7 downto 0) => sub_ln304_fu_2212_p2(7 downto 0),
      S(7) => \add_ln314_reg_3339[1]_i_30_n_40\,
      S(6) => \add_ln314_reg_3339[1]_i_31_n_40\,
      S(5) => \add_ln314_reg_3339[1]_i_32_n_40\,
      S(4) => \add_ln314_reg_3339[1]_i_33_n_40\,
      S(3) => \add_ln314_reg_3339[1]_i_34_n_40\,
      S(2) => \add_ln314_reg_3339[1]_i_35_n_40\,
      S(1) => \add_ln314_reg_3339[1]_i_36_n_40\,
      S(0) => \add_ln314_reg_3339[1]_i_37_n_40\
    );
\add_ln314_reg_3339_reg[1]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln314_reg_3339_reg[1]_i_12_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln314_reg_3339_reg[1]_i_3_n_40\,
      CO(6) => \add_ln314_reg_3339_reg[1]_i_3_n_41\,
      CO(5) => \add_ln314_reg_3339_reg[1]_i_3_n_42\,
      CO(4) => \add_ln314_reg_3339_reg[1]_i_3_n_43\,
      CO(3) => \add_ln314_reg_3339_reg[1]_i_3_n_44\,
      CO(2) => \add_ln314_reg_3339_reg[1]_i_3_n_45\,
      CO(1) => \add_ln314_reg_3339_reg[1]_i_3_n_46\,
      CO(0) => \add_ln314_reg_3339_reg[1]_i_3_n_47\,
      DI(7 downto 0) => trunc_ln3_reg_3085(23 downto 16),
      O(7 downto 0) => sub_ln304_fu_2212_p2(23 downto 16),
      S(7) => \add_ln314_reg_3339[1]_i_13_n_40\,
      S(6) => \add_ln314_reg_3339[1]_i_14_n_40\,
      S(5) => \add_ln314_reg_3339[1]_i_15_n_40\,
      S(4) => \add_ln314_reg_3339[1]_i_16_n_40\,
      S(3) => \add_ln314_reg_3339[1]_i_17_n_40\,
      S(2) => \add_ln314_reg_3339[1]_i_18_n_40\,
      S(1) => \add_ln314_reg_3339[1]_i_19_n_40\,
      S(0) => \add_ln314_reg_3339[1]_i_20_n_40\
    );
\add_ln317_reg_3380[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(8),
      I1 => trunc_ln469_1_reg_3326(8),
      O => \add_ln317_reg_3380[15]_i_10_n_40\
    );
\add_ln317_reg_3380[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(13),
      O => \add_ln317_reg_3380[15]_i_2_n_40\
    );
\add_ln317_reg_3380[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(14),
      I1 => trunc_ln469_1_reg_3326(15),
      O => \add_ln317_reg_3380[15]_i_3_n_40\
    );
\add_ln317_reg_3380[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(13),
      I1 => trunc_ln469_1_reg_3326(14),
      O => \add_ln317_reg_3380[15]_i_4_n_40\
    );
\add_ln317_reg_3380[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(13),
      I1 => trunc_ln10_reg_3346(13),
      O => \add_ln317_reg_3380[15]_i_5_n_40\
    );
\add_ln317_reg_3380[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(12),
      I1 => trunc_ln469_1_reg_3326(12),
      O => \add_ln317_reg_3380[15]_i_6_n_40\
    );
\add_ln317_reg_3380[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(11),
      I1 => trunc_ln469_1_reg_3326(11),
      O => \add_ln317_reg_3380[15]_i_7_n_40\
    );
\add_ln317_reg_3380[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(10),
      I1 => trunc_ln469_1_reg_3326(10),
      O => \add_ln317_reg_3380[15]_i_8_n_40\
    );
\add_ln317_reg_3380[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(9),
      I1 => trunc_ln469_1_reg_3326(9),
      O => \add_ln317_reg_3380[15]_i_9_n_40\
    );
\add_ln317_reg_3380[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(22),
      I1 => trunc_ln469_1_reg_3326(23),
      O => \add_ln317_reg_3380[23]_i_2_n_40\
    );
\add_ln317_reg_3380[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(21),
      I1 => trunc_ln469_1_reg_3326(22),
      O => \add_ln317_reg_3380[23]_i_3_n_40\
    );
\add_ln317_reg_3380[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(20),
      I1 => trunc_ln469_1_reg_3326(21),
      O => \add_ln317_reg_3380[23]_i_4_n_40\
    );
\add_ln317_reg_3380[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(19),
      I1 => trunc_ln469_1_reg_3326(20),
      O => \add_ln317_reg_3380[23]_i_5_n_40\
    );
\add_ln317_reg_3380[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(18),
      I1 => trunc_ln469_1_reg_3326(19),
      O => \add_ln317_reg_3380[23]_i_6_n_40\
    );
\add_ln317_reg_3380[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(17),
      I1 => trunc_ln469_1_reg_3326(18),
      O => \add_ln317_reg_3380[23]_i_7_n_40\
    );
\add_ln317_reg_3380[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(16),
      I1 => trunc_ln469_1_reg_3326(17),
      O => \add_ln317_reg_3380[23]_i_8_n_40\
    );
\add_ln317_reg_3380[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(15),
      I1 => trunc_ln469_1_reg_3326(16),
      O => \add_ln317_reg_3380[23]_i_9_n_40\
    );
\add_ln317_reg_3380[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(30),
      I1 => trunc_ln469_1_reg_3326(31),
      O => \add_ln317_reg_3380[31]_i_2_n_40\
    );
\add_ln317_reg_3380[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(29),
      I1 => trunc_ln469_1_reg_3326(30),
      O => \add_ln317_reg_3380[31]_i_3_n_40\
    );
\add_ln317_reg_3380[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(28),
      I1 => trunc_ln469_1_reg_3326(29),
      O => \add_ln317_reg_3380[31]_i_4_n_40\
    );
\add_ln317_reg_3380[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(27),
      I1 => trunc_ln469_1_reg_3326(28),
      O => \add_ln317_reg_3380[31]_i_5_n_40\
    );
\add_ln317_reg_3380[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(26),
      I1 => trunc_ln469_1_reg_3326(27),
      O => \add_ln317_reg_3380[31]_i_6_n_40\
    );
\add_ln317_reg_3380[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(25),
      I1 => trunc_ln469_1_reg_3326(26),
      O => \add_ln317_reg_3380[31]_i_7_n_40\
    );
\add_ln317_reg_3380[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(24),
      I1 => trunc_ln469_1_reg_3326(25),
      O => \add_ln317_reg_3380[31]_i_8_n_40\
    );
\add_ln317_reg_3380[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln469_1_reg_3326(23),
      I1 => trunc_ln469_1_reg_3326(24),
      O => \add_ln317_reg_3380[31]_i_9_n_40\
    );
\add_ln317_reg_3380[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(7),
      I1 => trunc_ln469_1_reg_3326(7),
      O => \add_ln317_reg_3380[7]_i_2_n_40\
    );
\add_ln317_reg_3380[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(6),
      I1 => trunc_ln469_1_reg_3326(6),
      O => \add_ln317_reg_3380[7]_i_3_n_40\
    );
\add_ln317_reg_3380[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(5),
      I1 => trunc_ln469_1_reg_3326(5),
      O => \add_ln317_reg_3380[7]_i_4_n_40\
    );
\add_ln317_reg_3380[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(4),
      I1 => trunc_ln469_1_reg_3326(4),
      O => \add_ln317_reg_3380[7]_i_5_n_40\
    );
\add_ln317_reg_3380[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(3),
      I1 => trunc_ln469_1_reg_3326(3),
      O => \add_ln317_reg_3380[7]_i_6_n_40\
    );
\add_ln317_reg_3380[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(2),
      I1 => trunc_ln469_1_reg_3326(2),
      O => \add_ln317_reg_3380[7]_i_7_n_40\
    );
\add_ln317_reg_3380[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(1),
      I1 => trunc_ln469_1_reg_3326(1),
      O => \add_ln317_reg_3380[7]_i_8_n_40\
    );
\add_ln317_reg_3380[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln10_reg_3346(0),
      I1 => trunc_ln469_1_reg_3326(0),
      O => \add_ln317_reg_3380[7]_i_9_n_40\
    );
\add_ln317_reg_3380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(0),
      Q => \^add_ln317_reg_3380_reg[31]_0\(0),
      R => '0'
    );
\add_ln317_reg_3380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(10),
      Q => \^add_ln317_reg_3380_reg[31]_0\(10),
      R => '0'
    );
\add_ln317_reg_3380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(11),
      Q => \^add_ln317_reg_3380_reg[31]_0\(11),
      R => '0'
    );
\add_ln317_reg_3380_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(12),
      Q => \^add_ln317_reg_3380_reg[31]_0\(12),
      R => '0'
    );
\add_ln317_reg_3380_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(13),
      Q => \^add_ln317_reg_3380_reg[31]_0\(13),
      R => '0'
    );
\add_ln317_reg_3380_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(14),
      Q => \^add_ln317_reg_3380_reg[31]_0\(14),
      R => '0'
    );
\add_ln317_reg_3380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(15),
      Q => \^add_ln317_reg_3380_reg[31]_0\(15),
      R => '0'
    );
\add_ln317_reg_3380_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln317_reg_3380_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln317_reg_3380_reg[15]_i_1_n_40\,
      CO(6) => \add_ln317_reg_3380_reg[15]_i_1_n_41\,
      CO(5) => \add_ln317_reg_3380_reg[15]_i_1_n_42\,
      CO(4) => \add_ln317_reg_3380_reg[15]_i_1_n_43\,
      CO(3) => \add_ln317_reg_3380_reg[15]_i_1_n_44\,
      CO(2) => \add_ln317_reg_3380_reg[15]_i_1_n_45\,
      CO(1) => \add_ln317_reg_3380_reg[15]_i_1_n_46\,
      CO(0) => \add_ln317_reg_3380_reg[15]_i_1_n_47\,
      DI(7 downto 6) => trunc_ln469_1_reg_3326(14 downto 13),
      DI(5) => \add_ln317_reg_3380[15]_i_2_n_40\,
      DI(4 downto 0) => trunc_ln10_reg_3346(12 downto 8),
      O(7 downto 0) => add_ln317_fu_2504_p2(15 downto 8),
      S(7) => \add_ln317_reg_3380[15]_i_3_n_40\,
      S(6) => \add_ln317_reg_3380[15]_i_4_n_40\,
      S(5) => \add_ln317_reg_3380[15]_i_5_n_40\,
      S(4) => \add_ln317_reg_3380[15]_i_6_n_40\,
      S(3) => \add_ln317_reg_3380[15]_i_7_n_40\,
      S(2) => \add_ln317_reg_3380[15]_i_8_n_40\,
      S(1) => \add_ln317_reg_3380[15]_i_9_n_40\,
      S(0) => \add_ln317_reg_3380[15]_i_10_n_40\
    );
\add_ln317_reg_3380_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(16),
      Q => \^add_ln317_reg_3380_reg[31]_0\(16),
      R => '0'
    );
\add_ln317_reg_3380_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(17),
      Q => \^add_ln317_reg_3380_reg[31]_0\(17),
      R => '0'
    );
\add_ln317_reg_3380_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(18),
      Q => \^add_ln317_reg_3380_reg[31]_0\(18),
      R => '0'
    );
\add_ln317_reg_3380_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(19),
      Q => \^add_ln317_reg_3380_reg[31]_0\(19),
      R => '0'
    );
\add_ln317_reg_3380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(1),
      Q => \^add_ln317_reg_3380_reg[31]_0\(1),
      R => '0'
    );
\add_ln317_reg_3380_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(20),
      Q => \^add_ln317_reg_3380_reg[31]_0\(20),
      R => '0'
    );
\add_ln317_reg_3380_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(21),
      Q => \^add_ln317_reg_3380_reg[31]_0\(21),
      R => '0'
    );
\add_ln317_reg_3380_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(22),
      Q => \^add_ln317_reg_3380_reg[31]_0\(22),
      R => '0'
    );
\add_ln317_reg_3380_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(23),
      Q => \^add_ln317_reg_3380_reg[31]_0\(23),
      R => '0'
    );
\add_ln317_reg_3380_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln317_reg_3380_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \add_ln317_reg_3380_reg[23]_i_1_n_40\,
      CO(6) => \add_ln317_reg_3380_reg[23]_i_1_n_41\,
      CO(5) => \add_ln317_reg_3380_reg[23]_i_1_n_42\,
      CO(4) => \add_ln317_reg_3380_reg[23]_i_1_n_43\,
      CO(3) => \add_ln317_reg_3380_reg[23]_i_1_n_44\,
      CO(2) => \add_ln317_reg_3380_reg[23]_i_1_n_45\,
      CO(1) => \add_ln317_reg_3380_reg[23]_i_1_n_46\,
      CO(0) => \add_ln317_reg_3380_reg[23]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln469_1_reg_3326(22 downto 15),
      O(7 downto 0) => add_ln317_fu_2504_p2(23 downto 16),
      S(7) => \add_ln317_reg_3380[23]_i_2_n_40\,
      S(6) => \add_ln317_reg_3380[23]_i_3_n_40\,
      S(5) => \add_ln317_reg_3380[23]_i_4_n_40\,
      S(4) => \add_ln317_reg_3380[23]_i_5_n_40\,
      S(3) => \add_ln317_reg_3380[23]_i_6_n_40\,
      S(2) => \add_ln317_reg_3380[23]_i_7_n_40\,
      S(1) => \add_ln317_reg_3380[23]_i_8_n_40\,
      S(0) => \add_ln317_reg_3380[23]_i_9_n_40\
    );
\add_ln317_reg_3380_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(24),
      Q => \^add_ln317_reg_3380_reg[31]_0\(24),
      R => '0'
    );
\add_ln317_reg_3380_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(25),
      Q => \^add_ln317_reg_3380_reg[31]_0\(25),
      R => '0'
    );
\add_ln317_reg_3380_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(26),
      Q => \^add_ln317_reg_3380_reg[31]_0\(26),
      R => '0'
    );
\add_ln317_reg_3380_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(27),
      Q => \^add_ln317_reg_3380_reg[31]_0\(27),
      R => '0'
    );
\add_ln317_reg_3380_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(28),
      Q => \^add_ln317_reg_3380_reg[31]_0\(28),
      R => '0'
    );
\add_ln317_reg_3380_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(29),
      Q => \^add_ln317_reg_3380_reg[31]_0\(29),
      R => '0'
    );
\add_ln317_reg_3380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(2),
      Q => \^add_ln317_reg_3380_reg[31]_0\(2),
      R => '0'
    );
\add_ln317_reg_3380_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(30),
      Q => \^add_ln317_reg_3380_reg[31]_0\(30),
      R => '0'
    );
\add_ln317_reg_3380_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(31),
      Q => \^add_ln317_reg_3380_reg[31]_0\(31),
      R => '0'
    );
\add_ln317_reg_3380_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln317_reg_3380_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln317_reg_3380_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln317_reg_3380_reg[31]_i_1_n_41\,
      CO(5) => \add_ln317_reg_3380_reg[31]_i_1_n_42\,
      CO(4) => \add_ln317_reg_3380_reg[31]_i_1_n_43\,
      CO(3) => \add_ln317_reg_3380_reg[31]_i_1_n_44\,
      CO(2) => \add_ln317_reg_3380_reg[31]_i_1_n_45\,
      CO(1) => \add_ln317_reg_3380_reg[31]_i_1_n_46\,
      CO(0) => \add_ln317_reg_3380_reg[31]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => trunc_ln469_1_reg_3326(29 downto 23),
      O(7 downto 0) => add_ln317_fu_2504_p2(31 downto 24),
      S(7) => \add_ln317_reg_3380[31]_i_2_n_40\,
      S(6) => \add_ln317_reg_3380[31]_i_3_n_40\,
      S(5) => \add_ln317_reg_3380[31]_i_4_n_40\,
      S(4) => \add_ln317_reg_3380[31]_i_5_n_40\,
      S(3) => \add_ln317_reg_3380[31]_i_6_n_40\,
      S(2) => \add_ln317_reg_3380[31]_i_7_n_40\,
      S(1) => \add_ln317_reg_3380[31]_i_8_n_40\,
      S(0) => \add_ln317_reg_3380[31]_i_9_n_40\
    );
\add_ln317_reg_3380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(3),
      Q => \^add_ln317_reg_3380_reg[31]_0\(3),
      R => '0'
    );
\add_ln317_reg_3380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(4),
      Q => \^add_ln317_reg_3380_reg[31]_0\(4),
      R => '0'
    );
\add_ln317_reg_3380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(5),
      Q => \^add_ln317_reg_3380_reg[31]_0\(5),
      R => '0'
    );
\add_ln317_reg_3380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(6),
      Q => \^add_ln317_reg_3380_reg[31]_0\(6),
      R => '0'
    );
\add_ln317_reg_3380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(7),
      Q => \^add_ln317_reg_3380_reg[31]_0\(7),
      R => '0'
    );
\add_ln317_reg_3380_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln317_reg_3380_reg[7]_i_1_n_40\,
      CO(6) => \add_ln317_reg_3380_reg[7]_i_1_n_41\,
      CO(5) => \add_ln317_reg_3380_reg[7]_i_1_n_42\,
      CO(4) => \add_ln317_reg_3380_reg[7]_i_1_n_43\,
      CO(3) => \add_ln317_reg_3380_reg[7]_i_1_n_44\,
      CO(2) => \add_ln317_reg_3380_reg[7]_i_1_n_45\,
      CO(1) => \add_ln317_reg_3380_reg[7]_i_1_n_46\,
      CO(0) => \add_ln317_reg_3380_reg[7]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln10_reg_3346(7 downto 0),
      O(7 downto 0) => add_ln317_fu_2504_p2(7 downto 0),
      S(7) => \add_ln317_reg_3380[7]_i_2_n_40\,
      S(6) => \add_ln317_reg_3380[7]_i_3_n_40\,
      S(5) => \add_ln317_reg_3380[7]_i_4_n_40\,
      S(4) => \add_ln317_reg_3380[7]_i_5_n_40\,
      S(3) => \add_ln317_reg_3380[7]_i_6_n_40\,
      S(2) => \add_ln317_reg_3380[7]_i_7_n_40\,
      S(1) => \add_ln317_reg_3380[7]_i_8_n_40\,
      S(0) => \add_ln317_reg_3380[7]_i_9_n_40\
    );
\add_ln317_reg_3380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(8),
      Q => \^add_ln317_reg_3380_reg[31]_0\(8),
      R => '0'
    );
\add_ln317_reg_3380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => add_ln317_fu_2504_p2(9),
      Q => \^add_ln317_reg_3380_reg[31]_0\(9),
      R => '0'
    );
\add_ln493_reg_3146[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mil_fu_366(0),
      O => add_ln493_fu_1384_p2(0)
    );
\add_ln493_reg_3146[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mil_fu_366(0),
      I1 => mil_fu_366(1),
      O => add_ln493_fu_1384_p2(1)
    );
\add_ln493_reg_3146[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mil_fu_366(2),
      I1 => mil_fu_366(1),
      I2 => mil_fu_366(0),
      O => add_ln493_fu_1384_p2(2)
    );
\add_ln493_reg_3146[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mil_fu_366(3),
      I1 => mil_fu_366(0),
      I2 => mil_fu_366(1),
      I3 => mil_fu_366(2),
      O => add_ln493_fu_1384_p2(3)
    );
\add_ln493_reg_3146[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mil_fu_366(4),
      I1 => mil_fu_366(2),
      I2 => mil_fu_366(1),
      I3 => mil_fu_366(0),
      I4 => mil_fu_366(3),
      O => add_ln493_fu_1384_p2(4)
    );
\add_ln493_reg_3146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => add_ln493_fu_1384_p2(0),
      Q => add_ln493_reg_3146(0),
      R => '0'
    );
\add_ln493_reg_3146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => add_ln493_fu_1384_p2(1),
      Q => add_ln493_reg_3146(1),
      R => '0'
    );
\add_ln493_reg_3146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => add_ln493_fu_1384_p2(2),
      Q => add_ln493_reg_3146(2),
      R => '0'
    );
\add_ln493_reg_3146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => add_ln493_fu_1384_p2(3),
      Q => add_ln493_reg_3146(3),
      R => '0'
    );
\add_ln493_reg_3146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => add_ln493_fu_1384_p2(4),
      Q => add_ln493_reg_3146(4),
      R => '0'
    );
\ah1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \ah1_reg[15]_i_4_n_47\,
      I1 => \ah1[0]_i_2_n_40\,
      I2 => \ah1_reg[15]_i_5_n_47\,
      I3 => apl1_4_reg_3422(0),
      O => \apl1_4_reg_3422_reg[15]_0\(0)
    );
\ah1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(0),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[0]_i_2_n_40\
    );
\ah1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \ah1[10]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[10]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(10)
    );
\ah1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(10),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[10]_i_2_n_40\
    );
\ah1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \ah1[15]_i_8_n_40\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(10),
      I3 => \ah1_reg[11]_i_2_n_45\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(10),
      O => \ah1[10]_i_3_n_40\
    );
\ah1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_3_reg_3416(11),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(10),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => \ah1_reg[15]_i_4_n_47\,
      I5 => \ah1[11]_i_4_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(11)
    );
\ah1[11]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(16),
      O => \ah1[11]_i_11_n_40\
    );
\ah1[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF01FFFF"
    )
        port map (
      I0 => \ah1[11]_i_28_n_40\,
      I1 => apl2_3_reg_3416(8),
      I2 => apl2_3_reg_3416(9),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(10),
      I5 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[11]_i_12_n_40\
    );
\ah1[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(15),
      I1 => apl2_3_reg_3416(14),
      O => \ah1[11]_i_13_n_40\
    );
\ah1[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(11),
      I1 => apl2_3_reg_3416(10),
      O => \ah1[11]_i_14_n_40\
    );
\ah1[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(9),
      I1 => apl2_3_reg_3416(8),
      O => \ah1[11]_i_15_n_40\
    );
\ah1[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(7),
      I1 => apl2_3_reg_3416(6),
      O => \ah1[11]_i_16_n_40\
    );
\ah1[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(5),
      I1 => apl2_3_reg_3416(4),
      O => \ah1[11]_i_17_n_40\
    );
\ah1[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(3),
      I1 => apl2_3_reg_3416(2),
      O => \ah1[11]_i_18_n_40\
    );
\ah1[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_3_reg_3416(1),
      I1 => apl2_3_reg_3416(0),
      O => \ah1[11]_i_19_n_40\
    );
\ah1[11]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(14),
      I1 => apl2_3_reg_3416(15),
      O => \ah1[11]_i_20_n_40\
    );
\ah1[11]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_3_reg_3416(13),
      I1 => apl2_3_reg_3416(12),
      O => \ah1[11]_i_21_n_40\
    );
\ah1[11]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(10),
      I1 => apl2_3_reg_3416(11),
      O => \ah1[11]_i_22_n_40\
    );
\ah1[11]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(8),
      I1 => apl2_3_reg_3416(9),
      O => \ah1[11]_i_23_n_40\
    );
\ah1[11]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(6),
      I1 => apl2_3_reg_3416(7),
      O => \ah1[11]_i_24_n_40\
    );
\ah1[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(4),
      I1 => apl2_3_reg_3416(5),
      O => \ah1[11]_i_25_n_40\
    );
\ah1[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(2),
      I1 => apl2_3_reg_3416(3),
      O => \ah1[11]_i_26_n_40\
    );
\ah1[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(0),
      I1 => apl2_3_reg_3416(1),
      O => \ah1[11]_i_27_n_40\
    );
\ah1[11]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \ah1[7]_i_2_n_40\,
      I1 => \ah1[6]_i_2_n_40\,
      I2 => \ah1[5]_i_3_n_40\,
      I3 => \ah1[4]_i_2_n_40\,
      I4 => \ah1[5]_i_4_n_40\,
      O => \ah1[11]_i_28_n_40\
    );
\ah1[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \ah1[11]_i_12_n_40\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(11),
      I3 => \ah1_reg[11]_i_2_n_45\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(11),
      O => \ah1[11]_i_4_n_40\
    );
\ah1[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_3_reg_3416(14),
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(15),
      O => \ah1[11]_i_5_n_40\
    );
\ah1[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \ah1_reg[11]_i_3_n_47\,
      I1 => apl2_3_reg_3416(12),
      I2 => apl2_3_reg_3416(13),
      O => \ah1[11]_i_6_n_40\
    );
\ah1[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_3_reg_3416(16),
      I1 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[11]_i_7_n_40\
    );
\ah1[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_3_reg_3416(15),
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(14),
      O => \ah1[11]_i_8_n_40\
    );
\ah1[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_3_reg_3416(12),
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(13),
      O => \ah1[11]_i_9_n_40\
    );
\ah1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[12]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[12]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(12)
    );
\ah1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF6FA"
    )
        port map (
      I0 => apl2_3_reg_3416(12),
      I1 => apl2_3_reg_3416(11),
      I2 => \ah1_reg[11]_i_3_n_47\,
      I3 => apl2_3_reg_3416(10),
      I4 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[12]_i_2_n_40\
    );
\ah1[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[12]_i_4_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(12),
      O => \ah1[12]_i_3_n_40\
    );
\ah1[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A80057FFA800A800"
    )
        port map (
      I0 => apl2_3_reg_3416(11),
      I1 => \ah1[13]_i_4_n_40\,
      I2 => \ah1[9]_i_2_n_40\,
      I3 => \ah1[10]_i_2_n_40\,
      I4 => \ah1_reg[11]_i_2_n_45\,
      I5 => \ah1[15]_i_7_n_40\,
      O => \ah1[12]_i_4_n_40\
    );
\ah1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFB8B8"
    )
        port map (
      I0 => \ah1[13]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(13),
      I3 => \ah1[13]_i_3_n_40\,
      I4 => \ah1_reg[15]_i_4_n_47\,
      O => \apl1_4_reg_3422_reg[15]_0\(13)
    );
\ah1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555599955555"
    )
        port map (
      I0 => \ah1[15]_i_9_n_40\,
      I1 => \ah1[10]_i_2_n_40\,
      I2 => \ah1[9]_i_2_n_40\,
      I3 => \ah1[13]_i_4_n_40\,
      I4 => apl2_3_reg_3416(11),
      I5 => \ah1[15]_i_7_n_40\,
      O => \ah1[13]_i_2_n_40\
    );
\ah1[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => \ah1[15]_i_9_n_40\,
      I1 => \ah1[10]_i_2_n_40\,
      I2 => apl2_3_reg_3416(11),
      I3 => \ah1[15]_i_7_n_40\,
      O => \ah1[13]_i_3_n_40\
    );
\ah1[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ah1[5]_i_4_n_40\,
      I1 => \ah1[4]_i_2_n_40\,
      I2 => \ah1[5]_i_3_n_40\,
      I3 => \ah1[6]_i_2_n_40\,
      I4 => \ah1[7]_i_2_n_40\,
      I5 => \ah1[8]_i_2_n_40\,
      O => \ah1[13]_i_4_n_40\
    );
\ah1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[14]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[14]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(14)
    );
\ah1[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAAA"
    )
        port map (
      I0 => \ah1[15]_i_6_n_40\,
      I1 => \ah1[15]_i_7_n_40\,
      I2 => apl2_3_reg_3416(11),
      I3 => \ah1[10]_i_2_n_40\,
      I4 => \ah1[15]_i_9_n_40\,
      O => \ah1[14]_i_2_n_40\
    );
\ah1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \ah1[15]_i_9_n_40\,
      I1 => \ah1[14]_i_4_n_40\,
      I2 => \ah1[15]_i_6_n_40\,
      I3 => \ah1_reg[15]_i_5_n_47\,
      I4 => apl1_4_reg_3422(14),
      O => \ah1[14]_i_3_n_40\
    );
\ah1[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E00000000000"
    )
        port map (
      I0 => \ah1_reg[11]_i_3_n_47\,
      I1 => apl2_3_reg_3416(12),
      I2 => apl2_3_reg_3416(11),
      I3 => \ah1[13]_i_4_n_40\,
      I4 => \ah1[9]_i_2_n_40\,
      I5 => \ah1[10]_i_2_n_40\,
      O => \ah1[14]_i_4_n_40\
    );
\ah1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(8),
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[31]_2\(0)
    );
\ah1[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \ah1[15]_i_3_n_40\,
      I1 => apl1_4_reg_3422(16),
      I2 => apl1_4_reg_3422(17),
      I3 => \ah1_reg[15]_i_5_n_47\,
      O => \ah1[15]_i_11_n_40\
    );
\ah1[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F1"
    )
        port map (
      I0 => apl1_4_reg_3422(17),
      I1 => apl1_4_reg_3422(16),
      I2 => \ah1_reg[15]_i_5_n_47\,
      I3 => \ah1[15]_i_3_n_40\,
      O => \ah1[15]_i_12_n_40\
    );
\ah1[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl1_4_reg_3422(16),
      I1 => apl1_4_reg_3422(17),
      O => \ah1[15]_i_14_n_40\
    );
\ah1[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl1_4_reg_3422(16),
      I1 => apl1_4_reg_3422(17),
      O => \ah1[15]_i_15_n_40\
    );
\ah1[15]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_4_reg_3422(15),
      I1 => \ah1[15]_i_48_n_40\,
      I2 => \ah1_reg[15]_i_5_n_47\,
      I3 => apl1_4_reg_3422(14),
      I4 => \ah1[15]_i_49_n_40\,
      O => \ah1[15]_i_16_n_40\
    );
\ah1[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0047004747FF0047"
    )
        port map (
      I0 => \ah1[13]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(13),
      I3 => \ah1[13]_i_3_n_40\,
      I4 => \ah1[12]_i_2_n_40\,
      I5 => \ah1[12]_i_3_n_40\,
      O => \ah1[15]_i_17_n_40\
    );
\ah1[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00087707000B7737"
    )
        port map (
      I0 => \ah1[15]_i_8_n_40\,
      I1 => \ah1[10]_i_2_n_40\,
      I2 => apl1_4_reg_3422(11),
      I3 => \ah1_reg[15]_i_5_n_47\,
      I4 => \ah1[15]_i_50_n_40\,
      I5 => apl1_4_reg_3422(10),
      O => \ah1[15]_i_18_n_40\
    );
\ah1[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \ah1_reg[11]_i_3_n_47\,
      I1 => apl2_3_reg_3416(9),
      I2 => \ah1_reg[11]_i_2_n_45\,
      I3 => \ah1[9]_i_3_n_40\,
      I4 => apl2_3_reg_3416(8),
      I5 => \ah1[8]_i_3_n_40\,
      O => \ah1[15]_i_19_n_40\
    );
\ah1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \ah1[15]_i_3_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => apl1_4_reg_3422(15),
      I3 => \ah1_reg[15]_i_5_n_47\,
      O => \apl1_4_reg_3422_reg[15]_0\(15)
    );
\ah1[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \ah1_reg[11]_i_3_n_47\,
      I1 => apl2_3_reg_3416(7),
      I2 => \ah1_reg[11]_i_2_n_45\,
      I3 => \ah1[7]_i_3_n_40\,
      I4 => apl2_3_reg_3416(6),
      I5 => \ah1[6]_i_3_n_40\,
      O => \ah1[15]_i_20_n_40\
    );
\ah1[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_4_reg_3422(5),
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => \ah1[5]_i_4_n_40\,
      I3 => \ah1[4]_i_2_n_40\,
      I4 => \ah1[5]_i_3_n_40\,
      I5 => apl1_4_reg_3422(4),
      O => \ah1[15]_i_21_n_40\
    );
\ah1[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_4_reg_3422(3),
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => \ah1[15]_i_51_n_40\,
      I3 => \ah1[2]_i_3_n_40\,
      I4 => \ah1[3]_i_3_n_40\,
      I5 => apl1_4_reg_3422(2),
      O => \ah1[15]_i_22_n_40\
    );
\ah1[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => apl1_4_reg_3422(0),
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => \ah1[0]_i_2_n_40\,
      I3 => apl1_4_reg_3422(1),
      I4 => \ah1[1]_i_2_n_40\,
      O => \ah1[15]_i_23_n_40\
    );
\ah1[15]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02083831"
    )
        port map (
      I0 => apl1_4_reg_3422(15),
      I1 => \ah1[15]_i_48_n_40\,
      I2 => \ah1_reg[15]_i_5_n_47\,
      I3 => apl1_4_reg_3422(14),
      I4 => \ah1[15]_i_49_n_40\,
      O => \ah1[15]_i_24_n_40\
    );
\ah1[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A60000000056A6"
    )
        port map (
      I0 => \ah1[13]_i_3_n_40\,
      I1 => apl1_4_reg_3422(13),
      I2 => \ah1_reg[15]_i_5_n_47\,
      I3 => \ah1[13]_i_2_n_40\,
      I4 => \ah1[12]_i_3_n_40\,
      I5 => \ah1[12]_i_2_n_40\,
      O => \ah1[15]_i_25_n_40\
    );
\ah1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000066F0009600"
    )
        port map (
      I0 => \ah1[15]_i_50_n_40\,
      I1 => apl1_4_reg_3422(11),
      I2 => \ah1[15]_i_8_n_40\,
      I3 => \ah1[10]_i_2_n_40\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(10),
      O => \ah1[15]_i_26_n_40\
    );
\ah1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \ah1[9]_i_3_n_40\,
      I1 => apl2_3_reg_3416(9),
      I2 => \ah1[8]_i_3_n_40\,
      I3 => \ah1_reg[11]_i_2_n_45\,
      I4 => apl2_3_reg_3416(8),
      I5 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[15]_i_27_n_40\
    );
\ah1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \ah1[7]_i_3_n_40\,
      I1 => apl2_3_reg_3416(7),
      I2 => \ah1[6]_i_3_n_40\,
      I3 => \ah1_reg[11]_i_2_n_45\,
      I4 => apl2_3_reg_3416(6),
      I5 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[15]_i_28_n_40\
    );
\ah1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \ah1[5]_i_3_n_40\,
      I1 => apl1_4_reg_3422(5),
      I2 => \ah1[5]_i_4_n_40\,
      I3 => \ah1[4]_i_2_n_40\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(4),
      O => \ah1[15]_i_29_n_40\
    );
\ah1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \ah1[15]_i_6_n_40\,
      I1 => \ah1[15]_i_7_n_40\,
      I2 => apl2_3_reg_3416(11),
      I3 => \ah1[15]_i_8_n_40\,
      I4 => \ah1[10]_i_2_n_40\,
      I5 => \ah1[15]_i_9_n_40\,
      O => \ah1[15]_i_3_n_40\
    );
\ah1[15]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \ah1[3]_i_3_n_40\,
      I1 => apl1_4_reg_3422(3),
      I2 => \ah1[15]_i_51_n_40\,
      I3 => \ah1[2]_i_3_n_40\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(2),
      O => \ah1[15]_i_30_n_40\
    );
\ah1[15]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \ah1[1]_i_2_n_40\,
      I1 => apl1_4_reg_3422(1),
      I2 => apl1_4_reg_3422(0),
      I3 => \ah1[0]_i_2_n_40\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      O => \ah1[15]_i_31_n_40\
    );
\ah1[15]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_4_reg_3422(15),
      I1 => \ah1[15]_i_48_n_40\,
      I2 => apl1_4_reg_3422(14),
      O => \ah1[15]_i_32_n_40\
    );
\ah1[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_4_reg_3422(13),
      I1 => \ah1[13]_i_2_n_40\,
      I2 => apl1_4_reg_3422(12),
      I3 => \ah1[12]_i_4_n_40\,
      O => \ah1[15]_i_33_n_40\
    );
\ah1[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_4_reg_3422(11),
      I1 => \ah1[15]_i_50_n_40\,
      I2 => apl1_4_reg_3422(10),
      I3 => \ah1[15]_i_52_n_40\,
      O => \ah1[15]_i_34_n_40\
    );
\ah1[15]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_4_reg_3422(9),
      I1 => \ah1[9]_i_4_n_40\,
      I2 => apl1_4_reg_3422(8),
      I3 => \ah1[8]_i_4_n_40\,
      O => \ah1[15]_i_35_n_40\
    );
\ah1[15]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_4_reg_3422(7),
      I1 => \ah1[15]_i_53_n_40\,
      I2 => \ah1[6]_i_2_n_40\,
      I3 => \ah1[7]_i_2_n_40\,
      I4 => apl1_4_reg_3422(6),
      O => \ah1[15]_i_36_n_40\
    );
\ah1[15]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_4_reg_3422(5),
      I1 => \ah1[5]_i_4_n_40\,
      I2 => \ah1[4]_i_2_n_40\,
      I3 => \ah1[5]_i_3_n_40\,
      I4 => apl1_4_reg_3422(4),
      O => \ah1[15]_i_37_n_40\
    );
\ah1[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => apl1_4_reg_3422(3),
      I1 => \ah1[0]_i_2_n_40\,
      I2 => \ah1[1]_i_2_n_40\,
      I3 => \ah1[2]_i_3_n_40\,
      I4 => \ah1[3]_i_3_n_40\,
      I5 => apl1_4_reg_3422(2),
      O => \ah1[15]_i_38_n_40\
    );
\ah1[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => apl1_4_reg_3422(1),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(0),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(1),
      I5 => apl1_4_reg_3422(0),
      O => \ah1[15]_i_39_n_40\
    );
\ah1[15]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_4_reg_3422(15),
      I1 => \ah1[15]_i_48_n_40\,
      I2 => apl1_4_reg_3422(14),
      O => \ah1[15]_i_40_n_40\
    );
\ah1[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ah1[13]_i_2_n_40\,
      I1 => apl1_4_reg_3422(13),
      I2 => \ah1[12]_i_4_n_40\,
      I3 => apl1_4_reg_3422(12),
      O => \ah1[15]_i_41_n_40\
    );
\ah1[15]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ah1[15]_i_50_n_40\,
      I1 => apl1_4_reg_3422(11),
      I2 => \ah1[15]_i_52_n_40\,
      I3 => apl1_4_reg_3422(10),
      O => \ah1[15]_i_42_n_40\
    );
\ah1[15]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \ah1[9]_i_4_n_40\,
      I1 => apl1_4_reg_3422(9),
      I2 => \ah1[8]_i_4_n_40\,
      I3 => apl1_4_reg_3422(8),
      O => \ah1[15]_i_43_n_40\
    );
\ah1[15]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \ah1[7]_i_2_n_40\,
      I1 => apl1_4_reg_3422(7),
      I2 => \ah1[15]_i_53_n_40\,
      I3 => \ah1[6]_i_2_n_40\,
      I4 => apl1_4_reg_3422(6),
      O => \ah1[15]_i_44_n_40\
    );
\ah1[15]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \ah1[5]_i_3_n_40\,
      I1 => apl1_4_reg_3422(5),
      I2 => \ah1[5]_i_4_n_40\,
      I3 => \ah1[4]_i_2_n_40\,
      I4 => apl1_4_reg_3422(4),
      O => \ah1[15]_i_45_n_40\
    );
\ah1[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \ah1[3]_i_3_n_40\,
      I1 => apl1_4_reg_3422(3),
      I2 => \ah1[0]_i_2_n_40\,
      I3 => \ah1[1]_i_2_n_40\,
      I4 => \ah1[2]_i_3_n_40\,
      I5 => apl1_4_reg_3422(2),
      O => \ah1[15]_i_46_n_40\
    );
\ah1[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_3_reg_3416(1),
      I1 => apl1_4_reg_3422(1),
      I2 => \ah1_reg[11]_i_2_n_45\,
      I3 => apl2_3_reg_3416(0),
      I4 => \ah1_reg[11]_i_3_n_47\,
      I5 => apl1_4_reg_3422(0),
      O => \ah1[15]_i_47_n_40\
    );
\ah1[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0F0FF708"
    )
        port map (
      I0 => apl2_3_reg_3416(13),
      I1 => apl2_3_reg_3416(12),
      I2 => \ah1[15]_i_54_n_40\,
      I3 => apl2_3_reg_3416(14),
      I4 => \ah1_reg[11]_i_3_n_47\,
      I5 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[15]_i_48_n_40\
    );
\ah1[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \ah1[15]_i_9_n_40\,
      I1 => \ah1[10]_i_2_n_40\,
      I2 => \ah1[15]_i_8_n_40\,
      I3 => apl2_3_reg_3416(11),
      I4 => apl2_3_reg_3416(12),
      I5 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[15]_i_49_n_40\
    );
\ah1[15]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF2FD"
    )
        port map (
      I0 => apl2_3_reg_3416(10),
      I1 => \ah1[15]_i_8_n_40\,
      I2 => \ah1_reg[11]_i_3_n_47\,
      I3 => apl2_3_reg_3416(11),
      I4 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[15]_i_50_n_40\
    );
\ah1[15]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_3_reg_3416(1),
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(0),
      I3 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[15]_i_51_n_40\
    );
\ah1[15]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA9A"
    )
        port map (
      I0 => \ah1[15]_i_8_n_40\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(10),
      I3 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[15]_i_52_n_40\
    );
\ah1[15]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_3_reg_3416(5),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(4),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => \ah1[5]_i_4_n_40\,
      O => \ah1[15]_i_53_n_40\
    );
\ah1[15]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFFFFFFFFFF"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(10),
      I2 => \ah1_reg[11]_i_3_n_47\,
      I3 => apl2_3_reg_3416(9),
      I4 => \ah1[13]_i_4_n_40\,
      I5 => apl2_3_reg_3416(11),
      O => \ah1[15]_i_54_n_40\
    );
\ah1[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(14),
      O => \ah1[15]_i_6_n_40\
    );
\ah1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_3_reg_3416(12),
      I1 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[15]_i_7_n_40\
    );
\ah1[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFCCFFCD"
    )
        port map (
      I0 => apl2_3_reg_3416(9),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(8),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(7),
      I5 => \ah1[7]_i_4_n_40\,
      O => \ah1[15]_i_8_n_40\
    );
\ah1[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(13),
      O => \ah1[15]_i_9_n_40\
    );
\ah1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[1]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[1]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(1)
    );
\ah1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(1),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[1]_i_2_n_40\
    );
\ah1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_3_reg_3416(1),
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(0),
      I3 => \ah1_reg[11]_i_2_n_45\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(1),
      O => \ah1[1]_i_3_n_40\
    );
\ah1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \ah1[2]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(2),
      I3 => \ah1[2]_i_3_n_40\,
      I4 => \ah1_reg[15]_i_4_n_47\,
      O => \apl1_4_reg_3422_reg[15]_0\(2)
    );
\ah1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_3_reg_3416(0),
      I1 => apl2_3_reg_3416(1),
      I2 => \ah1_reg[11]_i_3_n_47\,
      I3 => apl2_3_reg_3416(2),
      I4 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[2]_i_2_n_40\
    );
\ah1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(2),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[2]_i_3_n_40\
    );
\ah1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \ah1[3]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(3),
      I3 => \ah1[3]_i_3_n_40\,
      I4 => \ah1_reg[15]_i_4_n_47\,
      O => \apl1_4_reg_3422_reg[15]_0\(3)
    );
\ah1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_3_reg_3416(3),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(2),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(1),
      I5 => apl2_3_reg_3416(0),
      O => \ah1[3]_i_2_n_40\
    );
\ah1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(3),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[3]_i_3_n_40\
    );
\ah1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[4]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[4]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(4)
    );
\ah1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(4),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[4]_i_2_n_40\
    );
\ah1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \ah1[5]_i_4_n_40\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(4),
      I3 => \ah1_reg[11]_i_2_n_45\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(4),
      O => \ah1[4]_i_3_n_40\
    );
\ah1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \ah1[5]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(5),
      I3 => \ah1[5]_i_3_n_40\,
      I4 => \ah1_reg[15]_i_4_n_47\,
      O => \apl1_4_reg_3422_reg[15]_0\(5)
    );
\ah1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_3_reg_3416(5),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(4),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => \ah1[5]_i_4_n_40\,
      O => \ah1[5]_i_2_n_40\
    );
\ah1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(5),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[5]_i_3_n_40\
    );
\ah1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_3_reg_3416(3),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(2),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(1),
      I5 => apl2_3_reg_3416(0),
      O => \ah1[5]_i_4_n_40\
    );
\ah1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[6]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[6]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(6)
    );
\ah1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(6),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[6]_i_2_n_40\
    );
\ah1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[6]_i_4_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(6),
      O => \ah1[6]_i_3_n_40\
    );
\ah1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \ah1[5]_i_4_n_40\,
      I1 => apl2_3_reg_3416(4),
      I2 => apl2_3_reg_3416(5),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(6),
      I5 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[6]_i_4_n_40\
    );
\ah1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[7]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[7]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(7)
    );
\ah1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(7),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[7]_i_2_n_40\
    );
\ah1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \ah1_reg[11]_i_3_n_47\,
      I1 => apl2_3_reg_3416(7),
      I2 => \ah1_reg[11]_i_2_n_45\,
      I3 => \ah1[7]_i_4_n_40\,
      I4 => \ah1_reg[15]_i_5_n_47\,
      I5 => apl1_4_reg_3422(7),
      O => \ah1[7]_i_3_n_40\
    );
\ah1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \ah1[5]_i_4_n_40\,
      I1 => apl2_3_reg_3416(4),
      I2 => apl2_3_reg_3416(5),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(6),
      I5 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[7]_i_4_n_40\
    );
\ah1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[8]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[8]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(8)
    );
\ah1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(8),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[8]_i_2_n_40\
    );
\ah1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[8]_i_4_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(8),
      O => \ah1[8]_i_3_n_40\
    );
\ah1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \ah1[7]_i_4_n_40\,
      I1 => apl2_3_reg_3416(7),
      I2 => \ah1_reg[11]_i_3_n_47\,
      I3 => apl2_3_reg_3416(8),
      I4 => \ah1_reg[11]_i_2_n_45\,
      O => \ah1[8]_i_4_n_40\
    );
\ah1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[9]_i_2_n_40\,
      I1 => \ah1_reg[15]_i_4_n_47\,
      I2 => \ah1[9]_i_3_n_40\,
      O => \apl1_4_reg_3422_reg[15]_0\(9)
    );
\ah1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(9),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \ah1[9]_i_2_n_40\
    );
\ah1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ah1[9]_i_4_n_40\,
      I1 => \ah1_reg[15]_i_5_n_47\,
      I2 => apl1_4_reg_3422(9),
      O => \ah1[9]_i_3_n_40\
    );
\ah1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_3_reg_3416(9),
      I1 => \ah1_reg[11]_i_2_n_45\,
      I2 => apl2_3_reg_3416(8),
      I3 => \ah1_reg[11]_i_3_n_47\,
      I4 => apl2_3_reg_3416(7),
      I5 => \ah1[7]_i_4_n_40\,
      O => \ah1[9]_i_4_n_40\
    );
\ah1_reg[11]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah1_reg[11]_i_10_n_40\,
      CO(6) => \ah1_reg[11]_i_10_n_41\,
      CO(5) => \ah1_reg[11]_i_10_n_42\,
      CO(4) => \ah1_reg[11]_i_10_n_43\,
      CO(3) => \ah1_reg[11]_i_10_n_44\,
      CO(2) => \ah1_reg[11]_i_10_n_45\,
      CO(1) => \ah1_reg[11]_i_10_n_46\,
      CO(0) => \ah1_reg[11]_i_10_n_47\,
      DI(7) => \ah1[11]_i_13_n_40\,
      DI(6) => '0',
      DI(5) => \ah1[11]_i_14_n_40\,
      DI(4) => \ah1[11]_i_15_n_40\,
      DI(3) => \ah1[11]_i_16_n_40\,
      DI(2) => \ah1[11]_i_17_n_40\,
      DI(1) => \ah1[11]_i_18_n_40\,
      DI(0) => \ah1[11]_i_19_n_40\,
      O(7 downto 0) => \NLW_ah1_reg[11]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \ah1[11]_i_20_n_40\,
      S(6) => \ah1[11]_i_21_n_40\,
      S(5) => \ah1[11]_i_22_n_40\,
      S(4) => \ah1[11]_i_23_n_40\,
      S(3) => \ah1[11]_i_24_n_40\,
      S(2) => \ah1[11]_i_25_n_40\,
      S(1) => \ah1[11]_i_26_n_40\,
      S(0) => \ah1[11]_i_27_n_40\
    );
\ah1_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ah1_reg[11]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ah1_reg[11]_i_2_n_45\,
      CO(1) => \ah1_reg[11]_i_2_n_46\,
      CO(0) => \ah1_reg[11]_i_2_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ah1[11]_i_5_n_40\,
      DI(0) => \ah1[11]_i_6_n_40\,
      O(7 downto 0) => \NLW_ah1_reg[11]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \ah1[11]_i_7_n_40\,
      S(1) => \ah1[11]_i_8_n_40\,
      S(0) => \ah1[11]_i_9_n_40\
    );
\ah1_reg[11]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[11]_i_10_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ah1_reg[11]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ah1_reg[11]_i_3_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ah1_reg[11]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ah1[11]_i_11_n_40\
    );
\ah1_reg[15]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah1_reg[15]_i_10_n_40\,
      CO(6) => \ah1_reg[15]_i_10_n_41\,
      CO(5) => \ah1_reg[15]_i_10_n_42\,
      CO(4) => \ah1_reg[15]_i_10_n_43\,
      CO(3) => \ah1_reg[15]_i_10_n_44\,
      CO(2) => \ah1_reg[15]_i_10_n_45\,
      CO(1) => \ah1_reg[15]_i_10_n_46\,
      CO(0) => \ah1_reg[15]_i_10_n_47\,
      DI(7) => \ah1[15]_i_16_n_40\,
      DI(6) => \ah1[15]_i_17_n_40\,
      DI(5) => \ah1[15]_i_18_n_40\,
      DI(4) => \ah1[15]_i_19_n_40\,
      DI(3) => \ah1[15]_i_20_n_40\,
      DI(2) => \ah1[15]_i_21_n_40\,
      DI(1) => \ah1[15]_i_22_n_40\,
      DI(0) => \ah1[15]_i_23_n_40\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_10_O_UNCONNECTED\(7 downto 0),
      S(7) => \ah1[15]_i_24_n_40\,
      S(6) => \ah1[15]_i_25_n_40\,
      S(5) => \ah1[15]_i_26_n_40\,
      S(4) => \ah1[15]_i_27_n_40\,
      S(3) => \ah1[15]_i_28_n_40\,
      S(2) => \ah1[15]_i_29_n_40\,
      S(1) => \ah1[15]_i_30_n_40\,
      S(0) => \ah1[15]_i_31_n_40\
    );
\ah1_reg[15]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ah1_reg[15]_i_13_n_40\,
      CO(6) => \ah1_reg[15]_i_13_n_41\,
      CO(5) => \ah1_reg[15]_i_13_n_42\,
      CO(4) => \ah1_reg[15]_i_13_n_43\,
      CO(3) => \ah1_reg[15]_i_13_n_44\,
      CO(2) => \ah1_reg[15]_i_13_n_45\,
      CO(1) => \ah1_reg[15]_i_13_n_46\,
      CO(0) => \ah1_reg[15]_i_13_n_47\,
      DI(7) => \ah1[15]_i_32_n_40\,
      DI(6) => \ah1[15]_i_33_n_40\,
      DI(5) => \ah1[15]_i_34_n_40\,
      DI(4) => \ah1[15]_i_35_n_40\,
      DI(3) => \ah1[15]_i_36_n_40\,
      DI(2) => \ah1[15]_i_37_n_40\,
      DI(1) => \ah1[15]_i_38_n_40\,
      DI(0) => \ah1[15]_i_39_n_40\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_13_O_UNCONNECTED\(7 downto 0),
      S(7) => \ah1[15]_i_40_n_40\,
      S(6) => \ah1[15]_i_41_n_40\,
      S(5) => \ah1[15]_i_42_n_40\,
      S(4) => \ah1[15]_i_43_n_40\,
      S(3) => \ah1[15]_i_44_n_40\,
      S(2) => \ah1[15]_i_45_n_40\,
      S(1) => \ah1[15]_i_46_n_40\,
      S(0) => \ah1[15]_i_47_n_40\
    );
\ah1_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[15]_i_10_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ah1_reg[15]_i_4_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ah1_reg[15]_i_4_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \ah1[15]_i_11_n_40\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ah1[15]_i_12_n_40\
    );
\ah1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \ah1_reg[15]_i_13_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ah1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ah1_reg[15]_i_5_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \ah1[15]_i_14_n_40\,
      O(7 downto 0) => \NLW_ah1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \ah1[15]_i_15_n_40\
    );
\ah2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(0),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(0)
    );
\ah2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(10),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(10)
    );
\ah2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(11),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(11)
    );
\ah2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(12),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(12)
    );
\ah2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => apl2_3_reg_3416(13),
      O => \apl2_3_reg_3416_reg[14]_0\(13)
    );
\ah2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => apl2_3_reg_3416(14),
      I1 => \ah1_reg[11]_i_3_n_47\,
      I2 => \ah1_reg[11]_i_2_n_45\,
      O => \apl2_3_reg_3416_reg[14]_0\(14)
    );
\ah2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(1),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(1)
    );
\ah2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(2),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(2)
    );
\ah2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(3),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(3)
    );
\ah2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(4),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(4)
    );
\ah2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(5),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(5)
    );
\ah2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(6),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(6)
    );
\ah2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(7),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(7)
    );
\ah2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(8),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(8)
    );
\ah2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \ah1_reg[11]_i_2_n_45\,
      I1 => apl2_3_reg_3416(9),
      I2 => \ah1_reg[11]_i_3_n_47\,
      O => \apl2_3_reg_3416_reg[14]_0\(9)
    );
\al1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \al1_reg[15]_i_4_n_47\,
      I1 => \al1[0]_i_2_n_40\,
      I2 => \al1_reg[15]_i_5_n_47\,
      I3 => apl1_reg_3279(0),
      O => \apl1_reg_3279_reg[15]_0\(0)
    );
\al1[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(0),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[0]_i_2_n_40\
    );
\al1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \al1[10]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[10]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(10)
    );
\al1[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(10),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[10]_i_2_n_40\
    );
\al1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5565FFFF55650000"
    )
        port map (
      I0 => \al1[13]_i_6_n_40\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(10),
      I3 => \al2_reg[14]_i_3_n_45\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(10),
      O => \al1[10]_i_3_n_40\
    );
\al1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \al1[11]_i_2_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(11),
      I3 => \al1[11]_i_3_n_40\,
      I4 => \al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(11)
    );
\al1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFA8FF57"
    )
        port map (
      I0 => apl2_reg_3273(10),
      I1 => \al1[13]_i_5_n_40\,
      I2 => apl2_reg_3273(9),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(11),
      I5 => \al2_reg[14]_i_3_n_45\,
      O => \al1[11]_i_2_n_40\
    );
\al1[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => apl2_reg_3273(11),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(10),
      I3 => \al2_reg[14]_i_2_n_47\,
      O => \al1[11]_i_3_n_40\
    );
\al1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \al1[12]_i_2_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(12),
      I3 => \al1[12]_i_3_n_40\,
      I4 => \al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(12)
    );
\al1[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFFE000"
    )
        port map (
      I0 => \al1[9]_i_2_n_40\,
      I1 => \al1[13]_i_5_n_40\,
      I2 => \al1[10]_i_2_n_40\,
      I3 => apl2_reg_3273(11),
      I4 => \al1[13]_i_4_n_40\,
      O => \al1[12]_i_2_n_40\
    );
\al1[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDEFFEE"
    )
        port map (
      I0 => apl2_reg_3273(12),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(10),
      I3 => \al2_reg[14]_i_3_n_45\,
      I4 => apl2_reg_3273(11),
      O => \al1[12]_i_3_n_40\
    );
\al1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \al1[13]_i_2_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(13),
      I3 => \al1[13]_i_3_n_40\,
      I4 => \al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(13)
    );
\al1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565555555"
    )
        port map (
      I0 => \al1[14]_i_4_n_40\,
      I1 => \al1[13]_i_4_n_40\,
      I2 => apl2_reg_3273(11),
      I3 => \al1[10]_i_2_n_40\,
      I4 => \al1[13]_i_5_n_40\,
      I5 => \al1[9]_i_2_n_40\,
      O => \al1[13]_i_2_n_40\
    );
\al1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA5A9AAA9A"
    )
        port map (
      I0 => \al1[14]_i_4_n_40\,
      I1 => \al1[11]_i_2_n_40\,
      I2 => \al1[10]_i_2_n_40\,
      I3 => \al1[13]_i_6_n_40\,
      I4 => apl2_reg_3273(11),
      I5 => \al1[13]_i_4_n_40\,
      O => \al1[13]_i_3_n_40\
    );
\al1[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(12),
      O => \al1[13]_i_4_n_40\
    );
\al1[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \al1[5]_i_4_n_40\,
      I1 => \al1[4]_i_2_n_40\,
      I2 => \al1[5]_i_3_n_40\,
      I3 => \al1[6]_i_2_n_40\,
      I4 => \al1[7]_i_2_n_40\,
      I5 => \al1[8]_i_2_n_40\,
      O => \al1[13]_i_5_n_40\
    );
\al1[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00330032"
    )
        port map (
      I0 => apl2_reg_3273(9),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(8),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(7),
      I5 => \al1[7]_i_4_n_40\,
      O => \al1[13]_i_6_n_40\
    );
\al1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[14]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[14]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(14)
    );
\al1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333300A60000CC65"
    )
        port map (
      I0 => apl2_reg_3273(14),
      I1 => \al1[15]_i_6_n_40\,
      I2 => apl2_reg_3273(13),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => \al2_reg[14]_i_3_n_45\,
      I5 => \al1[15]_i_7_n_40\,
      O => \al1[14]_i_2_n_40\
    );
\al1[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87FF8700"
    )
        port map (
      I0 => \al1[14]_i_4_n_40\,
      I1 => \al1[15]_i_7_n_40\,
      I2 => \al1[14]_i_5_n_40\,
      I3 => \al1_reg[15]_i_5_n_47\,
      I4 => apl1_reg_3279(14),
      O => \al1[14]_i_3_n_40\
    );
\al1[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(13),
      O => \al1[14]_i_4_n_40\
    );
\al1[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(14),
      O => \al1[14]_i_5_n_40\
    );
\al1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(5),
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[19]_0\(0)
    );
\al1[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F1"
    )
        port map (
      I0 => apl1_reg_3279(17),
      I1 => apl1_reg_3279(16),
      I2 => \al1_reg[15]_i_5_n_47\,
      I3 => \al1[15]_i_3_n_40\,
      O => \al1[15]_i_10_n_40\
    );
\al1[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl1_reg_3279(16),
      I1 => apl1_reg_3279(17),
      O => \al1[15]_i_12_n_40\
    );
\al1[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl1_reg_3279(16),
      I1 => apl1_reg_3279(17),
      O => \al1[15]_i_13_n_40\
    );
\al1[15]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(11),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[15]_i_14_n_40\
    );
\al1[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F7C4CC"
    )
        port map (
      I0 => apl1_reg_3279(15),
      I1 => \al1[15]_i_47_n_40\,
      I2 => \al1_reg[15]_i_5_n_47\,
      I3 => apl1_reg_3279(14),
      I4 => \al1[15]_i_48_n_40\,
      O => \al1[15]_i_15_n_40\
    );
\al1[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001EE0E0007EE6E"
    )
        port map (
      I0 => \al1[12]_i_2_n_40\,
      I1 => \al1[15]_i_49_n_40\,
      I2 => apl1_reg_3279(13),
      I3 => \al1_reg[15]_i_5_n_47\,
      I4 => \al1[13]_i_2_n_40\,
      I5 => apl1_reg_3279(12),
      O => \al1[15]_i_16_n_40\
    );
\al1[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004BB0B0007BB3B"
    )
        port map (
      I0 => \al1[13]_i_6_n_40\,
      I1 => \al1[10]_i_2_n_40\,
      I2 => apl1_reg_3279(11),
      I3 => \al1_reg[15]_i_5_n_47\,
      I4 => \al1[11]_i_2_n_40\,
      I5 => apl1_reg_3279(10),
      O => \al1[15]_i_17_n_40\
    );
\al1[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_3273(9),
      I2 => \al2_reg[14]_i_3_n_45\,
      I3 => \al1[9]_i_3_n_40\,
      I4 => apl2_reg_3273(8),
      I5 => \al1[8]_i_3_n_40\,
      O => \al1[15]_i_18_n_40\
    );
\al1[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000404050004"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_3273(7),
      I2 => \al2_reg[14]_i_3_n_45\,
      I3 => \al1[7]_i_3_n_40\,
      I4 => apl2_reg_3273(6),
      I5 => \al1[6]_i_3_n_40\,
      O => \al1[15]_i_19_n_40\
    );
\al1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \al1[15]_i_3_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => apl1_reg_3279(15),
      I3 => \al1_reg[15]_i_5_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(15)
    );
\al1[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_reg_3279(5),
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => \al1[5]_i_4_n_40\,
      I3 => \al1[4]_i_2_n_40\,
      I4 => \al1[5]_i_3_n_40\,
      I5 => apl1_reg_3279(4),
      O => \al1[15]_i_20_n_40\
    );
\al1[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD10000FFD11100"
    )
        port map (
      I0 => apl1_reg_3279(3),
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => \al1[15]_i_50_n_40\,
      I3 => \al1[2]_i_3_n_40\,
      I4 => \al1[3]_i_3_n_40\,
      I5 => apl1_reg_3279(2),
      O => \al1[15]_i_21_n_40\
    );
\al1[15]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0F30010"
    )
        port map (
      I0 => apl1_reg_3279(0),
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => \al1[0]_i_2_n_40\,
      I3 => apl1_reg_3279(1),
      I4 => \al1[1]_i_2_n_40\,
      O => \al1[15]_i_22_n_40\
    );
\al1[15]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02083831"
    )
        port map (
      I0 => apl1_reg_3279(15),
      I1 => \al1[15]_i_47_n_40\,
      I2 => \al1_reg[15]_i_5_n_47\,
      I3 => apl1_reg_3279(14),
      I4 => \al1[15]_i_48_n_40\,
      O => \al1[15]_i_23_n_40\
    );
\al1[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000600600F600F09"
    )
        port map (
      I0 => \al1[13]_i_2_n_40\,
      I1 => apl1_reg_3279(13),
      I2 => \al1[12]_i_2_n_40\,
      I3 => \al1_reg[15]_i_5_n_47\,
      I4 => apl1_reg_3279(12),
      I5 => \al1[15]_i_49_n_40\,
      O => \al1[15]_i_24_n_40\
    );
\al1[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0000660F006900"
    )
        port map (
      I0 => \al1[11]_i_2_n_40\,
      I1 => apl1_reg_3279(11),
      I2 => \al1[13]_i_6_n_40\,
      I3 => \al1[10]_i_2_n_40\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(10),
      O => \al1[15]_i_25_n_40\
    );
\al1[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \al1[9]_i_3_n_40\,
      I1 => apl2_reg_3273(9),
      I2 => \al1[8]_i_3_n_40\,
      I3 => \al2_reg[14]_i_3_n_45\,
      I4 => apl2_reg_3273(8),
      I5 => \al2_reg[14]_i_2_n_47\,
      O => \al1[15]_i_26_n_40\
    );
\al1[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050505900509"
    )
        port map (
      I0 => \al1[7]_i_3_n_40\,
      I1 => apl2_reg_3273(7),
      I2 => \al1[6]_i_3_n_40\,
      I3 => \al2_reg[14]_i_3_n_45\,
      I4 => apl2_reg_3273(6),
      I5 => \al2_reg[14]_i_2_n_47\,
      O => \al1[15]_i_27_n_40\
    );
\al1[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \al1[5]_i_3_n_40\,
      I1 => apl1_reg_3279(5),
      I2 => \al1[5]_i_4_n_40\,
      I3 => \al1[4]_i_2_n_40\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(4),
      O => \al1[15]_i_28_n_40\
    );
\al1[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F9900000F0099"
    )
        port map (
      I0 => \al1[3]_i_3_n_40\,
      I1 => apl1_reg_3279(3),
      I2 => \al1[15]_i_50_n_40\,
      I3 => \al1[2]_i_3_n_40\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(2),
      O => \al1[15]_i_29_n_40\
    );
\al1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFCCEF"
    )
        port map (
      I0 => apl2_reg_3273(14),
      I1 => \al1[15]_i_6_n_40\,
      I2 => apl2_reg_3273(13),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => \al2_reg[14]_i_3_n_45\,
      I5 => \al1[15]_i_7_n_40\,
      O => \al1[15]_i_3_n_40\
    );
\al1[15]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF9009"
    )
        port map (
      I0 => \al1[1]_i_2_n_40\,
      I1 => apl1_reg_3279(1),
      I2 => apl1_reg_3279(0),
      I3 => \al1[0]_i_2_n_40\,
      I4 => \al1_reg[15]_i_5_n_47\,
      O => \al1[15]_i_30_n_40\
    );
\al1[15]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => apl1_reg_3279(15),
      I1 => \al1[15]_i_47_n_40\,
      I2 => apl1_reg_3279(14),
      O => \al1[15]_i_31_n_40\
    );
\al1[15]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_reg_3279(13),
      I1 => \al1[13]_i_2_n_40\,
      I2 => apl1_reg_3279(12),
      I3 => \al1[12]_i_2_n_40\,
      O => \al1[15]_i_32_n_40\
    );
\al1[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_reg_3279(11),
      I1 => \al1[11]_i_2_n_40\,
      I2 => apl1_reg_3279(10),
      I3 => \al1[15]_i_51_n_40\,
      O => \al1[15]_i_33_n_40\
    );
\al1[15]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => apl1_reg_3279(9),
      I1 => \al1[9]_i_4_n_40\,
      I2 => apl1_reg_3279(8),
      I3 => \al1[8]_i_4_n_40\,
      O => \al1[15]_i_34_n_40\
    );
\al1[15]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_reg_3279(7),
      I1 => \al1[15]_i_52_n_40\,
      I2 => \al1[6]_i_2_n_40\,
      I3 => \al1[7]_i_2_n_40\,
      I4 => apl1_reg_3279(6),
      O => \al1[15]_i_35_n_40\
    );
\al1[15]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA83A802"
    )
        port map (
      I0 => apl1_reg_3279(5),
      I1 => \al1[5]_i_4_n_40\,
      I2 => \al1[4]_i_2_n_40\,
      I3 => \al1[5]_i_3_n_40\,
      I4 => apl1_reg_3279(4),
      O => \al1[15]_i_36_n_40\
    );
\al1[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAAA803AAA80002"
    )
        port map (
      I0 => apl1_reg_3279(3),
      I1 => \al1[0]_i_2_n_40\,
      I2 => \al1[1]_i_2_n_40\,
      I3 => \al1[2]_i_3_n_40\,
      I4 => \al1[3]_i_3_n_40\,
      I5 => apl1_reg_3279(2),
      O => \al1[15]_i_37_n_40\
    );
\al1[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFCFAAA8AA8A"
    )
        port map (
      I0 => apl1_reg_3279(1),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(0),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(1),
      I5 => apl1_reg_3279(0),
      O => \al1[15]_i_38_n_40\
    );
\al1[15]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => apl1_reg_3279(15),
      I1 => \al1[15]_i_47_n_40\,
      I2 => apl1_reg_3279(14),
      O => \al1[15]_i_39_n_40\
    );
\al1[15]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \al1[13]_i_2_n_40\,
      I1 => apl1_reg_3279(13),
      I2 => \al1[12]_i_2_n_40\,
      I3 => apl1_reg_3279(12),
      O => \al1[15]_i_40_n_40\
    );
\al1[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \al1[11]_i_2_n_40\,
      I1 => apl1_reg_3279(11),
      I2 => \al1[15]_i_51_n_40\,
      I3 => apl1_reg_3279(10),
      O => \al1[15]_i_41_n_40\
    );
\al1[15]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \al1[9]_i_4_n_40\,
      I1 => apl1_reg_3279(9),
      I2 => \al1[8]_i_4_n_40\,
      I3 => apl1_reg_3279(8),
      O => \al1[15]_i_42_n_40\
    );
\al1[15]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \al1[7]_i_2_n_40\,
      I1 => apl1_reg_3279(7),
      I2 => \al1[15]_i_52_n_40\,
      I3 => \al1[6]_i_2_n_40\,
      I4 => apl1_reg_3279(6),
      O => \al1[15]_i_43_n_40\
    );
\al1[15]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06606009"
    )
        port map (
      I0 => \al1[5]_i_3_n_40\,
      I1 => apl1_reg_3279(5),
      I2 => \al1[5]_i_4_n_40\,
      I3 => \al1[4]_i_2_n_40\,
      I4 => apl1_reg_3279(4),
      O => \al1[15]_i_44_n_40\
    );
\al1[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006666066600009"
    )
        port map (
      I0 => \al1[3]_i_3_n_40\,
      I1 => apl1_reg_3279(3),
      I2 => \al1[0]_i_2_n_40\,
      I3 => \al1[1]_i_2_n_40\,
      I4 => \al1[2]_i_3_n_40\,
      I5 => apl1_reg_3279(2),
      O => \al1[15]_i_45_n_40\
    );
\al1[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000060033333039"
    )
        port map (
      I0 => apl2_reg_3273(1),
      I1 => apl1_reg_3279(1),
      I2 => \al2_reg[14]_i_3_n_45\,
      I3 => apl2_reg_3273(0),
      I4 => \al2_reg[14]_i_2_n_47\,
      I5 => apl1_reg_3279(0),
      O => \al1[15]_i_46_n_40\
    );
\al1[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCCC7F80"
    )
        port map (
      I0 => apl2_reg_3273(13),
      I1 => \al1[15]_i_53_n_40\,
      I2 => apl2_reg_3273(12),
      I3 => apl2_reg_3273(14),
      I4 => \al2_reg[14]_i_2_n_47\,
      I5 => \al2_reg[14]_i_3_n_45\,
      O => \al1[15]_i_47_n_40\
    );
\al1[15]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \al1[14]_i_4_n_40\,
      I1 => \al1[11]_i_2_n_40\,
      I2 => \al1[10]_i_2_n_40\,
      I3 => \al1[13]_i_6_n_40\,
      I4 => \al1[13]_i_4_n_40\,
      O => \al1[15]_i_48_n_40\
    );
\al1[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => apl2_reg_3273(11),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(10),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(9),
      I5 => \al1[13]_i_5_n_40\,
      O => \al1[15]_i_49_n_40\
    );
\al1[15]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0032"
    )
        port map (
      I0 => apl2_reg_3273(1),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(0),
      I3 => \al2_reg[14]_i_3_n_45\,
      O => \al1[15]_i_50_n_40\
    );
\al1[15]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \al1[13]_i_6_n_40\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(10),
      I3 => \al2_reg[14]_i_3_n_45\,
      O => \al1[15]_i_51_n_40\
    );
\al1[15]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0032"
    )
        port map (
      I0 => apl2_reg_3273(5),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(4),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => \al1[5]_i_4_n_40\,
      O => \al1[15]_i_52_n_40\
    );
\al1[15]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000200000"
    )
        port map (
      I0 => apl2_reg_3273(11),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(10),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => \al1[13]_i_5_n_40\,
      I5 => apl2_reg_3273(9),
      O => \al1[15]_i_53_n_40\
    );
\al1[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \al1[13]_i_4_n_40\,
      I1 => \al1[13]_i_5_n_40\,
      I2 => \al1[9]_i_2_n_40\,
      I3 => \al1[10]_i_2_n_40\,
      I4 => \al1[15]_i_14_n_40\,
      O => \al1[15]_i_6_n_40\
    );
\al1[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E000"
    )
        port map (
      I0 => \al1[9]_i_2_n_40\,
      I1 => \al1[13]_i_5_n_40\,
      I2 => \al1[10]_i_2_n_40\,
      I3 => apl2_reg_3273(11),
      I4 => \al1[13]_i_4_n_40\,
      O => \al1[15]_i_7_n_40\
    );
\al1[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \al1[15]_i_3_n_40\,
      I1 => apl1_reg_3279(16),
      I2 => apl1_reg_3279(17),
      I3 => \al1_reg[15]_i_5_n_47\,
      O => \al1[15]_i_9_n_40\
    );
\al1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[1]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[1]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(1)
    );
\al1[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(1),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[1]_i_2_n_40\
    );
\al1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0012FFFF00120000"
    )
        port map (
      I0 => apl2_reg_3273(1),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(0),
      I3 => \al2_reg[14]_i_3_n_45\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(1),
      O => \al1[1]_i_3_n_40\
    );
\al1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \al1[2]_i_2_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(2),
      I3 => \al1[2]_i_3_n_40\,
      I4 => \al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(2)
    );
\al1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000010E"
    )
        port map (
      I0 => apl2_reg_3273(0),
      I1 => apl2_reg_3273(1),
      I2 => \al2_reg[14]_i_2_n_47\,
      I3 => apl2_reg_3273(2),
      I4 => \al2_reg[14]_i_3_n_45\,
      O => \al1[2]_i_2_n_40\
    );
\al1[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(2),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[2]_i_3_n_40\
    );
\al1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \al1[3]_i_2_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(3),
      I3 => \al1[3]_i_3_n_40\,
      I4 => \al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(3)
    );
\al1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110012"
    )
        port map (
      I0 => apl2_reg_3273(3),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(2),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(1),
      I5 => apl2_reg_3273(0),
      O => \al1[3]_i_2_n_40\
    );
\al1[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(3),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[3]_i_3_n_40\
    );
\al1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[4]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[4]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(4)
    );
\al1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(4),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[4]_i_2_n_40\
    );
\al1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AFFFFAA9A0000"
    )
        port map (
      I0 => \al1[5]_i_4_n_40\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(4),
      I3 => \al2_reg[14]_i_3_n_45\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(4),
      O => \al1[4]_i_3_n_40\
    );
\al1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \al1[5]_i_2_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(5),
      I3 => \al1[5]_i_3_n_40\,
      I4 => \al1_reg[15]_i_4_n_47\,
      O => \apl1_reg_3279_reg[15]_0\(5)
    );
\al1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD0012"
    )
        port map (
      I0 => apl2_reg_3273(5),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(4),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => \al1[5]_i_4_n_40\,
      O => \al1[5]_i_2_n_40\
    );
\al1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(5),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[5]_i_3_n_40\
    );
\al1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033003300330032"
    )
        port map (
      I0 => apl2_reg_3273(3),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(2),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(1),
      I5 => apl2_reg_3273(0),
      O => \al1[5]_i_4_n_40\
    );
\al1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[6]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[6]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(6)
    );
\al1[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(6),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[6]_i_2_n_40\
    );
\al1[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[6]_i_4_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(6),
      O => \al1[6]_i_3_n_40\
    );
\al1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA01AAFE"
    )
        port map (
      I0 => \al1[5]_i_4_n_40\,
      I1 => apl2_reg_3273(4),
      I2 => apl2_reg_3273(5),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(6),
      I5 => \al2_reg[14]_i_3_n_45\,
      O => \al1[6]_i_4_n_40\
    );
\al1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[7]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[7]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(7)
    );
\al1[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(7),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[7]_i_2_n_40\
    );
\al1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB04FFFFFB040000"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_3273(7),
      I2 => \al2_reg[14]_i_3_n_45\,
      I3 => \al1[7]_i_4_n_40\,
      I4 => \al1_reg[15]_i_5_n_47\,
      I5 => apl1_reg_3279(7),
      O => \al1[7]_i_3_n_40\
    );
\al1[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAFFAAFE"
    )
        port map (
      I0 => \al1[5]_i_4_n_40\,
      I1 => apl2_reg_3273(4),
      I2 => apl2_reg_3273(5),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(6),
      I5 => \al2_reg[14]_i_3_n_45\,
      O => \al1[7]_i_4_n_40\
    );
\al1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[8]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[8]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(8)
    );
\al1[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(8),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[8]_i_2_n_40\
    );
\al1[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[8]_i_4_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(8),
      O => \al1[8]_i_3_n_40\
    );
\al1[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA1AE"
    )
        port map (
      I0 => \al1[7]_i_4_n_40\,
      I1 => apl2_reg_3273(7),
      I2 => \al2_reg[14]_i_2_n_47\,
      I3 => apl2_reg_3273(8),
      I4 => \al2_reg[14]_i_3_n_45\,
      O => \al1[8]_i_4_n_40\
    );
\al1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[9]_i_2_n_40\,
      I1 => \al1_reg[15]_i_4_n_47\,
      I2 => \al1[9]_i_3_n_40\,
      O => \apl1_reg_3279_reg[15]_0\(9)
    );
\al1[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(9),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \al1[9]_i_2_n_40\
    );
\al1[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \al1[9]_i_4_n_40\,
      I1 => \al1_reg[15]_i_5_n_47\,
      I2 => apl1_reg_3279(9),
      O => \al1[9]_i_3_n_40\
    );
\al1[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDD00110012"
    )
        port map (
      I0 => apl2_reg_3273(9),
      I1 => \al2_reg[14]_i_3_n_45\,
      I2 => apl2_reg_3273(8),
      I3 => \al2_reg[14]_i_2_n_47\,
      I4 => apl2_reg_3273(7),
      I5 => \al1[7]_i_4_n_40\,
      O => \al1[9]_i_4_n_40\
    );
\al1_reg[15]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al1_reg[15]_i_11_n_40\,
      CO(6) => \al1_reg[15]_i_11_n_41\,
      CO(5) => \al1_reg[15]_i_11_n_42\,
      CO(4) => \al1_reg[15]_i_11_n_43\,
      CO(3) => \al1_reg[15]_i_11_n_44\,
      CO(2) => \al1_reg[15]_i_11_n_45\,
      CO(1) => \al1_reg[15]_i_11_n_46\,
      CO(0) => \al1_reg[15]_i_11_n_47\,
      DI(7) => \al1[15]_i_31_n_40\,
      DI(6) => \al1[15]_i_32_n_40\,
      DI(5) => \al1[15]_i_33_n_40\,
      DI(4) => \al1[15]_i_34_n_40\,
      DI(3) => \al1[15]_i_35_n_40\,
      DI(2) => \al1[15]_i_36_n_40\,
      DI(1) => \al1[15]_i_37_n_40\,
      DI(0) => \al1[15]_i_38_n_40\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_11_O_UNCONNECTED\(7 downto 0),
      S(7) => \al1[15]_i_39_n_40\,
      S(6) => \al1[15]_i_40_n_40\,
      S(5) => \al1[15]_i_41_n_40\,
      S(4) => \al1[15]_i_42_n_40\,
      S(3) => \al1[15]_i_43_n_40\,
      S(2) => \al1[15]_i_44_n_40\,
      S(1) => \al1[15]_i_45_n_40\,
      S(0) => \al1[15]_i_46_n_40\
    );
\al1_reg[15]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[15]_i_8_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_al1_reg[15]_i_4_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \al1_reg[15]_i_4_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \al1[15]_i_9_n_40\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \al1[15]_i_10_n_40\
    );
\al1_reg[15]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => \al1_reg[15]_i_11_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_al1_reg[15]_i_5_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \al1_reg[15]_i_5_n_47\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \al1[15]_i_12_n_40\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_5_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \al1[15]_i_13_n_40\
    );
\al1_reg[15]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al1_reg[15]_i_8_n_40\,
      CO(6) => \al1_reg[15]_i_8_n_41\,
      CO(5) => \al1_reg[15]_i_8_n_42\,
      CO(4) => \al1_reg[15]_i_8_n_43\,
      CO(3) => \al1_reg[15]_i_8_n_44\,
      CO(2) => \al1_reg[15]_i_8_n_45\,
      CO(1) => \al1_reg[15]_i_8_n_46\,
      CO(0) => \al1_reg[15]_i_8_n_47\,
      DI(7) => \al1[15]_i_15_n_40\,
      DI(6) => \al1[15]_i_16_n_40\,
      DI(5) => \al1[15]_i_17_n_40\,
      DI(4) => \al1[15]_i_18_n_40\,
      DI(3) => \al1[15]_i_19_n_40\,
      DI(2) => \al1[15]_i_20_n_40\,
      DI(1) => \al1[15]_i_21_n_40\,
      DI(0) => \al1[15]_i_22_n_40\,
      O(7 downto 0) => \NLW_al1_reg[15]_i_8_O_UNCONNECTED\(7 downto 0),
      S(7) => \al1[15]_i_23_n_40\,
      S(6) => \al1[15]_i_24_n_40\,
      S(5) => \al1[15]_i_25_n_40\,
      S(4) => \al1[15]_i_26_n_40\,
      S(3) => \al1[15]_i_27_n_40\,
      S(2) => \al1[15]_i_28_n_40\,
      S(1) => \al1[15]_i_29_n_40\,
      S(0) => \al1[15]_i_30_n_40\
    );
\al2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(0),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(0)
    );
\al2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(10),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(10)
    );
\al2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(11),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(11)
    );
\al2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(12),
      O => \apl2_reg_3273_reg[14]_0\(12)
    );
\al2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(13),
      O => \apl2_reg_3273_reg[14]_0\(13)
    );
\al2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => apl2_reg_3273(14),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => \al2_reg[14]_i_3_n_45\,
      O => \apl2_reg_3273_reg[14]_0\(14)
    );
\al2[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => apl2_reg_3273(12),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(13),
      O => \al2[14]_i_10_n_40\
    );
\al2[14]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(15),
      I1 => apl2_reg_3273(14),
      O => \al2[14]_i_11_n_40\
    );
\al2[14]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(11),
      I1 => apl2_reg_3273(10),
      O => \al2[14]_i_12_n_40\
    );
\al2[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(9),
      I1 => apl2_reg_3273(8),
      O => \al2[14]_i_13_n_40\
    );
\al2[14]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(7),
      I1 => apl2_reg_3273(6),
      O => \al2[14]_i_14_n_40\
    );
\al2[14]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(5),
      I1 => apl2_reg_3273(4),
      O => \al2[14]_i_15_n_40\
    );
\al2[14]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(3),
      I1 => apl2_reg_3273(2),
      O => \al2[14]_i_16_n_40\
    );
\al2[14]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => apl2_reg_3273(1),
      I1 => apl2_reg_3273(0),
      O => \al2[14]_i_17_n_40\
    );
\al2[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(14),
      I1 => apl2_reg_3273(15),
      O => \al2[14]_i_18_n_40\
    );
\al2[14]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => apl2_reg_3273(13),
      I1 => apl2_reg_3273(12),
      O => \al2[14]_i_19_n_40\
    );
\al2[14]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(10),
      I1 => apl2_reg_3273(11),
      O => \al2[14]_i_20_n_40\
    );
\al2[14]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(8),
      I1 => apl2_reg_3273(9),
      O => \al2[14]_i_21_n_40\
    );
\al2[14]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(6),
      I1 => apl2_reg_3273(7),
      O => \al2[14]_i_22_n_40\
    );
\al2[14]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(4),
      I1 => apl2_reg_3273(5),
      O => \al2[14]_i_23_n_40\
    );
\al2[14]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(2),
      I1 => apl2_reg_3273(3),
      O => \al2[14]_i_24_n_40\
    );
\al2[14]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(0),
      I1 => apl2_reg_3273(1),
      O => \al2[14]_i_25_n_40\
    );
\al2[14]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => apl2_reg_3273(16),
      O => \al2[14]_i_5_n_40\
    );
\al2[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => apl2_reg_3273(14),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(15),
      O => \al2[14]_i_6_n_40\
    );
\al2[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \al2_reg[14]_i_2_n_47\,
      I1 => apl2_reg_3273(13),
      I2 => apl2_reg_3273(12),
      O => \al2[14]_i_7_n_40\
    );
\al2[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => apl2_reg_3273(16),
      I1 => \al2_reg[14]_i_2_n_47\,
      O => \al2[14]_i_8_n_40\
    );
\al2[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => apl2_reg_3273(15),
      I1 => \al2_reg[14]_i_2_n_47\,
      I2 => apl2_reg_3273(14),
      O => \al2[14]_i_9_n_40\
    );
\al2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(1),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(1)
    );
\al2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(2),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(2)
    );
\al2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(3),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(3)
    );
\al2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(4),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(4)
    );
\al2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(5),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(5)
    );
\al2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(6),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(6)
    );
\al2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(7),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(7)
    );
\al2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(8),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(8)
    );
\al2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \al2_reg[14]_i_3_n_45\,
      I1 => apl2_reg_3273(9),
      I2 => \al2_reg[14]_i_2_n_47\,
      O => \apl2_reg_3273_reg[14]_0\(9)
    );
\al2_reg[14]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \al2_reg[14]_i_4_n_40\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_al2_reg[14]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \al2_reg[14]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_al2_reg[14]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \al2[14]_i_5_n_40\
    );
\al2_reg[14]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_al2_reg[14]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \al2_reg[14]_i_3_n_45\,
      CO(1) => \al2_reg[14]_i_3_n_46\,
      CO(0) => \al2_reg[14]_i_3_n_47\,
      DI(7 downto 2) => B"000000",
      DI(1) => \al2[14]_i_6_n_40\,
      DI(0) => \al2[14]_i_7_n_40\,
      O(7 downto 0) => \NLW_al2_reg[14]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => \al2[14]_i_8_n_40\,
      S(1) => \al2[14]_i_9_n_40\,
      S(0) => \al2[14]_i_10_n_40\
    );
\al2_reg[14]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \al2_reg[14]_i_4_n_40\,
      CO(6) => \al2_reg[14]_i_4_n_41\,
      CO(5) => \al2_reg[14]_i_4_n_42\,
      CO(4) => \al2_reg[14]_i_4_n_43\,
      CO(3) => \al2_reg[14]_i_4_n_44\,
      CO(2) => \al2_reg[14]_i_4_n_45\,
      CO(1) => \al2_reg[14]_i_4_n_46\,
      CO(0) => \al2_reg[14]_i_4_n_47\,
      DI(7) => \al2[14]_i_11_n_40\,
      DI(6) => '0',
      DI(5) => \al2[14]_i_12_n_40\,
      DI(4) => \al2[14]_i_13_n_40\,
      DI(3) => \al2[14]_i_14_n_40\,
      DI(2) => \al2[14]_i_15_n_40\,
      DI(1) => \al2[14]_i_16_n_40\,
      DI(0) => \al2[14]_i_17_n_40\,
      O(7 downto 0) => \NLW_al2_reg[14]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \al2[14]_i_18_n_40\,
      S(6) => \al2[14]_i_19_n_40\,
      S(5) => \al2[14]_i_20_n_40\,
      S(4) => \al2[14]_i_21_n_40\,
      S(3) => \al2[14]_i_22_n_40\,
      S(2) => \al2[14]_i_23_n_40\,
      S(1) => \al2[14]_i_24_n_40\,
      S(0) => \al2[14]_i_25_n_40\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_encode_fu_453_ap_ready,
      I1 => grp_encode_fu_453_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_40_[0]\,
      O => grp_encode_fu_453_ap_done
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => i_4_fu_362(0),
      I2 => i_4_fu_362(1),
      I3 => i_4_fu_362(2),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => grp_encode_fu_453_detl_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[31]_0\(4),
      I2 => ap_CS_fsm_state18,
      O => \ap_CS_fsm[16]_i_1_n_40\
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => i_6_fu_370(2),
      I1 => i_6_fu_370(1),
      I2 => i_6_fu_370(0),
      I3 => ap_CS_fsm_state17,
      I4 => \icmp_ln535_reg_3227_reg_n_40_[0]\,
      O => ap_NS_fsm(17)
    );
\ap_CS_fsm[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0000"
    )
        port map (
      I0 => \icmp_ln535_reg_3227_reg_n_40_[0]\,
      I1 => i_6_fu_370(2),
      I2 => i_6_fu_370(1),
      I3 => i_6_fu_370(0),
      I4 => ap_CS_fsm_state17,
      O => ap_NS_fsm(18)
    );
\ap_CS_fsm[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_6_fu_370(0),
      I1 => i_6_fu_370(1),
      I2 => i_6_fu_370(2),
      I3 => ap_CS_fsm_state17,
      O => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_40\,
      I1 => \ap_CS_fsm[1]_i_3_n_40\,
      I2 => ap_CS_fsm_state25,
      I3 => ap_CS_fsm_state23,
      I4 => ap_NS_fsm(2),
      I5 => ap_NS_fsm(8),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4_n_40\,
      I1 => ap_CS_fsm_state11,
      I2 => ap_CS_fsm_state12,
      I3 => \^ap_cs_fsm_reg[31]_0\(8),
      I4 => ap_CS_fsm_state6,
      I5 => \ap_CS_fsm[1]_i_5_n_40\,
      O => \ap_CS_fsm[1]_i_2_n_40\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_6_n_40\,
      I1 => \ap_CS_fsm[1]_i_7_n_40\,
      I2 => ap_CS_fsm_state13,
      I3 => \^ap_cs_fsm_reg[31]_0\(0),
      I4 => grp_encode_fu_453_ap_ready,
      I5 => ap_CS_fsm_state29,
      O => \ap_CS_fsm[1]_i_3_n_40\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(2),
      I1 => \^ap_cs_fsm_reg[31]_0\(3),
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => ap_CS_fsm_state17,
      O => \ap_CS_fsm[1]_i_4_n_40\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \^ap_cs_fsm_reg[31]_0\(4),
      I2 => grp_encode_fu_453_detl_o_ap_vld,
      I3 => ap_CS_fsm_state21,
      I4 => ap_CS_fsm_state22,
      I5 => \^ap_cs_fsm_reg[31]_0\(5),
      O => \ap_CS_fsm[1]_i_5_n_40\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ap_CS_fsm_state34,
      I1 => ap_CS_fsm_state33,
      I2 => reg_8240,
      I3 => tmp_product_i_2_n_40,
      I4 => \^ap_cs_fsm_reg[31]_0\(1),
      I5 => ap_CS_fsm_state5,
      O => \ap_CS_fsm[1]_i_6_n_40\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => grp_encode_fu_453_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_40_[0]\,
      I2 => ap_CS_fsm_state26,
      I3 => grp_encode_fu_453_deth_o_ap_vld,
      O => \ap_CS_fsm[1]_i_7_n_40\
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state25,
      O => \ap_CS_fsm[23]_i_1_n_40\
    );
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => i_8_fu_382(0),
      I2 => i_8_fu_382(1),
      I3 => i_8_fu_382(2),
      O => i_8_fu_3820
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => i_8_fu_382(0),
      I2 => i_8_fu_382(1),
      I3 => i_8_fu_382(2),
      O => ap_NS_fsm(25)
    );
\ap_CS_fsm[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => grp_encode_fu_453_deth_o_ap_vld,
      I1 => \^ap_cs_fsm_reg[31]_0\(7),
      I2 => ap_CS_fsm_state30,
      O => \ap_CS_fsm[28]_i_1_n_40\
    );
\ap_CS_fsm[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => i_10_fu_386(2),
      I1 => i_10_fu_386(1),
      I2 => i_10_fu_386(0),
      I3 => ap_CS_fsm_state29,
      I4 => \icmp_ln535_1_reg_3386_reg_n_40_[0]\,
      O => ap_NS_fsm(29)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2A0000"
    )
        port map (
      I0 => \icmp_ln535_1_reg_3386_reg_n_40_[0]\,
      I1 => i_10_fu_386(2),
      I2 => i_10_fu_386(1),
      I3 => i_10_fu_386(0),
      I4 => ap_CS_fsm_state29,
      O => ap_NS_fsm(30)
    );
\ap_CS_fsm[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => i_10_fu_386(0),
      I1 => i_10_fu_386(1),
      I2 => i_10_fu_386(2),
      I3 => ap_CS_fsm_state29,
      O => \ap_CS_fsm[31]_i_1_n_40\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(0),
      I1 => i_fu_334_reg(2),
      I2 => i_fu_334_reg(3),
      I3 => i_fu_334_reg(1),
      I4 => i_fu_334_reg(0),
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_fu_334_reg(2),
      I1 => i_fu_334_reg(3),
      I2 => i_fu_334_reg(1),
      I3 => i_fu_334_reg(0),
      I4 => \^ap_cs_fsm_reg[31]_0\(0),
      O => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(1),
      I1 => ap_CS_fsm_state5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEEEAEA"
    )
        port map (
      I0 => \^sr\(0),
      I1 => \q0_reg[11]\(5),
      I2 => grp_encode_fu_453_ap_ready,
      I3 => grp_encode_fu_453_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_40_[0]\,
      O => \ap_CS_fsm_reg[34]_0\(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA2AAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => i_1_fu_350_reg(4),
      I2 => i_1_fu_350_reg(3),
      I3 => i_1_fu_350_reg(2),
      I4 => i_1_fu_350_reg(1),
      I5 => i_1_fu_350_reg(0),
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4500"
    )
        port map (
      I0 => grp_encode_fu_453_ap_ready,
      I1 => grp_encode_fu_453_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_40_[0]\,
      I3 => \q0_reg[11]\(5),
      I4 => \q0_reg[11]\(4),
      O => \ap_CS_fsm_reg[34]_0\(1)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_453_ap_done,
      Q => \ap_CS_fsm_reg_n_40_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state12,
      Q => ap_CS_fsm_state13,
      R => ap_rst
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => \^ap_cs_fsm_reg[31]_0\(2),
      R => ap_rst
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[31]_0\(2),
      Q => \^ap_cs_fsm_reg[31]_0\(3),
      R => ap_rst
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[31]_0\(3),
      Q => grp_encode_fu_453_detl_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[16]_i_1_n_40\,
      Q => ap_CS_fsm_state17,
      R => ap_rst
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(18),
      Q => \^ap_cs_fsm_reg[31]_0\(4),
      R => ap_rst
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[19]_i_1__0_n_40\,
      Q => \^ap_cs_fsm_reg[31]_0\(5),
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[31]_0\(5),
      Q => ap_CS_fsm_state21,
      R => ap_rst
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state21,
      Q => ap_CS_fsm_state22,
      R => ap_rst
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state22,
      Q => ap_CS_fsm_state23,
      R => ap_rst
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[23]_i_1_n_40\,
      Q => ap_CS_fsm_state24,
      R => ap_rst
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => i_8_fu_3820,
      Q => ap_CS_fsm_state25,
      R => ap_rst
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state26,
      Q => \^ap_cs_fsm_reg[31]_0\(6),
      R => ap_rst
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[31]_0\(6),
      Q => grp_encode_fu_453_deth_o_ap_vld,
      R => ap_rst
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[28]_i_1_n_40\,
      Q => ap_CS_fsm_state29,
      R => ap_rst
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(29),
      Q => ap_CS_fsm_state30,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[31]_0\(0),
      R => ap_rst
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(30),
      Q => \^ap_cs_fsm_reg[31]_0\(7),
      R => ap_rst
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[31]_i_1_n_40\,
      Q => \^ap_cs_fsm_reg[31]_0\(8),
      R => ap_rst
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[31]_0\(8),
      Q => ap_CS_fsm_state33,
      R => ap_rst
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state33,
      Q => ap_CS_fsm_state34,
      R => ap_rst
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state34,
      Q => grp_encode_fu_453_ap_ready,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[4]_i_1__1_n_40\,
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => \^ap_cs_fsm_reg[31]_0\(1),
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \i_4_fu_362[2]_i_1_n_40\,
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
\apl1_4_reg_3422[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(1),
      O => \apl1_4_reg_3422[0]_i_10_n_40\
    );
\apl1_4_reg_3422[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(0),
      O => \apl1_4_reg_3422[0]_i_2_n_40\
    );
\apl1_4_reg_3422[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(0),
      I1 => sext_ln477_1_reg_3365(8),
      O => \apl1_4_reg_3422[0]_i_3_n_40\
    );
\apl1_4_reg_3422[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(7),
      O => \apl1_4_reg_3422[0]_i_4_n_40\
    );
\apl1_4_reg_3422[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(6),
      O => \apl1_4_reg_3422[0]_i_5_n_40\
    );
\apl1_4_reg_3422[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(5),
      O => \apl1_4_reg_3422[0]_i_6_n_40\
    );
\apl1_4_reg_3422[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(4),
      O => \apl1_4_reg_3422[0]_i_7_n_40\
    );
\apl1_4_reg_3422[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(3),
      O => \apl1_4_reg_3422[0]_i_8_n_40\
    );
\apl1_4_reg_3422[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(2),
      O => \apl1_4_reg_3422[0]_i_9_n_40\
    );
\apl1_4_reg_3422[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(6),
      O => \apl1_4_reg_3422[12]_i_10_n_40\
    );
\apl1_4_reg_3422[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(11),
      I1 => sext_ln599_1_fu_2691_p1(12),
      O => \apl1_4_reg_3422[12]_i_4_n_40\
    );
\apl1_4_reg_3422[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(10),
      I1 => sext_ln599_1_fu_2691_p1(11),
      O => \apl1_4_reg_3422[12]_i_5_n_40\
    );
\apl1_4_reg_3422[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(9),
      I1 => sext_ln599_1_fu_2691_p1(10),
      O => \apl1_4_reg_3422[12]_i_6_n_40\
    );
\apl1_4_reg_3422[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(8),
      I1 => sext_ln599_1_fu_2691_p1(9),
      O => \apl1_4_reg_3422[12]_i_7_n_40\
    );
\apl1_4_reg_3422[17]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(11),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(12),
      O => \apl1_4_reg_3422[17]_i_10_n_40\
    );
\apl1_4_reg_3422[17]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(10),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(11),
      O => \apl1_4_reg_3422[17]_i_11_n_40\
    );
\apl1_4_reg_3422[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(9),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(10),
      O => \apl1_4_reg_3422[17]_i_12_n_40\
    );
\apl1_4_reg_3422[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(8),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(9),
      O => \apl1_4_reg_3422[17]_i_13_n_40\
    );
\apl1_4_reg_3422[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(15),
      I1 => \apl1_4_reg_3422_reg[17]_i_2_n_40\,
      O => \apl1_4_reg_3422[17]_i_3_n_40\
    );
\apl1_4_reg_3422[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(14),
      I1 => sext_ln599_1_fu_2691_p1(15),
      O => \apl1_4_reg_3422[17]_i_4_n_40\
    );
\apl1_4_reg_3422[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(13),
      I1 => sext_ln599_1_fu_2691_p1(14),
      O => \apl1_4_reg_3422[17]_i_5_n_40\
    );
\apl1_4_reg_3422[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_1_fu_2691_p1(12),
      I1 => sext_ln599_1_fu_2691_p1(13),
      O => \apl1_4_reg_3422[17]_i_6_n_40\
    );
\apl1_4_reg_3422[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(14),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(15),
      O => \apl1_4_reg_3422[17]_i_7_n_40\
    );
\apl1_4_reg_3422[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(13),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(14),
      O => \apl1_4_reg_3422[17]_i_8_n_40\
    );
\apl1_4_reg_3422[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(12),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(13),
      O => \apl1_4_reg_3422[17]_i_9_n_40\
    );
\apl1_4_reg_3422[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(15),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(8),
      O => \apl1_4_reg_3422[4]_i_2_n_40\
    );
\apl1_4_reg_3422[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_1_reg_3365(15),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(7),
      O => \apl1_4_reg_3422[4]_i_3_n_40\
    );
\apl1_4_reg_3422[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(6),
      I1 => sext_ln477_1_reg_3365(14),
      O => \apl1_4_reg_3422[4]_i_4_n_40\
    );
\apl1_4_reg_3422[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(5),
      I1 => sext_ln477_1_reg_3365(13),
      O => \apl1_4_reg_3422[4]_i_5_n_40\
    );
\apl1_4_reg_3422[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(4),
      I1 => sext_ln477_1_reg_3365(12),
      O => \apl1_4_reg_3422[4]_i_6_n_40\
    );
\apl1_4_reg_3422[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(3),
      I1 => sext_ln477_1_reg_3365(11),
      O => \apl1_4_reg_3422[4]_i_7_n_40\
    );
\apl1_4_reg_3422[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(2),
      I1 => sext_ln477_1_reg_3365(10),
      O => \apl1_4_reg_3422[4]_i_8_n_40\
    );
\apl1_4_reg_3422[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(1),
      I1 => sext_ln477_1_reg_3365(9),
      O => \apl1_4_reg_3422[4]_i_9_n_40\
    );
\apl1_4_reg_3422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \sext_ln599_1_fu_2691_p1__0\(0),
      Q => apl1_4_reg_3422(0),
      R => '0'
    );
\apl1_4_reg_3422_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_4_reg_3422[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_4_reg_3422_reg[0]_i_1_n_40\,
      CO(6) => \apl1_4_reg_3422_reg[0]_i_1_n_41\,
      CO(5) => \apl1_4_reg_3422_reg[0]_i_1_n_42\,
      CO(4) => \apl1_4_reg_3422_reg[0]_i_1_n_43\,
      CO(3) => \apl1_4_reg_3422_reg[0]_i_1_n_44\,
      CO(2) => \apl1_4_reg_3422_reg[0]_i_1_n_45\,
      CO(1) => \apl1_4_reg_3422_reg[0]_i_1_n_46\,
      CO(0) => \apl1_4_reg_3422_reg[0]_i_1_n_47\,
      DI(7) => \sext_ln477_1_reg_3365_reg[15]_0\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => \sext_ln599_1_fu_2691_p1__0\(0),
      O(6 downto 0) => \NLW_apl1_4_reg_3422_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \apl1_4_reg_3422[0]_i_3_n_40\,
      S(6) => \apl1_4_reg_3422[0]_i_4_n_40\,
      S(5) => \apl1_4_reg_3422[0]_i_5_n_40\,
      S(4) => \apl1_4_reg_3422[0]_i_6_n_40\,
      S(3) => \apl1_4_reg_3422[0]_i_7_n_40\,
      S(2) => \apl1_4_reg_3422[0]_i_8_n_40\,
      S(1) => \apl1_4_reg_3422[0]_i_9_n_40\,
      S(0) => \apl1_4_reg_3422[0]_i_10_n_40\
    );
\apl1_4_reg_3422_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(10),
      Q => apl1_4_reg_3422(10),
      R => '0'
    );
\apl1_4_reg_3422_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(11),
      Q => apl1_4_reg_3422(11),
      R => '0'
    );
\apl1_4_reg_3422_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(12),
      Q => apl1_4_reg_3422(12),
      R => '0'
    );
\apl1_4_reg_3422_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(13),
      Q => apl1_4_reg_3422(13),
      R => '0'
    );
\apl1_4_reg_3422_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(14),
      Q => apl1_4_reg_3422(14),
      R => '0'
    );
\apl1_4_reg_3422_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(15),
      Q => apl1_4_reg_3422(15),
      R => '0'
    );
\apl1_4_reg_3422_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(16),
      Q => apl1_4_reg_3422(16),
      R => '0'
    );
\apl1_4_reg_3422_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(17),
      Q => apl1_4_reg_3422(17),
      R => '0'
    );
\apl1_4_reg_3422_reg[17]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_4_reg_3422_reg[4]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_4_reg_3422_reg[17]_i_2_n_40\,
      CO(6) => \NLW_apl1_4_reg_3422_reg[17]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \apl1_4_reg_3422_reg[17]_i_2_n_42\,
      CO(4) => \apl1_4_reg_3422_reg[17]_i_2_n_43\,
      CO(3) => \apl1_4_reg_3422_reg[17]_i_2_n_44\,
      CO(2) => \apl1_4_reg_3422_reg[17]_i_2_n_45\,
      CO(1) => \apl1_4_reg_3422_reg[17]_i_2_n_46\,
      CO(0) => \apl1_4_reg_3422_reg[17]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \sext_ln477_1_reg_3365_reg[15]_0\(14 downto 8),
      O(7) => \NLW_apl1_4_reg_3422_reg[17]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_1_fu_2691_p1(15 downto 9),
      S(7) => '1',
      S(6) => \apl1_4_reg_3422[17]_i_7_n_40\,
      S(5) => \apl1_4_reg_3422[17]_i_8_n_40\,
      S(4) => \apl1_4_reg_3422[17]_i_9_n_40\,
      S(3) => \apl1_4_reg_3422[17]_i_10_n_40\,
      S(2) => \apl1_4_reg_3422[17]_i_11_n_40\,
      S(1) => \apl1_4_reg_3422[17]_i_12_n_40\,
      S(0) => \apl1_4_reg_3422[17]_i_13_n_40\
    );
\apl1_4_reg_3422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \sext_ln599_1_fu_2691_p1__0\(1),
      Q => apl1_4_reg_3422(1),
      R => '0'
    );
\apl1_4_reg_3422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \sext_ln599_1_fu_2691_p1__0\(2),
      Q => apl1_4_reg_3422(2),
      R => '0'
    );
\apl1_4_reg_3422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \sext_ln599_1_fu_2691_p1__0\(3),
      Q => apl1_4_reg_3422(3),
      R => '0'
    );
\apl1_4_reg_3422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => \sext_ln599_1_fu_2691_p1__0\(4),
      Q => apl1_4_reg_3422(4),
      R => '0'
    );
\apl1_4_reg_3422_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_4_reg_3422_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_4_reg_3422_reg[4]_i_1_n_40\,
      CO(6) => \apl1_4_reg_3422_reg[4]_i_1_n_41\,
      CO(5) => \apl1_4_reg_3422_reg[4]_i_1_n_42\,
      CO(4) => \apl1_4_reg_3422_reg[4]_i_1_n_43\,
      CO(3) => \apl1_4_reg_3422_reg[4]_i_1_n_44\,
      CO(2) => \apl1_4_reg_3422_reg[4]_i_1_n_45\,
      CO(1) => \apl1_4_reg_3422_reg[4]_i_1_n_46\,
      CO(0) => \apl1_4_reg_3422_reg[4]_i_1_n_47\,
      DI(7) => sext_ln477_1_reg_3365(15),
      DI(6 downto 0) => \sext_ln477_1_reg_3365_reg[15]_0\(7 downto 1),
      O(7 downto 4) => sext_ln599_1_fu_2691_p1(8 downto 5),
      O(3 downto 0) => \sext_ln599_1_fu_2691_p1__0\(4 downto 1),
      S(7) => \apl1_4_reg_3422[4]_i_2_n_40\,
      S(6) => \apl1_4_reg_3422[4]_i_3_n_40\,
      S(5) => \apl1_4_reg_3422[4]_i_4_n_40\,
      S(4) => \apl1_4_reg_3422[4]_i_5_n_40\,
      S(3) => \apl1_4_reg_3422[4]_i_6_n_40\,
      S(2) => \apl1_4_reg_3422[4]_i_7_n_40\,
      S(1) => \apl1_4_reg_3422[4]_i_8_n_40\,
      S(0) => \apl1_4_reg_3422[4]_i_9_n_40\
    );
\apl1_4_reg_3422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(5),
      Q => apl1_4_reg_3422(5),
      R => '0'
    );
\apl1_4_reg_3422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(6),
      Q => apl1_4_reg_3422(6),
      R => '0'
    );
\apl1_4_reg_3422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(7),
      Q => apl1_4_reg_3422(7),
      R => '0'
    );
\apl1_4_reg_3422_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(8),
      Q => apl1_4_reg_3422(8),
      R => '0'
    );
\apl1_4_reg_3422_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl1_4_fu_2703_p2(9),
      Q => apl1_4_reg_3422(9),
      R => '0'
    );
\apl1_reg_3279[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(1),
      O => \apl1_reg_3279[0]_i_10_n_40\
    );
\apl1_reg_3279[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(0),
      O => \apl1_reg_3279[0]_i_2_n_40\
    );
\apl1_reg_3279[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(0),
      I1 => sext_ln477_reg_3104(8),
      O => \apl1_reg_3279[0]_i_3_n_40\
    );
\apl1_reg_3279[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(7),
      O => \apl1_reg_3279[0]_i_4_n_40\
    );
\apl1_reg_3279[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(6),
      O => \apl1_reg_3279[0]_i_5_n_40\
    );
\apl1_reg_3279[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(5),
      O => \apl1_reg_3279[0]_i_6_n_40\
    );
\apl1_reg_3279[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(4),
      O => \apl1_reg_3279[0]_i_7_n_40\
    );
\apl1_reg_3279[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(3),
      O => \apl1_reg_3279[0]_i_8_n_40\
    );
\apl1_reg_3279[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln477_reg_3104(2),
      O => \apl1_reg_3279[0]_i_9_n_40\
    );
\apl1_reg_3279[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(6),
      O => \apl1_reg_3279[12]_i_10_n_40\
    );
\apl1_reg_3279[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(11),
      I1 => sext_ln599_fu_1813_p1(12),
      O => \apl1_reg_3279[12]_i_4_n_40\
    );
\apl1_reg_3279[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(10),
      I1 => sext_ln599_fu_1813_p1(11),
      O => \apl1_reg_3279[12]_i_5_n_40\
    );
\apl1_reg_3279[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(9),
      I1 => sext_ln599_fu_1813_p1(10),
      O => \apl1_reg_3279[12]_i_6_n_40\
    );
\apl1_reg_3279[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(8),
      I1 => sext_ln599_fu_1813_p1(9),
      O => \apl1_reg_3279[12]_i_7_n_40\
    );
\apl1_reg_3279[17]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(11),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(12),
      O => \apl1_reg_3279[17]_i_10_n_40\
    );
\apl1_reg_3279[17]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(10),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(11),
      O => \apl1_reg_3279[17]_i_11_n_40\
    );
\apl1_reg_3279[17]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(9),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(10),
      O => \apl1_reg_3279[17]_i_12_n_40\
    );
\apl1_reg_3279[17]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(8),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(9),
      O => \apl1_reg_3279[17]_i_13_n_40\
    );
\apl1_reg_3279[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(15),
      I1 => \apl1_reg_3279_reg[17]_i_2_n_40\,
      O => \apl1_reg_3279[17]_i_3_n_40\
    );
\apl1_reg_3279[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(14),
      I1 => sext_ln599_fu_1813_p1(15),
      O => \apl1_reg_3279[17]_i_4_n_40\
    );
\apl1_reg_3279[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(13),
      I1 => sext_ln599_fu_1813_p1(14),
      O => \apl1_reg_3279[17]_i_5_n_40\
    );
\apl1_reg_3279[17]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln599_fu_1813_p1(12),
      I1 => sext_ln599_fu_1813_p1(13),
      O => \apl1_reg_3279[17]_i_6_n_40\
    );
\apl1_reg_3279[17]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(14),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(15),
      O => \apl1_reg_3279[17]_i_7_n_40\
    );
\apl1_reg_3279[17]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(13),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(14),
      O => \apl1_reg_3279[17]_i_8_n_40\
    );
\apl1_reg_3279[17]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(12),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(13),
      O => \apl1_reg_3279[17]_i_9_n_40\
    );
\apl1_reg_3279[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_reg_3104(15),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(8),
      O => \apl1_reg_3279[4]_i_2_n_40\
    );
\apl1_reg_3279[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln477_reg_3104(15),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(7),
      O => \apl1_reg_3279[4]_i_3_n_40\
    );
\apl1_reg_3279[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(6),
      I1 => sext_ln477_reg_3104(14),
      O => \apl1_reg_3279[4]_i_4_n_40\
    );
\apl1_reg_3279[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(5),
      I1 => sext_ln477_reg_3104(13),
      O => \apl1_reg_3279[4]_i_5_n_40\
    );
\apl1_reg_3279[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(4),
      I1 => sext_ln477_reg_3104(12),
      O => \apl1_reg_3279[4]_i_6_n_40\
    );
\apl1_reg_3279[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(3),
      I1 => sext_ln477_reg_3104(11),
      O => \apl1_reg_3279[4]_i_7_n_40\
    );
\apl1_reg_3279[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(2),
      I1 => sext_ln477_reg_3104(10),
      O => \apl1_reg_3279[4]_i_8_n_40\
    );
\apl1_reg_3279[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(1),
      I1 => sext_ln477_reg_3104(9),
      O => \apl1_reg_3279[4]_i_9_n_40\
    );
\apl1_reg_3279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_fu_1813_p1__0\(0),
      Q => apl1_reg_3279(0),
      R => '0'
    );
\apl1_reg_3279_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_3279[0]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_3279_reg[0]_i_1_n_40\,
      CO(6) => \apl1_reg_3279_reg[0]_i_1_n_41\,
      CO(5) => \apl1_reg_3279_reg[0]_i_1_n_42\,
      CO(4) => \apl1_reg_3279_reg[0]_i_1_n_43\,
      CO(3) => \apl1_reg_3279_reg[0]_i_1_n_44\,
      CO(2) => \apl1_reg_3279_reg[0]_i_1_n_45\,
      CO(1) => \apl1_reg_3279_reg[0]_i_1_n_46\,
      CO(0) => \apl1_reg_3279_reg[0]_i_1_n_47\,
      DI(7) => \sext_ln477_reg_3104_reg[15]_0\(0),
      DI(6 downto 0) => B"0000000",
      O(7) => \sext_ln599_fu_1813_p1__0\(0),
      O(6 downto 0) => \NLW_apl1_reg_3279_reg[0]_i_1_O_UNCONNECTED\(6 downto 0),
      S(7) => \apl1_reg_3279[0]_i_3_n_40\,
      S(6) => \apl1_reg_3279[0]_i_4_n_40\,
      S(5) => \apl1_reg_3279[0]_i_5_n_40\,
      S(4) => \apl1_reg_3279[0]_i_6_n_40\,
      S(3) => \apl1_reg_3279[0]_i_7_n_40\,
      S(2) => \apl1_reg_3279[0]_i_8_n_40\,
      S(1) => \apl1_reg_3279[0]_i_9_n_40\,
      S(0) => \apl1_reg_3279[0]_i_10_n_40\
    );
\apl1_reg_3279_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(10),
      Q => apl1_reg_3279(10),
      R => '0'
    );
\apl1_reg_3279_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(11),
      Q => apl1_reg_3279(11),
      R => '0'
    );
\apl1_reg_3279_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(12),
      Q => apl1_reg_3279(12),
      R => '0'
    );
\apl1_reg_3279_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(13),
      Q => apl1_reg_3279(13),
      R => '0'
    );
\apl1_reg_3279_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(14),
      Q => apl1_reg_3279(14),
      R => '0'
    );
\apl1_reg_3279_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(15),
      Q => apl1_reg_3279(15),
      R => '0'
    );
\apl1_reg_3279_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(16),
      Q => apl1_reg_3279(16),
      R => '0'
    );
\apl1_reg_3279_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(17),
      Q => apl1_reg_3279(17),
      R => '0'
    );
\apl1_reg_3279_reg[17]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_3279_reg[4]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_3279_reg[17]_i_2_n_40\,
      CO(6) => \NLW_apl1_reg_3279_reg[17]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \apl1_reg_3279_reg[17]_i_2_n_42\,
      CO(4) => \apl1_reg_3279_reg[17]_i_2_n_43\,
      CO(3) => \apl1_reg_3279_reg[17]_i_2_n_44\,
      CO(2) => \apl1_reg_3279_reg[17]_i_2_n_45\,
      CO(1) => \apl1_reg_3279_reg[17]_i_2_n_46\,
      CO(0) => \apl1_reg_3279_reg[17]_i_2_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => \sext_ln477_reg_3104_reg[15]_0\(14 downto 8),
      O(7) => \NLW_apl1_reg_3279_reg[17]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => sext_ln599_fu_1813_p1(15 downto 9),
      S(7) => '1',
      S(6) => \apl1_reg_3279[17]_i_7_n_40\,
      S(5) => \apl1_reg_3279[17]_i_8_n_40\,
      S(4) => \apl1_reg_3279[17]_i_9_n_40\,
      S(3) => \apl1_reg_3279[17]_i_10_n_40\,
      S(2) => \apl1_reg_3279[17]_i_11_n_40\,
      S(1) => \apl1_reg_3279[17]_i_12_n_40\,
      S(0) => \apl1_reg_3279[17]_i_13_n_40\
    );
\apl1_reg_3279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_fu_1813_p1__0\(1),
      Q => apl1_reg_3279(1),
      R => '0'
    );
\apl1_reg_3279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_fu_1813_p1__0\(2),
      Q => apl1_reg_3279(2),
      R => '0'
    );
\apl1_reg_3279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_fu_1813_p1__0\(3),
      Q => apl1_reg_3279(3),
      R => '0'
    );
\apl1_reg_3279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => \sext_ln599_fu_1813_p1__0\(4),
      Q => apl1_reg_3279(4),
      R => '0'
    );
\apl1_reg_3279_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl1_reg_3279_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \apl1_reg_3279_reg[4]_i_1_n_40\,
      CO(6) => \apl1_reg_3279_reg[4]_i_1_n_41\,
      CO(5) => \apl1_reg_3279_reg[4]_i_1_n_42\,
      CO(4) => \apl1_reg_3279_reg[4]_i_1_n_43\,
      CO(3) => \apl1_reg_3279_reg[4]_i_1_n_44\,
      CO(2) => \apl1_reg_3279_reg[4]_i_1_n_45\,
      CO(1) => \apl1_reg_3279_reg[4]_i_1_n_46\,
      CO(0) => \apl1_reg_3279_reg[4]_i_1_n_47\,
      DI(7) => sext_ln477_reg_3104(15),
      DI(6 downto 0) => \sext_ln477_reg_3104_reg[15]_0\(7 downto 1),
      O(7 downto 4) => sext_ln599_fu_1813_p1(8 downto 5),
      O(3 downto 0) => \sext_ln599_fu_1813_p1__0\(4 downto 1),
      S(7) => \apl1_reg_3279[4]_i_2_n_40\,
      S(6) => \apl1_reg_3279[4]_i_3_n_40\,
      S(5) => \apl1_reg_3279[4]_i_4_n_40\,
      S(4) => \apl1_reg_3279[4]_i_5_n_40\,
      S(3) => \apl1_reg_3279[4]_i_6_n_40\,
      S(2) => \apl1_reg_3279[4]_i_7_n_40\,
      S(1) => \apl1_reg_3279[4]_i_8_n_40\,
      S(0) => \apl1_reg_3279[4]_i_9_n_40\
    );
\apl1_reg_3279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(5),
      Q => apl1_reg_3279(5),
      R => '0'
    );
\apl1_reg_3279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(6),
      Q => apl1_reg_3279(6),
      R => '0'
    );
\apl1_reg_3279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(7),
      Q => apl1_reg_3279(7),
      R => '0'
    );
\apl1_reg_3279_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(8),
      Q => apl1_reg_3279(8),
      R => '0'
    );
\apl1_reg_3279_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl1_fu_1825_p2(9),
      Q => apl1_reg_3279(9),
      R => '0'
    );
\apl2_3_reg_3416[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(12),
      I1 => sext_ln580_3_fu_2649_p1(13),
      O => \apl2_3_reg_3416[15]_i_10_n_40\
    );
\apl2_3_reg_3416[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(13),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(14),
      O => \apl2_3_reg_3416[15]_i_16_n_40\
    );
\apl2_3_reg_3416[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(12),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(13),
      O => \apl2_3_reg_3416[15]_i_17_n_40\
    );
\apl2_3_reg_3416[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(11),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(12),
      O => \apl2_3_reg_3416[15]_i_18_n_40\
    );
\apl2_3_reg_3416[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(10),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(11),
      O => \apl2_3_reg_3416[15]_i_19_n_40\
    );
\apl2_3_reg_3416[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(9),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(10),
      O => \apl2_3_reg_3416[15]_i_20_n_40\
    );
\apl2_3_reg_3416[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(13),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(11),
      I2 => \apl2_3_reg_3416[15]_i_24_n_40\,
      I3 => \sext_ln477_1_reg_3365_reg[15]_0\(12),
      O => \apl2_3_reg_3416[15]_i_22_n_40\
    );
\apl2_3_reg_3416[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(10),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(8),
      I2 => \sext_ln477_1_reg_3365_reg[15]_0\(6),
      I3 => \apl2_3_reg_3416[7]_i_32_n_40\,
      I4 => \sext_ln477_1_reg_3365_reg[15]_0\(7),
      I5 => \sext_ln477_1_reg_3365_reg[15]_0\(9),
      O => \apl2_3_reg_3416[15]_i_24_n_40\
    );
\apl2_3_reg_3416[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(11),
      I1 => \apl2_3_reg_3416[15]_i_24_n_40\,
      O => \apl2_3_reg_3416[15]_i_26_n_40\
    );
\apl2_3_reg_3416[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(14),
      I1 => \apl2_3_reg_3416_reg[15]_i_2_n_42\,
      O => \apl2_3_reg_3416[15]_i_8_n_40\
    );
\apl2_3_reg_3416[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_3_fu_2649_p1(13),
      I1 => sext_ln580_3_fu_2649_p1(14),
      O => \apl2_3_reg_3416[15]_i_9_n_40\
    );
\apl2_3_reg_3416[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(8),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(9),
      O => \apl2_3_reg_3416[7]_i_13_n_40\
    );
\apl2_3_reg_3416[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(14),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(8),
      O => \apl2_3_reg_3416[7]_i_14_n_40\
    );
\apl2_3_reg_3416[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(14),
      I1 => \sext_ln479_2_reg_3370_reg[14]_0\(7),
      O => \apl2_3_reg_3416[7]_i_15_n_40\
    );
\apl2_3_reg_3416[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(6),
      I1 => sext_ln479_2_reg_3370(13),
      O => \apl2_3_reg_3416[7]_i_16_n_40\
    );
\apl2_3_reg_3416[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(5),
      I1 => sext_ln479_2_reg_3370(12),
      O => \apl2_3_reg_3416[7]_i_17_n_40\
    );
\apl2_3_reg_3416[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(4),
      I1 => sext_ln479_2_reg_3370(11),
      O => \apl2_3_reg_3416[7]_i_18_n_40\
    );
\apl2_3_reg_3416[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(3),
      I1 => sext_ln479_2_reg_3370(10),
      O => \apl2_3_reg_3416[7]_i_19_n_40\
    );
\apl2_3_reg_3416[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(2),
      I1 => sext_ln479_2_reg_3370(9),
      O => \apl2_3_reg_3416[7]_i_20_n_40\
    );
\apl2_3_reg_3416[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(0),
      O => \apl2_3_reg_3416[7]_i_21_n_40\
    );
\apl2_3_reg_3416[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(1),
      I1 => sext_ln479_2_reg_3370(8),
      O => \apl2_3_reg_3416[7]_i_22_n_40\
    );
\apl2_3_reg_3416[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_2_reg_3370_reg[14]_0\(0),
      I1 => sext_ln479_2_reg_3370(7),
      O => \apl2_3_reg_3416[7]_i_23_n_40\
    );
\apl2_3_reg_3416[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(6),
      O => \apl2_3_reg_3416[7]_i_24_n_40\
    );
\apl2_3_reg_3416[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(5),
      O => \apl2_3_reg_3416[7]_i_25_n_40\
    );
\apl2_3_reg_3416[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(4),
      O => \apl2_3_reg_3416[7]_i_26_n_40\
    );
\apl2_3_reg_3416[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(3),
      O => \apl2_3_reg_3416[7]_i_27_n_40\
    );
\apl2_3_reg_3416[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(2),
      O => \apl2_3_reg_3416[7]_i_28_n_40\
    );
\apl2_3_reg_3416[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_2_reg_3370(1),
      O => \apl2_3_reg_3416[7]_i_29_n_40\
    );
\apl2_3_reg_3416[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(9),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(7),
      I2 => \apl2_3_reg_3416[7]_i_32_n_40\,
      I3 => \sext_ln477_1_reg_3365_reg[15]_0\(6),
      I4 => \sext_ln477_1_reg_3365_reg[15]_0\(8),
      O => \apl2_3_reg_3416[7]_i_30_n_40\
    );
\apl2_3_reg_3416[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(8),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(6),
      I2 => \apl2_3_reg_3416[7]_i_32_n_40\,
      I3 => \sext_ln477_1_reg_3365_reg[15]_0\(7),
      O => \apl2_3_reg_3416[7]_i_31_n_40\
    );
\apl2_3_reg_3416[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(5),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(0),
      I2 => \sext_ln477_1_reg_3365_reg[15]_0\(4),
      I3 => \sext_ln477_1_reg_3365_reg[15]_0\(1),
      I4 => \sext_ln477_1_reg_3365_reg[15]_0\(2),
      I5 => \sext_ln477_1_reg_3365_reg[15]_0\(3),
      O => \apl2_3_reg_3416[7]_i_32_n_40\
    );
\apl2_3_reg_3416[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_1_reg_3365_reg[15]_0\(3),
      I1 => \sext_ln477_1_reg_3365_reg[15]_0\(2),
      I2 => \sext_ln477_1_reg_3365_reg[15]_0\(1),
      I3 => \sext_ln477_1_reg_3365_reg[15]_0\(4),
      I4 => \sext_ln477_1_reg_3365_reg[15]_0\(0),
      O => \apl2_3_reg_3416[7]_i_33_n_40\
    );
\apl2_3_reg_3416_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(0),
      Q => apl2_3_reg_3416(0),
      R => '0'
    );
\apl2_3_reg_3416_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(10),
      Q => apl2_3_reg_3416(10),
      R => '0'
    );
\apl2_3_reg_3416_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(11),
      Q => apl2_3_reg_3416(11),
      R => '0'
    );
\apl2_3_reg_3416_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(12),
      Q => apl2_3_reg_3416(12),
      R => '0'
    );
\apl2_3_reg_3416_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(13),
      Q => apl2_3_reg_3416(13),
      R => '0'
    );
\apl2_3_reg_3416_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(14),
      Q => apl2_3_reg_3416(14),
      R => '0'
    );
\apl2_3_reg_3416_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(15),
      Q => apl2_3_reg_3416(15),
      R => '0'
    );
\apl2_3_reg_3416_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_3416_reg[7]_i_3_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_3_reg_3416_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_3_reg_3416_reg[15]_i_2_n_42\,
      CO(4) => \NLW_apl2_3_reg_3416_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_3_reg_3416_reg[15]_i_2_n_44\,
      CO(2) => \apl2_3_reg_3416_reg[15]_i_2_n_45\,
      CO(1) => \apl2_3_reg_3416_reg[15]_i_2_n_46\,
      CO(0) => \apl2_3_reg_3416_reg[15]_i_2_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \sext_ln479_2_reg_3370_reg[14]_0\(13 downto 9),
      O(7 downto 5) => \NLW_apl2_3_reg_3416_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_3_fu_2649_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_3_reg_3416[15]_i_16_n_40\,
      S(3) => \apl2_3_reg_3416[15]_i_17_n_40\,
      S(2) => \apl2_3_reg_3416[15]_i_18_n_40\,
      S(1) => \apl2_3_reg_3416[15]_i_19_n_40\,
      S(0) => \apl2_3_reg_3416[15]_i_20_n_40\
    );
\apl2_3_reg_3416_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(16),
      Q => apl2_3_reg_3416(16),
      R => '0'
    );
\apl2_3_reg_3416_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(1),
      Q => apl2_3_reg_3416(1),
      R => '0'
    );
\apl2_3_reg_3416_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(2),
      Q => apl2_3_reg_3416(2),
      R => '0'
    );
\apl2_3_reg_3416_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(3),
      Q => apl2_3_reg_3416(3),
      R => '0'
    );
\apl2_3_reg_3416_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(4),
      Q => apl2_3_reg_3416(4),
      R => '0'
    );
\apl2_3_reg_3416_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(5),
      Q => apl2_3_reg_3416(5),
      R => '0'
    );
\apl2_3_reg_3416_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(6),
      Q => apl2_3_reg_3416(6),
      R => '0'
    );
\apl2_3_reg_3416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(7),
      Q => apl2_3_reg_3416(7),
      R => '0'
    );
\apl2_3_reg_3416_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_3416_reg[7]_i_4_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_3416_reg[7]_i_3_n_40\,
      CO(6) => \apl2_3_reg_3416_reg[7]_i_3_n_41\,
      CO(5) => \apl2_3_reg_3416_reg[7]_i_3_n_42\,
      CO(4) => \apl2_3_reg_3416_reg[7]_i_3_n_43\,
      CO(3) => \apl2_3_reg_3416_reg[7]_i_3_n_44\,
      CO(2) => \apl2_3_reg_3416_reg[7]_i_3_n_45\,
      CO(1) => \apl2_3_reg_3416_reg[7]_i_3_n_46\,
      CO(0) => \apl2_3_reg_3416_reg[7]_i_3_n_47\,
      DI(7) => \sext_ln479_2_reg_3370_reg[14]_0\(8),
      DI(6) => sext_ln479_2_reg_3370(14),
      DI(5 downto 0) => \sext_ln479_2_reg_3370_reg[14]_0\(7 downto 2),
      O(7 downto 0) => sext_ln580_3_fu_2649_p1(9 downto 2),
      S(7) => \apl2_3_reg_3416[7]_i_13_n_40\,
      S(6) => \apl2_3_reg_3416[7]_i_14_n_40\,
      S(5) => \apl2_3_reg_3416[7]_i_15_n_40\,
      S(4) => \apl2_3_reg_3416[7]_i_16_n_40\,
      S(3) => \apl2_3_reg_3416[7]_i_17_n_40\,
      S(2) => \apl2_3_reg_3416[7]_i_18_n_40\,
      S(1) => \apl2_3_reg_3416[7]_i_19_n_40\,
      S(0) => \apl2_3_reg_3416[7]_i_20_n_40\
    );
\apl2_3_reg_3416_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_3_reg_3416[7]_i_21_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_3_reg_3416_reg[7]_i_4_n_40\,
      CO(6) => \apl2_3_reg_3416_reg[7]_i_4_n_41\,
      CO(5) => \apl2_3_reg_3416_reg[7]_i_4_n_42\,
      CO(4) => \apl2_3_reg_3416_reg[7]_i_4_n_43\,
      CO(3) => \apl2_3_reg_3416_reg[7]_i_4_n_44\,
      CO(2) => \apl2_3_reg_3416_reg[7]_i_4_n_45\,
      CO(1) => \apl2_3_reg_3416_reg[7]_i_4_n_46\,
      CO(0) => \apl2_3_reg_3416_reg[7]_i_4_n_47\,
      DI(7 downto 6) => \sext_ln479_2_reg_3370_reg[14]_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_3_fu_2649_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_3_reg_3416_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_3_reg_3416[7]_i_22_n_40\,
      S(6) => \apl2_3_reg_3416[7]_i_23_n_40\,
      S(5) => \apl2_3_reg_3416[7]_i_24_n_40\,
      S(4) => \apl2_3_reg_3416[7]_i_25_n_40\,
      S(3) => \apl2_3_reg_3416[7]_i_26_n_40\,
      S(2) => \apl2_3_reg_3416[7]_i_27_n_40\,
      S(1) => \apl2_3_reg_3416[7]_i_28_n_40\,
      S(0) => \apl2_3_reg_3416[7]_i_29_n_40\
    );
\apl2_3_reg_3416_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(8),
      Q => apl2_3_reg_3416(8),
      R => '0'
    );
\apl2_3_reg_3416_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => apl2_3_fu_2659_p2(9),
      Q => apl2_3_reg_3416(9),
      R => '0'
    );
\apl2_reg_3273[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(12),
      I1 => sext_ln580_1_fu_1771_p1(13),
      O => \apl2_reg_3273[15]_i_10_n_40\
    );
\apl2_reg_3273[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(13),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(14),
      O => \apl2_reg_3273[15]_i_16_n_40\
    );
\apl2_reg_3273[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(12),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(13),
      O => \apl2_reg_3273[15]_i_17_n_40\
    );
\apl2_reg_3273[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(11),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(12),
      O => \apl2_reg_3273[15]_i_18_n_40\
    );
\apl2_reg_3273[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(10),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(11),
      O => \apl2_reg_3273[15]_i_19_n_40\
    );
\apl2_reg_3273[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(9),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(10),
      O => \apl2_reg_3273[15]_i_20_n_40\
    );
\apl2_reg_3273[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(13),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(11),
      I2 => \apl2_reg_3273[15]_i_24_n_40\,
      I3 => \sext_ln477_reg_3104_reg[15]_0\(12),
      O => \apl2_reg_3273[15]_i_22_n_40\
    );
\apl2_reg_3273[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(10),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(8),
      I2 => \sext_ln477_reg_3104_reg[15]_0\(6),
      I3 => \apl2_reg_3273[7]_i_32_n_40\,
      I4 => \sext_ln477_reg_3104_reg[15]_0\(7),
      I5 => \sext_ln477_reg_3104_reg[15]_0\(9),
      O => \apl2_reg_3273[15]_i_24_n_40\
    );
\apl2_reg_3273[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(11),
      I1 => \apl2_reg_3273[15]_i_24_n_40\,
      O => \apl2_reg_3273[15]_i_26_n_40\
    );
\apl2_reg_3273[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(14),
      I1 => \apl2_reg_3273_reg[15]_i_2_n_42\,
      O => \apl2_reg_3273[15]_i_8_n_40\
    );
\apl2_reg_3273[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln580_1_fu_1771_p1(13),
      I1 => sext_ln580_1_fu_1771_p1(14),
      O => \apl2_reg_3273[15]_i_9_n_40\
    );
\apl2_reg_3273[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(8),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(9),
      O => \apl2_reg_3273[7]_i_13_n_40\
    );
\apl2_reg_3273[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_reg_3109(14),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(8),
      O => \apl2_reg_3273[7]_i_14_n_40\
    );
\apl2_reg_3273[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln479_reg_3109(14),
      I1 => \sext_ln479_reg_3109_reg[14]_0\(7),
      O => \apl2_reg_3273[7]_i_15_n_40\
    );
\apl2_reg_3273[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(6),
      I1 => sext_ln479_reg_3109(13),
      O => \apl2_reg_3273[7]_i_16_n_40\
    );
\apl2_reg_3273[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(5),
      I1 => sext_ln479_reg_3109(12),
      O => \apl2_reg_3273[7]_i_17_n_40\
    );
\apl2_reg_3273[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(4),
      I1 => sext_ln479_reg_3109(11),
      O => \apl2_reg_3273[7]_i_18_n_40\
    );
\apl2_reg_3273[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(3),
      I1 => sext_ln479_reg_3109(10),
      O => \apl2_reg_3273[7]_i_19_n_40\
    );
\apl2_reg_3273[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(2),
      I1 => sext_ln479_reg_3109(9),
      O => \apl2_reg_3273[7]_i_20_n_40\
    );
\apl2_reg_3273[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(0),
      O => \apl2_reg_3273[7]_i_21_n_40\
    );
\apl2_reg_3273[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(1),
      I1 => sext_ln479_reg_3109(8),
      O => \apl2_reg_3273[7]_i_22_n_40\
    );
\apl2_reg_3273[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sext_ln479_reg_3109_reg[14]_0\(0),
      I1 => sext_ln479_reg_3109(7),
      O => \apl2_reg_3273[7]_i_23_n_40\
    );
\apl2_reg_3273[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(6),
      O => \apl2_reg_3273[7]_i_24_n_40\
    );
\apl2_reg_3273[7]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(5),
      O => \apl2_reg_3273[7]_i_25_n_40\
    );
\apl2_reg_3273[7]_i_26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(4),
      O => \apl2_reg_3273[7]_i_26_n_40\
    );
\apl2_reg_3273[7]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(3),
      O => \apl2_reg_3273[7]_i_27_n_40\
    );
\apl2_reg_3273[7]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(2),
      O => \apl2_reg_3273[7]_i_28_n_40\
    );
\apl2_reg_3273[7]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln479_reg_3109(1),
      O => \apl2_reg_3273[7]_i_29_n_40\
    );
\apl2_reg_3273[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(9),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(7),
      I2 => \apl2_reg_3273[7]_i_32_n_40\,
      I3 => \sext_ln477_reg_3104_reg[15]_0\(6),
      I4 => \sext_ln477_reg_3104_reg[15]_0\(8),
      O => \apl2_reg_3273[7]_i_30_n_40\
    );
\apl2_reg_3273[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(8),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(6),
      I2 => \apl2_reg_3273[7]_i_32_n_40\,
      I3 => \sext_ln477_reg_3104_reg[15]_0\(7),
      O => \apl2_reg_3273[7]_i_31_n_40\
    );
\apl2_reg_3273[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(5),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(0),
      I2 => \sext_ln477_reg_3104_reg[15]_0\(4),
      I3 => \sext_ln477_reg_3104_reg[15]_0\(1),
      I4 => \sext_ln477_reg_3104_reg[15]_0\(2),
      I5 => \sext_ln477_reg_3104_reg[15]_0\(3),
      O => \apl2_reg_3273[7]_i_32_n_40\
    );
\apl2_reg_3273[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sext_ln477_reg_3104_reg[15]_0\(3),
      I1 => \sext_ln477_reg_3104_reg[15]_0\(2),
      I2 => \sext_ln477_reg_3104_reg[15]_0\(1),
      I3 => \sext_ln477_reg_3104_reg[15]_0\(4),
      I4 => \sext_ln477_reg_3104_reg[15]_0\(0),
      O => \apl2_reg_3273[7]_i_33_n_40\
    );
\apl2_reg_3273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(0),
      Q => apl2_reg_3273(0),
      R => '0'
    );
\apl2_reg_3273_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(10),
      Q => apl2_reg_3273(10),
      R => '0'
    );
\apl2_reg_3273_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(11),
      Q => apl2_reg_3273(11),
      R => '0'
    );
\apl2_reg_3273_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(12),
      Q => apl2_reg_3273(12),
      R => '0'
    );
\apl2_reg_3273_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(13),
      Q => apl2_reg_3273(13),
      R => '0'
    );
\apl2_reg_3273_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(14),
      Q => apl2_reg_3273(14),
      R => '0'
    );
\apl2_reg_3273_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(15),
      Q => apl2_reg_3273(15),
      R => '0'
    );
\apl2_reg_3273_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_3273_reg[7]_i_3_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_apl2_reg_3273_reg[15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \apl2_reg_3273_reg[15]_i_2_n_42\,
      CO(4) => \NLW_apl2_reg_3273_reg[15]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \apl2_reg_3273_reg[15]_i_2_n_44\,
      CO(2) => \apl2_reg_3273_reg[15]_i_2_n_45\,
      CO(1) => \apl2_reg_3273_reg[15]_i_2_n_46\,
      CO(0) => \apl2_reg_3273_reg[15]_i_2_n_47\,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => \sext_ln479_reg_3109_reg[14]_0\(13 downto 9),
      O(7 downto 5) => \NLW_apl2_reg_3273_reg[15]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sext_ln580_1_fu_1771_p1(14 downto 10),
      S(7 downto 5) => B"001",
      S(4) => \apl2_reg_3273[15]_i_16_n_40\,
      S(3) => \apl2_reg_3273[15]_i_17_n_40\,
      S(2) => \apl2_reg_3273[15]_i_18_n_40\,
      S(1) => \apl2_reg_3273[15]_i_19_n_40\,
      S(0) => \apl2_reg_3273[15]_i_20_n_40\
    );
\apl2_reg_3273_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(16),
      Q => apl2_reg_3273(16),
      R => '0'
    );
\apl2_reg_3273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(1),
      Q => apl2_reg_3273(1),
      R => '0'
    );
\apl2_reg_3273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(2),
      Q => apl2_reg_3273(2),
      R => '0'
    );
\apl2_reg_3273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(3),
      Q => apl2_reg_3273(3),
      R => '0'
    );
\apl2_reg_3273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(4),
      Q => apl2_reg_3273(4),
      R => '0'
    );
\apl2_reg_3273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(5),
      Q => apl2_reg_3273(5),
      R => '0'
    );
\apl2_reg_3273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(6),
      Q => apl2_reg_3273(6),
      R => '0'
    );
\apl2_reg_3273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(7),
      Q => apl2_reg_3273(7),
      R => '0'
    );
\apl2_reg_3273_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_3273_reg[7]_i_4_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_3273_reg[7]_i_3_n_40\,
      CO(6) => \apl2_reg_3273_reg[7]_i_3_n_41\,
      CO(5) => \apl2_reg_3273_reg[7]_i_3_n_42\,
      CO(4) => \apl2_reg_3273_reg[7]_i_3_n_43\,
      CO(3) => \apl2_reg_3273_reg[7]_i_3_n_44\,
      CO(2) => \apl2_reg_3273_reg[7]_i_3_n_45\,
      CO(1) => \apl2_reg_3273_reg[7]_i_3_n_46\,
      CO(0) => \apl2_reg_3273_reg[7]_i_3_n_47\,
      DI(7) => \sext_ln479_reg_3109_reg[14]_0\(8),
      DI(6) => sext_ln479_reg_3109(14),
      DI(5 downto 0) => \sext_ln479_reg_3109_reg[14]_0\(7 downto 2),
      O(7 downto 0) => sext_ln580_1_fu_1771_p1(9 downto 2),
      S(7) => \apl2_reg_3273[7]_i_13_n_40\,
      S(6) => \apl2_reg_3273[7]_i_14_n_40\,
      S(5) => \apl2_reg_3273[7]_i_15_n_40\,
      S(4) => \apl2_reg_3273[7]_i_16_n_40\,
      S(3) => \apl2_reg_3273[7]_i_17_n_40\,
      S(2) => \apl2_reg_3273[7]_i_18_n_40\,
      S(1) => \apl2_reg_3273[7]_i_19_n_40\,
      S(0) => \apl2_reg_3273[7]_i_20_n_40\
    );
\apl2_reg_3273_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \apl2_reg_3273[7]_i_21_n_40\,
      CI_TOP => '0',
      CO(7) => \apl2_reg_3273_reg[7]_i_4_n_40\,
      CO(6) => \apl2_reg_3273_reg[7]_i_4_n_41\,
      CO(5) => \apl2_reg_3273_reg[7]_i_4_n_42\,
      CO(4) => \apl2_reg_3273_reg[7]_i_4_n_43\,
      CO(3) => \apl2_reg_3273_reg[7]_i_4_n_44\,
      CO(2) => \apl2_reg_3273_reg[7]_i_4_n_45\,
      CO(1) => \apl2_reg_3273_reg[7]_i_4_n_46\,
      CO(0) => \apl2_reg_3273_reg[7]_i_4_n_47\,
      DI(7 downto 6) => \sext_ln479_reg_3109_reg[14]_0\(1 downto 0),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => sext_ln580_1_fu_1771_p1(1 downto 0),
      O(5 downto 0) => \NLW_apl2_reg_3273_reg[7]_i_4_O_UNCONNECTED\(5 downto 0),
      S(7) => \apl2_reg_3273[7]_i_22_n_40\,
      S(6) => \apl2_reg_3273[7]_i_23_n_40\,
      S(5) => \apl2_reg_3273[7]_i_24_n_40\,
      S(4) => \apl2_reg_3273[7]_i_25_n_40\,
      S(3) => \apl2_reg_3273[7]_i_26_n_40\,
      S(2) => \apl2_reg_3273[7]_i_27_n_40\,
      S(1) => \apl2_reg_3273[7]_i_28_n_40\,
      S(0) => \apl2_reg_3273[7]_i_29_n_40\
    );
\apl2_reg_3273_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(8),
      Q => apl2_reg_3273(8),
      R => '0'
    );
\apl2_reg_3273_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => apl2_fu_1781_p2(9),
      Q => apl2_reg_3273(9),
      R => '0'
    );
\delay_bph_addr_1_reg_3403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_10_fu_386(0),
      Q => delay_bph_addr_reg_3411(0),
      R => '0'
    );
\delay_bph_addr_1_reg_3403_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_10_fu_386(1),
      Q => delay_bph_addr_reg_3411(1),
      R => '0'
    );
\delay_bph_addr_1_reg_3403_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state29,
      D => i_10_fu_386(2),
      Q => delay_bph_addr_reg_3411(2),
      R => '0'
    );
\delay_bpl_addr_1_reg_3239_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => i_6_fu_370(0),
      Q => delay_bpl_addr_reg_3247(0),
      R => '0'
    );
\delay_bpl_addr_1_reg_3239_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => i_6_fu_370(1),
      Q => delay_bpl_addr_reg_3247(1),
      R => '0'
    );
\delay_bpl_addr_1_reg_3239_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state17,
      D => i_6_fu_370(2),
      Q => delay_bpl_addr_reg_3247(2),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(0),
      Q => delay_dhx_load_3_reg_3428(0),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(10),
      Q => delay_dhx_load_3_reg_3428(10),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(11),
      Q => delay_dhx_load_3_reg_3428(11),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(12),
      Q => delay_dhx_load_3_reg_3428(12),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(13),
      Q => delay_dhx_load_3_reg_3428(13),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(1),
      Q => delay_dhx_load_3_reg_3428(1),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(2),
      Q => delay_dhx_load_3_reg_3428(2),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(3),
      Q => delay_dhx_load_3_reg_3428(3),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(4),
      Q => delay_dhx_load_3_reg_3428(4),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(5),
      Q => delay_dhx_load_3_reg_3428(5),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(6),
      Q => delay_dhx_load_3_reg_3428(6),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(7),
      Q => delay_dhx_load_3_reg_3428(7),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(8),
      Q => delay_dhx_load_3_reg_3428(8),
      R => '0'
    );
\delay_dhx_load_3_reg_3428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(8),
      D => \delay_dhx_load_3_reg_3428_reg[13]_0\(9),
      Q => delay_dhx_load_3_reg_3428(9),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(0),
      Q => delay_dhx_load_5_reg_3433(0),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(10),
      Q => delay_dhx_load_5_reg_3433(10),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(11),
      Q => delay_dhx_load_5_reg_3433(11),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(12),
      Q => delay_dhx_load_5_reg_3433(12),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(13),
      Q => delay_dhx_load_5_reg_3433(13),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(1),
      Q => delay_dhx_load_5_reg_3433(1),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(2),
      Q => delay_dhx_load_5_reg_3433(2),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(3),
      Q => delay_dhx_load_5_reg_3433(3),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(4),
      Q => delay_dhx_load_5_reg_3433(4),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(5),
      Q => delay_dhx_load_5_reg_3433(5),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(6),
      Q => delay_dhx_load_5_reg_3433(6),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(7),
      Q => delay_dhx_load_5_reg_3433(7),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(8),
      Q => delay_dhx_load_5_reg_3433(8),
      R => '0'
    );
\delay_dhx_load_5_reg_3433_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state33,
      D => \delay_dhx_load_5_reg_3433_reg[13]_1\(9),
      Q => delay_dhx_load_5_reg_3433(9),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(0),
      Q => delay_dltx_load_3_reg_3285(0),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(10),
      Q => delay_dltx_load_3_reg_3285(10),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(11),
      Q => delay_dltx_load_3_reg_3285(11),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(12),
      Q => delay_dltx_load_3_reg_3285(12),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(13),
      Q => delay_dltx_load_3_reg_3285(13),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(14),
      Q => delay_dltx_load_3_reg_3285(14),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(15),
      Q => delay_dltx_load_3_reg_3285(15),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(1),
      Q => delay_dltx_load_3_reg_3285(1),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(2),
      Q => delay_dltx_load_3_reg_3285(2),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(3),
      Q => delay_dltx_load_3_reg_3285(3),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(4),
      Q => delay_dltx_load_3_reg_3285(4),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(5),
      Q => delay_dltx_load_3_reg_3285(5),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(6),
      Q => delay_dltx_load_3_reg_3285(6),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(7),
      Q => delay_dltx_load_3_reg_3285(7),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(8),
      Q => delay_dltx_load_3_reg_3285(8),
      R => '0'
    );
\delay_dltx_load_3_reg_3285_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(5),
      D => A(9),
      Q => delay_dltx_load_3_reg_3285(9),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(0),
      Q => delay_dltx_load_5_reg_3290(0),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(10),
      Q => delay_dltx_load_5_reg_3290(10),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(11),
      Q => delay_dltx_load_5_reg_3290(11),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(12),
      Q => delay_dltx_load_5_reg_3290(12),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(13),
      Q => delay_dltx_load_5_reg_3290(13),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(14),
      Q => delay_dltx_load_5_reg_3290(14),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(15),
      Q => delay_dltx_load_5_reg_3290(15),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(1),
      Q => delay_dltx_load_5_reg_3290(1),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(2),
      Q => delay_dltx_load_5_reg_3290(2),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(3),
      Q => delay_dltx_load_5_reg_3290(3),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(4),
      Q => delay_dltx_load_5_reg_3290(4),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(5),
      Q => delay_dltx_load_5_reg_3290(5),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(6),
      Q => delay_dltx_load_5_reg_3290(6),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(7),
      Q => delay_dltx_load_5_reg_3290(7),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(8),
      Q => delay_dltx_load_5_reg_3290(8),
      R => '0'
    );
\delay_dltx_load_5_reg_3290_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => \delay_dltx_load_5_reg_3290_reg[15]_0\(9),
      Q => delay_dltx_load_5_reg_3290(9),
      R => '0'
    );
\deth[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \deth[10]_i_2_n_40\,
      I1 => \deth[11]_i_2_n_40\,
      I2 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(2)
    );
\deth[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F05FFF3F"
    )
        port map (
      I0 => \detl_reg[13]\(5),
      I1 => \detl_reg[13]\(7),
      I2 => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      I3 => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      I4 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      O => \deth[10]_i_2_n_40\
    );
\deth[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000030103010"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      I2 => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      I3 => \detl_reg[13]\(7),
      I4 => \deth[11]_i_2_n_40\,
      I5 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(3)
    );
\deth[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \detl_reg[13]\(8),
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      I2 => \detl_reg[13]\(6),
      I3 => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      I4 => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      O => \deth[11]_i_2_n_40\
    );
\deth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3010202030100000"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      I2 => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      I3 => \detl_reg[13]\(7),
      I4 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      I5 => \detl_reg[13]\(8),
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(4)
    );
\deth[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40440000"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      I2 => \detl_reg[13]\(8),
      I3 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      I4 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(5)
    );
\deth[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_453_deth_o_ap_vld,
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[27]_0\(0)
    );
\deth[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      I2 => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      I3 => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(6)
    );
\deth[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \deth_reg[3]_1\,
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      I2 => \deth[3]_i_2_n_40\,
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(0)
    );
\deth[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2FFFF02A20000"
    )
        port map (
      I0 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      I1 => \deth_reg[3]\,
      I2 => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      I3 => \deth_reg[3]_0\,
      I4 => grp_encode_fu_453_deth_o_ap_vld,
      I5 => DSP_ALU_INST_1(0),
      O => \deth[3]_i_2_n_40\
    );
\deth[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \deth_reg[9]\,
      I1 => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      I2 => \deth[10]_i_2_n_40\,
      O => \trunc_ln522_1_reg_3355_reg[0]_0\(1)
    );
\detl[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \detl[10]_i_2_n_40\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I2 => \detl[11]_i_2_n_40\,
      O => \trunc_ln_reg_3201_reg[0]_0\(6)
    );
\detl[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0B3000"
    )
        port map (
      I0 => \detl_reg[13]\(7),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I3 => \detl_reg[13]\(5),
      I4 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      O => \detl[10]_i_2_n_40\
    );
\detl[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000050085008"
    )
        port map (
      I0 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I1 => \detl_reg[13]\(7),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I4 => \detl[11]_i_2_n_40\,
      I5 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      O => \trunc_ln_reg_3201_reg[0]_0\(7)
    );
\detl[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202C000"
    )
        port map (
      I0 => \detl_reg[13]\(6),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I3 => \detl_reg[13]\(8),
      I4 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      O => \detl[11]_i_2_n_40\
    );
\detl[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50085008000A0000"
    )
        port map (
      I0 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I1 => \detl_reg[13]\(7),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I4 => \detl_reg[13]\(8),
      I5 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      O => \trunc_ln_reg_3201_reg[0]_0\(8)
    );
\detl[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000202"
    )
        port map (
      I0 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I3 => \detl_reg[13]\(8),
      I4 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      O => \trunc_ln_reg_3201_reg[0]_0\(9)
    );
\detl[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_encode_fu_453_detl_o_ap_vld,
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[15]_0\(0)
    );
\detl[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      O => \trunc_ln_reg_3201_reg[0]_0\(10)
    );
\detl[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2FF"
    )
        port map (
      I0 => \detl_reg[3]\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I2 => \detl_reg[3]_0\,
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I4 => \detl[4]_i_2_n_40\,
      O => \trunc_ln_reg_3201_reg[0]_0\(0)
    );
\detl[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \detl_reg[5]\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I2 => \detl[4]_i_2_n_40\,
      O => \trunc_ln_reg_3201_reg[0]_0\(1)
    );
\detl[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F733F7F"
    )
        port map (
      I0 => \detl_reg[13]\(1),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I4 => \detl_reg[13]\(5),
      I5 => \detl[4]_i_3_n_40\,
      O => \detl[4]_i_2_n_40\
    );
\detl[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004F454A40"
    )
        port map (
      I0 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I1 => \detl_reg[13]\(3),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I3 => \detl_reg[13]\(0),
      I4 => \detl_reg[13]\(7),
      I5 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      O => \detl[4]_i_3_n_40\
    );
\detl[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \detl_reg[5]\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I2 => \detl[6]_i_2_n_40\,
      O => \trunc_ln_reg_3201_reg[0]_0\(2)
    );
\detl[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \detl[6]_i_2_n_40\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I2 => \detl[7]_i_2_n_40\,
      O => \trunc_ln_reg_3201_reg[0]_0\(3)
    );
\detl[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF47FF47FFFF0000"
    )
        port map (
      I0 => \detl_reg[13]\(3),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I2 => \detl_reg[13]\(7),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I4 => \detl[6]_i_3_n_40\,
      I5 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      O => \detl[6]_i_2_n_40\
    );
\detl[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3D403D7C"
    )
        port map (
      I0 => \detl_reg[13]\(1),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I4 => \detl_reg[13]\(5),
      O => \detl[6]_i_3_n_40\
    );
\detl[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \detl[7]_i_2_n_40\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I2 => \detl_reg[7]\,
      O => \trunc_ln_reg_3201_reg[0]_0\(4)
    );
\detl[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \detl_reg[13]\(4),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I2 => \detl_reg[13]\(8),
      I3 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      I4 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I5 => \detl[7]_i_3_n_40\,
      O => \detl[7]_i_2_n_40\
    );
\detl[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0202BC80"
    )
        port map (
      I0 => \detl_reg[13]\(2),
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(1),
      I2 => \^trunc_ln_reg_3201_reg[3]_0\(2),
      I3 => \detl_reg[13]\(6),
      I4 => \^trunc_ln_reg_3201_reg[3]_0\(3),
      O => \detl[7]_i_3_n_40\
    );
\detl[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \detl_reg[9]\,
      I1 => \^trunc_ln_reg_3201_reg[3]_0\(0),
      I2 => \detl[10]_i_2_n_40\,
      O => \trunc_ln_reg_3201_reg[0]_0\(5)
    );
encoded_ce0_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8A88"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => grp_encode_fu_453_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_40_[0]\,
      I4 => \q0_reg[11]\(6),
      O => encoded_ce0
    );
encoded_we0_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_40_[0]\,
      I1 => grp_encode_fu_453_ap_start_reg,
      I2 => grp_encode_fu_453_ap_ready,
      I3 => \q0_reg[11]\(5),
      O => encoded_we0
    );
grp_encode_fu_453_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \q0_reg[11]\(4),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => grp_encode_fu_453_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\i_10_fu_386[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_10_fu_386(0),
      O => grp_fu_811_p2(0)
    );
\i_10_fu_386[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_10_fu_386(0),
      I1 => i_10_fu_386(1),
      O => grp_fu_811_p2(1)
    );
\i_10_fu_386[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state29,
      I1 => i_10_fu_386(0),
      I2 => i_10_fu_386(1),
      I3 => i_10_fu_386(2),
      O => i_10_fu_38604_out
    );
\i_10_fu_386[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_10_fu_386(2),
      I1 => i_10_fu_386(1),
      I2 => i_10_fu_386(0),
      O => grp_fu_811_p2(2)
    );
\i_10_fu_386_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_10_fu_38604_out,
      D => grp_fu_811_p2(0),
      Q => i_10_fu_386(0),
      R => grp_encode_fu_453_deth_o_ap_vld
    );
\i_10_fu_386_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_10_fu_38604_out,
      D => grp_fu_811_p2(1),
      Q => i_10_fu_386(1),
      R => grp_encode_fu_453_deth_o_ap_vld
    );
\i_10_fu_386_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_10_fu_38604_out,
      D => grp_fu_811_p2(2),
      Q => i_10_fu_386(2),
      R => grp_encode_fu_453_deth_o_ap_vld
    );
\i_1_fu_350[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_1_fu_350_reg(0),
      O => \i_1_fu_350[0]_i_1_n_40\
    );
\i_1_fu_350[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_1_fu_350_reg(1),
      I1 => i_1_fu_350_reg(0),
      O => i_12_fu_1027_p2(1)
    );
\i_1_fu_350[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_1_fu_350_reg(2),
      I1 => i_1_fu_350_reg(0),
      I2 => i_1_fu_350_reg(1),
      O => i_12_fu_1027_p2(2)
    );
\i_1_fu_350[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_1_fu_350_reg(3),
      I1 => i_1_fu_350_reg(1),
      I2 => i_1_fu_350_reg(0),
      I3 => i_1_fu_350_reg(2),
      O => i_12_fu_1027_p2(3)
    );
\i_1_fu_350[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_1_fu_350_reg(4),
      I1 => i_1_fu_350_reg(2),
      I2 => i_1_fu_350_reg(0),
      I3 => i_1_fu_350_reg(1),
      I4 => i_1_fu_350_reg(3),
      O => i_12_fu_1027_p2(4)
    );
\i_1_fu_350_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \i_1_fu_350[0]_i_1_n_40\,
      Q => i_1_fu_350_reg(0),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\i_1_fu_350_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_12_fu_1027_p2(1),
      Q => i_1_fu_350_reg(1),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\i_1_fu_350_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_12_fu_1027_p2(2),
      Q => i_1_fu_350_reg(2),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\i_1_fu_350_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_12_fu_1027_p2(3),
      Q => i_1_fu_350_reg(3),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\i_1_fu_350_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => i_12_fu_1027_p2(4),
      Q => i_1_fu_350_reg(4),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\i_25_fu_220[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \q0_reg[11]\(3),
      I1 => \i_25_fu_220_reg[5]\(0),
      I2 => \i_25_fu_220_reg[5]\(1),
      I3 => \i_25_fu_220_reg[5]\(2),
      I4 => \i_25_fu_220_reg[5]\(3),
      O => \^sr\(0)
    );
\i_4_fu_362[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_4_fu_362(0),
      O => i_14_fu_1124_p2(0)
    );
\i_4_fu_362[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_4_fu_362(0),
      I1 => i_4_fu_362(1),
      O => i_14_fu_1124_p2(1)
    );
\i_4_fu_362[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => i_1_fu_350_reg(4),
      I1 => i_1_fu_350_reg(3),
      I2 => i_1_fu_350_reg(2),
      I3 => i_1_fu_350_reg(1),
      I4 => i_1_fu_350_reg(0),
      I5 => ap_CS_fsm_state6,
      O => \i_4_fu_362[2]_i_1_n_40\
    );
\i_4_fu_362[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => i_4_fu_362(0),
      I2 => i_4_fu_362(1),
      I3 => i_4_fu_362(2),
      O => ap_NS_fsm(9)
    );
\i_4_fu_362[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_4_fu_362(2),
      I1 => i_4_fu_362(1),
      I2 => i_4_fu_362(0),
      O => i_14_fu_1124_p2(2)
    );
\i_4_fu_362_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => i_14_fu_1124_p2(0),
      Q => i_4_fu_362(0),
      S => \i_4_fu_362[2]_i_1_n_40\
    );
\i_4_fu_362_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => i_14_fu_1124_p2(1),
      Q => i_4_fu_362(1),
      R => \i_4_fu_362[2]_i_1_n_40\
    );
\i_4_fu_362_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => i_14_fu_1124_p2(2),
      Q => i_4_fu_362(2),
      R => \i_4_fu_362[2]_i_1_n_40\
    );
\i_6_fu_370[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_6_fu_370(0),
      O => grp_fu_769_p2(0)
    );
\i_6_fu_370[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_6_fu_370(0),
      I1 => i_6_fu_370(1),
      O => grp_fu_769_p2(1)
    );
\i_6_fu_370[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => i_6_fu_370(0),
      I2 => i_6_fu_370(1),
      I3 => i_6_fu_370(2),
      O => i_6_fu_3700
    );
\i_6_fu_370[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_6_fu_370(2),
      I1 => i_6_fu_370(1),
      I2 => i_6_fu_370(0),
      O => grp_fu_769_p2(2)
    );
\i_6_fu_370_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_6_fu_3700,
      D => grp_fu_769_p2(0),
      Q => i_6_fu_370(0),
      R => ap_NS_fsm(13)
    );
\i_6_fu_370_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_6_fu_3700,
      D => grp_fu_769_p2(1),
      Q => i_6_fu_370(1),
      R => ap_NS_fsm(13)
    );
\i_6_fu_370_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_6_fu_3700,
      D => grp_fu_769_p2(2),
      Q => i_6_fu_370(2),
      R => ap_NS_fsm(13)
    );
\i_8_fu_382[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_8_fu_382(0),
      O => i_18_fu_2093_p2(0)
    );
\i_8_fu_382[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_8_fu_382(0),
      I1 => i_8_fu_382(1),
      O => i_18_fu_2093_p2(1)
    );
\i_8_fu_382[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_8_fu_382(2),
      I1 => i_8_fu_382(1),
      I2 => i_8_fu_382(0),
      O => i_18_fu_2093_p2(2)
    );
\i_8_fu_382_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_8_fu_3820,
      D => i_18_fu_2093_p2(0),
      Q => i_8_fu_382(0),
      S => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\i_8_fu_382_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_8_fu_3820,
      D => i_18_fu_2093_p2(1),
      Q => i_8_fu_382(1),
      R => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\i_8_fu_382_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_8_fu_3820,
      D => i_18_fu_2093_p2(2),
      Q => i_8_fu_382(2),
      R => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\i_fu_334[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_334_reg(0),
      O => \i_fu_334[0]_i_1_n_40\
    );
\i_fu_334[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_334_reg(1),
      I1 => i_fu_334_reg(0),
      O => i_7_fu_907_p2(1)
    );
\i_fu_334[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_334_reg(2),
      I1 => i_fu_334_reg(0),
      I2 => i_fu_334_reg(1),
      O => i_7_fu_907_p2(2)
    );
\i_fu_334[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_40_[0]\,
      I1 => grp_encode_fu_453_ap_start_reg,
      O => ap_NS_fsm115_out
    );
\i_fu_334[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_334_reg(3),
      I1 => i_fu_334_reg(1),
      I2 => i_fu_334_reg(0),
      I3 => i_fu_334_reg(2),
      O => i_7_fu_907_p2(3)
    );
\i_fu_334_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \i_fu_334[0]_i_1_n_40\,
      Q => i_fu_334_reg(0),
      R => ap_NS_fsm115_out
    );
\i_fu_334_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_7_fu_907_p2(1),
      Q => i_fu_334_reg(1),
      R => ap_NS_fsm115_out
    );
\i_fu_334_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_7_fu_907_p2(2),
      Q => i_fu_334_reg(2),
      R => ap_NS_fsm115_out
    );
\i_fu_334_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => i_7_fu_907_p2(3),
      Q => i_fu_334_reg(3),
      R => ap_NS_fsm115_out
    );
\icmp_ln493_reg_3142[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => mil_fu_366(2),
      I1 => mil_fu_366(1),
      I2 => mil_fu_366(3),
      I3 => mil_fu_366(0),
      I4 => mil_fu_366(4),
      O => icmp_ln493_fu_1378_p2
    );
\icmp_ln493_reg_3142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state12,
      D => icmp_ln493_fu_1378_p2,
      Q => \icmp_ln493_reg_3142_reg_n_40_[0]\,
      R => '0'
    );
\icmp_ln535_1_reg_3386[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln535_1_reg_3386[0]_i_2_n_40\,
      I1 => \icmp_ln535_1_reg_3386[0]_i_3_n_40\,
      I2 => trunc_ln10_reg_3346(4),
      I3 => trunc_ln10_reg_3346(1),
      I4 => trunc_ln10_reg_3346(7),
      I5 => trunc_ln10_reg_3346(2),
      O => icmp_ln535_1_fu_2509_p2
    );
\icmp_ln535_1_reg_3386[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln10_reg_3346(5),
      I1 => trunc_ln10_reg_3346(0),
      I2 => trunc_ln10_reg_3346(8),
      I3 => trunc_ln10_reg_3346(12),
      I4 => trunc_ln10_reg_3346(3),
      I5 => trunc_ln10_reg_3346(9),
      O => \icmp_ln535_1_reg_3386[0]_i_2_n_40\
    );
\icmp_ln535_1_reg_3386[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln10_reg_3346(10),
      I1 => trunc_ln10_reg_3346(11),
      I2 => trunc_ln10_reg_3346(6),
      I3 => trunc_ln10_reg_3346(13),
      O => \icmp_ln535_1_reg_3386[0]_i_3_n_40\
    );
\icmp_ln535_1_reg_3386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => icmp_ln535_1_fu_2509_p2,
      Q => \icmp_ln535_1_reg_3386_reg_n_40_[0]\,
      R => '0'
    );
\icmp_ln535_reg_3227[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => grp_encode_fu_453_detl_o_ap_vld,
      I1 => \icmp_ln535_reg_3227_reg_n_40_[0]\,
      I2 => \icmp_ln535_reg_3227[0]_i_2_n_40\,
      I3 => \icmp_ln535_reg_3227[0]_i_3_n_40\,
      I4 => \icmp_ln535_reg_3227[0]_i_4_n_40\,
      I5 => \icmp_ln535_reg_3227[0]_i_5_n_40\,
      O => \icmp_ln535_reg_3227[0]_i_1_n_40\
    );
\icmp_ln535_reg_3227[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => trunc_ln7_reg_3193(11),
      I1 => trunc_ln7_reg_3193(12),
      I2 => trunc_ln7_reg_3193(13),
      O => \icmp_ln535_reg_3227[0]_i_2_n_40\
    );
\icmp_ln535_reg_3227[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => trunc_ln7_reg_3193(9),
      I1 => trunc_ln7_reg_3193(2),
      I2 => grp_encode_fu_453_detl_o_ap_vld,
      I3 => trunc_ln7_reg_3193(7),
      O => \icmp_ln535_reg_3227[0]_i_3_n_40\
    );
\icmp_ln535_reg_3227[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln7_reg_3193(5),
      I1 => trunc_ln7_reg_3193(0),
      I2 => trunc_ln7_reg_3193(3),
      I3 => trunc_ln7_reg_3193(4),
      O => \icmp_ln535_reg_3227[0]_i_4_n_40\
    );
\icmp_ln535_reg_3227[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln7_reg_3193(14),
      I1 => trunc_ln7_reg_3193(8),
      I2 => trunc_ln7_reg_3193(1),
      I3 => trunc_ln7_reg_3193(6),
      I4 => trunc_ln7_reg_3193(15),
      I5 => trunc_ln7_reg_3193(10),
      O => \icmp_ln535_reg_3227[0]_i_5_n_40\
    );
\icmp_ln535_reg_3227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln535_reg_3227[0]_i_1_n_40\,
      Q => \icmp_ln535_reg_3227_reg_n_40_[0]\,
      R => '0'
    );
\idx214_fu_346[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx214_fu_346_reg(0),
      O => add_ln243_1_fu_1040_p2(0)
    );
\idx214_fu_346[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => idx214_fu_346_reg(1),
      I1 => idx214_fu_346_reg(0),
      O => \idx214_fu_346[1]_i_1_n_40\
    );
\idx214_fu_346[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => idx214_fu_346_reg(2),
      I1 => idx214_fu_346_reg(0),
      I2 => idx214_fu_346_reg(1),
      O => add_ln269_fu_1051_p2(2)
    );
\idx214_fu_346[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => idx214_fu_346_reg(3),
      I1 => idx214_fu_346_reg(2),
      I2 => idx214_fu_346_reg(1),
      I3 => idx214_fu_346_reg(0),
      O => add_ln269_fu_1051_p2(3)
    );
\idx214_fu_346[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => idx214_fu_346_reg(4),
      I1 => idx214_fu_346_reg(3),
      I2 => idx214_fu_346_reg(0),
      I3 => idx214_fu_346_reg(1),
      I4 => idx214_fu_346_reg(2),
      O => add_ln269_fu_1051_p2(4)
    );
\idx214_fu_346_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln243_1_fu_1040_p2(0),
      Q => idx214_fu_346_reg(0),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\idx214_fu_346_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \idx214_fu_346[1]_i_1_n_40\,
      Q => idx214_fu_346_reg(1),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\idx214_fu_346_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_1051_p2(2),
      Q => idx214_fu_346_reg(2),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\idx214_fu_346_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_1051_p2(3),
      Q => idx214_fu_346_reg(3),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\idx214_fu_346_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln269_fu_1051_p2(4),
      Q => idx214_fu_346_reg(4),
      R => \ap_CS_fsm[4]_i_1__1_n_40\
    );
\idx220_fu_354[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx220_fu_354(0),
      O => add_ln464_fu_1130_p2(0)
    );
\idx220_fu_354[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx220_fu_354(0),
      I1 => idx220_fu_354(1),
      O => add_ln464_fu_1130_p2(1)
    );
\idx220_fu_354[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx220_fu_354(2),
      I1 => idx220_fu_354(1),
      I2 => idx220_fu_354(0),
      O => add_ln464_fu_1130_p2(2)
    );
\idx220_fu_354_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln464_fu_1130_p2(0),
      Q => idx220_fu_354(0),
      S => \i_4_fu_362[2]_i_1_n_40\
    );
\idx220_fu_354_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln464_fu_1130_p2(1),
      Q => idx220_fu_354(1),
      R => \i_4_fu_362[2]_i_1_n_40\
    );
\idx220_fu_354_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln464_fu_1130_p2(2),
      Q => idx220_fu_354(2),
      R => \i_4_fu_362[2]_i_1_n_40\
    );
\idx226_fu_374[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx226_fu_374(0),
      O => add_ln464_2_fu_2099_p2(0)
    );
\idx226_fu_374[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx226_fu_374(0),
      I1 => idx226_fu_374(1),
      O => add_ln464_2_fu_2099_p2(1)
    );
\idx226_fu_374[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx226_fu_374(2),
      I1 => idx226_fu_374(1),
      I2 => idx226_fu_374(0),
      O => add_ln464_2_fu_2099_p2(2)
    );
\idx226_fu_374_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_8_fu_3820,
      D => add_ln464_2_fu_2099_p2(0),
      Q => idx226_fu_374(0),
      S => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\idx226_fu_374_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_8_fu_3820,
      D => add_ln464_2_fu_2099_p2(1),
      Q => idx226_fu_374(1),
      R => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\idx226_fu_374_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => i_8_fu_3820,
      D => add_ln464_2_fu_2099_p2(2),
      Q => idx226_fu_374(2),
      R => \ap_CS_fsm[19]_i_1__0_n_40\
    );
\idx_fu_330[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_fu_330_reg[2]_0\(0),
      O => grp_encode_fu_453_h_address1(1)
    );
\idx_fu_330[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^idx_fu_330_reg[2]_0\(0),
      I1 => \^idx_fu_330_reg[2]_0\(1),
      O => grp_encode_fu_453_h_address1(2)
    );
\idx_fu_330[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx_fu_330_reg(3),
      I1 => \^idx_fu_330_reg[2]_0\(1),
      I2 => \^idx_fu_330_reg[2]_0\(0),
      O => \^idx_fu_330_reg[4]_0\(0)
    );
\idx_fu_330[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx_fu_330_reg(4),
      I1 => \^idx_fu_330_reg[2]_0\(0),
      I2 => \^idx_fu_330_reg[2]_0\(1),
      I3 => idx_fu_330_reg(3),
      O => \^idx_fu_330_reg[4]_0\(1)
    );
\idx_fu_330_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => grp_encode_fu_453_h_address1(1),
      Q => \^idx_fu_330_reg[2]_0\(0),
      R => ap_NS_fsm115_out
    );
\idx_fu_330_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => grp_encode_fu_453_h_address1(2),
      Q => \^idx_fu_330_reg[2]_0\(1),
      R => ap_NS_fsm115_out
    );
\idx_fu_330_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \^idx_fu_330_reg[4]_0\(0),
      Q => idx_fu_330_reg(3),
      R => ap_NS_fsm115_out
    );
\idx_fu_330_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(3),
      D => \^idx_fu_330_reg[4]_0\(1),
      Q => idx_fu_330_reg(4),
      R => ap_NS_fsm115_out
    );
\m_4_reg_3124[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(7),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_48\,
      O => \m_4_reg_3124[0]_i_2_n_40\
    );
\m_4_reg_3124[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(6),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_49\,
      O => \m_4_reg_3124[0]_i_3_n_40\
    );
\m_4_reg_3124[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(5),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_50\,
      O => \m_4_reg_3124[0]_i_4_n_40\
    );
\m_4_reg_3124[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(4),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_51\,
      O => \m_4_reg_3124[0]_i_5_n_40\
    );
\m_4_reg_3124[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(3),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_52\,
      O => \m_4_reg_3124[0]_i_6_n_40\
    );
\m_4_reg_3124[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(2),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_53\,
      O => \m_4_reg_3124[0]_i_7_n_40\
    );
\m_4_reg_3124[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(1),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_54\,
      O => \m_4_reg_3124[0]_i_8_n_40\
    );
\m_4_reg_3124[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(0),
      I1 => \trunc_ln285_reg_3114_reg[7]_i_1_n_55\,
      O => \m_4_reg_3124[0]_i_9_n_40\
    );
\m_4_reg_3124[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(10),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(10),
      O => m_4_fu_1359_p3(10)
    );
\m_4_reg_3124[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(11),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(11),
      O => m_4_fu_1359_p3(11)
    );
\m_4_reg_3124[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(12),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(12),
      O => m_4_fu_1359_p3(12)
    );
\m_4_reg_3124[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(13),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(13),
      O => m_4_fu_1359_p3(13)
    );
\m_4_reg_3124[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(14),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(14),
      O => m_4_fu_1359_p3(14)
    );
\m_4_reg_3124[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(15),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(15),
      O => m_4_fu_1359_p3(15)
    );
\m_4_reg_3124[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(8),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_55\,
      O => \m_4_reg_3124[15]_i_10_n_40\
    );
\m_4_reg_3124[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(15),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_48\,
      O => \m_4_reg_3124[15]_i_3_n_40\
    );
\m_4_reg_3124[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(14),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_49\,
      O => \m_4_reg_3124[15]_i_4_n_40\
    );
\m_4_reg_3124[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(13),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_50\,
      O => \m_4_reg_3124[15]_i_5_n_40\
    );
\m_4_reg_3124[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(12),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_51\,
      O => \m_4_reg_3124[15]_i_6_n_40\
    );
\m_4_reg_3124[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(11),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_52\,
      O => \m_4_reg_3124[15]_i_7_n_40\
    );
\m_4_reg_3124[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(10),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_53\,
      O => \m_4_reg_3124[15]_i_8_n_40\
    );
\m_4_reg_3124[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(9),
      I1 => \trunc_ln285_reg_3114_reg[15]_i_1_n_54\,
      O => \m_4_reg_3124[15]_i_9_n_40\
    );
\m_4_reg_3124[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(16),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(16),
      O => m_4_fu_1359_p3(16)
    );
\m_4_reg_3124[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(9),
      O => \m_4_reg_3124[16]_i_10_n_40\
    );
\m_4_reg_3124[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(16),
      O => \m_4_reg_3124[16]_i_3_n_40\
    );
\m_4_reg_3124[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(15),
      O => \m_4_reg_3124[16]_i_4_n_40\
    );
\m_4_reg_3124[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(14),
      O => \m_4_reg_3124[16]_i_5_n_40\
    );
\m_4_reg_3124[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(13),
      O => \m_4_reg_3124[16]_i_6_n_40\
    );
\m_4_reg_3124[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(12),
      O => \m_4_reg_3124[16]_i_7_n_40\
    );
\m_4_reg_3124[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(11),
      O => \m_4_reg_3124[16]_i_8_n_40\
    );
\m_4_reg_3124[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(10),
      O => \m_4_reg_3124[16]_i_9_n_40\
    );
\m_4_reg_3124[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(17),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(17),
      O => m_4_fu_1359_p3(17)
    );
\m_4_reg_3124[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(18),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(18),
      O => m_4_fu_1359_p3(18)
    );
\m_4_reg_3124[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(19),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(19),
      O => m_4_fu_1359_p3(19)
    );
\m_4_reg_3124[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(1),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(1),
      O => m_4_fu_1359_p3(1)
    );
\m_4_reg_3124[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(20),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(20),
      O => m_4_fu_1359_p3(20)
    );
\m_4_reg_3124[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(21),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(21),
      O => m_4_fu_1359_p3(21)
    );
\m_4_reg_3124[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(22),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(22),
      O => m_4_fu_1359_p3(22)
    );
\m_4_reg_3124[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(23),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(23),
      O => m_4_fu_1359_p3(23)
    );
\m_4_reg_3124[23]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(16),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_55\,
      O => \m_4_reg_3124[23]_i_10_n_40\
    );
\m_4_reg_3124[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(23),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_48\,
      O => \m_4_reg_3124[23]_i_3_n_40\
    );
\m_4_reg_3124[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(22),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_49\,
      O => \m_4_reg_3124[23]_i_4_n_40\
    );
\m_4_reg_3124[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(21),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_50\,
      O => \m_4_reg_3124[23]_i_5_n_40\
    );
\m_4_reg_3124[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(20),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_51\,
      O => \m_4_reg_3124[23]_i_6_n_40\
    );
\m_4_reg_3124[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(19),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_52\,
      O => \m_4_reg_3124[23]_i_7_n_40\
    );
\m_4_reg_3124[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(18),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_53\,
      O => \m_4_reg_3124[23]_i_8_n_40\
    );
\m_4_reg_3124[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(17),
      I1 => \trunc_ln285_reg_3114_reg[23]_i_1_n_54\,
      O => \m_4_reg_3124[23]_i_9_n_40\
    );
\m_4_reg_3124[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(24),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(24),
      O => m_4_fu_1359_p3(24)
    );
\m_4_reg_3124[24]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(17),
      O => \m_4_reg_3124[24]_i_10_n_40\
    );
\m_4_reg_3124[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(24),
      O => \m_4_reg_3124[24]_i_3_n_40\
    );
\m_4_reg_3124[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(23),
      O => \m_4_reg_3124[24]_i_4_n_40\
    );
\m_4_reg_3124[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(22),
      O => \m_4_reg_3124[24]_i_5_n_40\
    );
\m_4_reg_3124[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(21),
      O => \m_4_reg_3124[24]_i_6_n_40\
    );
\m_4_reg_3124[24]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(20),
      O => \m_4_reg_3124[24]_i_7_n_40\
    );
\m_4_reg_3124[24]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(19),
      O => \m_4_reg_3124[24]_i_8_n_40\
    );
\m_4_reg_3124[24]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(18),
      O => \m_4_reg_3124[24]_i_9_n_40\
    );
\m_4_reg_3124[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(25),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(25),
      O => m_4_fu_1359_p3(25)
    );
\m_4_reg_3124[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(26),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(26),
      O => m_4_fu_1359_p3(26)
    );
\m_4_reg_3124[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(27),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(27),
      O => m_4_fu_1359_p3(27)
    );
\m_4_reg_3124[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(28),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(28),
      O => m_4_fu_1359_p3(28)
    );
\m_4_reg_3124[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(29),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(29),
      O => m_4_fu_1359_p3(29)
    );
\m_4_reg_3124[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(2),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(2),
      O => m_4_fu_1359_p3(2)
    );
\m_4_reg_3124[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(30),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(30),
      O => m_4_fu_1359_p3(30)
    );
\m_4_reg_3124[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln285_fu_1336_p2(31),
      I1 => m_fu_1353_p2(31),
      O => m_4_fu_1359_p3(31)
    );
\m_4_reg_3124[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln285_fu_1336_p2(31),
      O => \m_4_reg_3124[31]_i_3_n_40\
    );
\m_4_reg_3124[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(30),
      O => \m_4_reg_3124[31]_i_4_n_40\
    );
\m_4_reg_3124[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(29),
      O => \m_4_reg_3124[31]_i_5_n_40\
    );
\m_4_reg_3124[31]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(28),
      O => \m_4_reg_3124[31]_i_6_n_40\
    );
\m_4_reg_3124[31]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(27),
      O => \m_4_reg_3124[31]_i_7_n_40\
    );
\m_4_reg_3124[31]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(26),
      O => \m_4_reg_3124[31]_i_8_n_40\
    );
\m_4_reg_3124[31]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(25),
      O => \m_4_reg_3124[31]_i_9_n_40\
    );
\m_4_reg_3124[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(3),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(3),
      O => m_4_fu_1359_p3(3)
    );
\m_4_reg_3124[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(4),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(4),
      O => m_4_fu_1359_p3(4)
    );
\m_4_reg_3124[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(5),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(5),
      O => m_4_fu_1359_p3(5)
    );
\m_4_reg_3124[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(6),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(6),
      O => m_4_fu_1359_p3(6)
    );
\m_4_reg_3124[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(7),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(7),
      O => m_4_fu_1359_p3(7)
    );
\m_4_reg_3124[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(8),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(8),
      O => m_4_fu_1359_p3(8)
    );
\m_4_reg_3124[8]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(2),
      O => \m_4_reg_3124[8]_i_10_n_40\
    );
\m_4_reg_3124[8]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(1),
      O => \m_4_reg_3124[8]_i_11_n_40\
    );
\m_4_reg_3124[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln285_fu_1336_p2(0),
      O => \m_4_reg_3124[8]_i_3_n_40\
    );
\m_4_reg_3124[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(8),
      O => \m_4_reg_3124[8]_i_4_n_40\
    );
\m_4_reg_3124[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(7),
      O => \m_4_reg_3124[8]_i_5_n_40\
    );
\m_4_reg_3124[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(6),
      O => \m_4_reg_3124[8]_i_6_n_40\
    );
\m_4_reg_3124[8]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(5),
      O => \m_4_reg_3124[8]_i_7_n_40\
    );
\m_4_reg_3124[8]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(4),
      O => \m_4_reg_3124[8]_i_8_n_40\
    );
\m_4_reg_3124[8]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln285_fu_1336_p2__0\(3),
      O => \m_4_reg_3124[8]_i_9_n_40\
    );
\m_4_reg_3124[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_fu_1353_p2(9),
      I1 => sub_ln285_fu_1336_p2(31),
      I2 => \sub_ln285_fu_1336_p2__0\(9),
      O => m_4_fu_1359_p3(9)
    );
\m_4_reg_3124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => sub_ln285_fu_1336_p2(0),
      Q => m_4_reg_3124(0),
      R => '0'
    );
\m_4_reg_3124_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \m_4_reg_3124_reg[0]_i_1_n_40\,
      CO(6) => \m_4_reg_3124_reg[0]_i_1_n_41\,
      CO(5) => \m_4_reg_3124_reg[0]_i_1_n_42\,
      CO(4) => \m_4_reg_3124_reg[0]_i_1_n_43\,
      CO(3) => \m_4_reg_3124_reg[0]_i_1_n_44\,
      CO(2) => \m_4_reg_3124_reg[0]_i_1_n_45\,
      CO(1) => \m_4_reg_3124_reg[0]_i_1_n_46\,
      CO(0) => \m_4_reg_3124_reg[0]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln2_reg_3080(7 downto 0),
      O(7 downto 1) => \sub_ln285_fu_1336_p2__0\(7 downto 1),
      O(0) => sub_ln285_fu_1336_p2(0),
      S(7) => \m_4_reg_3124[0]_i_2_n_40\,
      S(6) => \m_4_reg_3124[0]_i_3_n_40\,
      S(5) => \m_4_reg_3124[0]_i_4_n_40\,
      S(4) => \m_4_reg_3124[0]_i_5_n_40\,
      S(3) => \m_4_reg_3124[0]_i_6_n_40\,
      S(2) => \m_4_reg_3124[0]_i_7_n_40\,
      S(1) => \m_4_reg_3124[0]_i_8_n_40\,
      S(0) => \m_4_reg_3124[0]_i_9_n_40\
    );
\m_4_reg_3124_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(10),
      Q => m_4_reg_3124(10),
      R => '0'
    );
\m_4_reg_3124_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(11),
      Q => m_4_reg_3124(11),
      R => '0'
    );
\m_4_reg_3124_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(12),
      Q => m_4_reg_3124(12),
      R => '0'
    );
\m_4_reg_3124_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(13),
      Q => m_4_reg_3124(13),
      R => '0'
    );
\m_4_reg_3124_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(14),
      Q => m_4_reg_3124(14),
      R => '0'
    );
\m_4_reg_3124_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(15),
      Q => m_4_reg_3124(15),
      R => '0'
    );
\m_4_reg_3124_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124_reg[0]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \m_4_reg_3124_reg[15]_i_2_n_40\,
      CO(6) => \m_4_reg_3124_reg[15]_i_2_n_41\,
      CO(5) => \m_4_reg_3124_reg[15]_i_2_n_42\,
      CO(4) => \m_4_reg_3124_reg[15]_i_2_n_43\,
      CO(3) => \m_4_reg_3124_reg[15]_i_2_n_44\,
      CO(2) => \m_4_reg_3124_reg[15]_i_2_n_45\,
      CO(1) => \m_4_reg_3124_reg[15]_i_2_n_46\,
      CO(0) => \m_4_reg_3124_reg[15]_i_2_n_47\,
      DI(7 downto 0) => trunc_ln2_reg_3080(15 downto 8),
      O(7 downto 0) => \sub_ln285_fu_1336_p2__0\(15 downto 8),
      S(7) => \m_4_reg_3124[15]_i_3_n_40\,
      S(6) => \m_4_reg_3124[15]_i_4_n_40\,
      S(5) => \m_4_reg_3124[15]_i_5_n_40\,
      S(4) => \m_4_reg_3124[15]_i_6_n_40\,
      S(3) => \m_4_reg_3124[15]_i_7_n_40\,
      S(2) => \m_4_reg_3124[15]_i_8_n_40\,
      S(1) => \m_4_reg_3124[15]_i_9_n_40\,
      S(0) => \m_4_reg_3124[15]_i_10_n_40\
    );
\m_4_reg_3124_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(16),
      Q => m_4_reg_3124(16),
      R => '0'
    );
\m_4_reg_3124_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124_reg[8]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \m_4_reg_3124_reg[16]_i_2_n_40\,
      CO(6) => \m_4_reg_3124_reg[16]_i_2_n_41\,
      CO(5) => \m_4_reg_3124_reg[16]_i_2_n_42\,
      CO(4) => \m_4_reg_3124_reg[16]_i_2_n_43\,
      CO(3) => \m_4_reg_3124_reg[16]_i_2_n_44\,
      CO(2) => \m_4_reg_3124_reg[16]_i_2_n_45\,
      CO(1) => \m_4_reg_3124_reg[16]_i_2_n_46\,
      CO(0) => \m_4_reg_3124_reg[16]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_1353_p2(16 downto 9),
      S(7) => \m_4_reg_3124[16]_i_3_n_40\,
      S(6) => \m_4_reg_3124[16]_i_4_n_40\,
      S(5) => \m_4_reg_3124[16]_i_5_n_40\,
      S(4) => \m_4_reg_3124[16]_i_6_n_40\,
      S(3) => \m_4_reg_3124[16]_i_7_n_40\,
      S(2) => \m_4_reg_3124[16]_i_8_n_40\,
      S(1) => \m_4_reg_3124[16]_i_9_n_40\,
      S(0) => \m_4_reg_3124[16]_i_10_n_40\
    );
\m_4_reg_3124_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(17),
      Q => m_4_reg_3124(17),
      R => '0'
    );
\m_4_reg_3124_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(18),
      Q => m_4_reg_3124(18),
      R => '0'
    );
\m_4_reg_3124_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(19),
      Q => m_4_reg_3124(19),
      R => '0'
    );
\m_4_reg_3124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(1),
      Q => m_4_reg_3124(1),
      R => '0'
    );
\m_4_reg_3124_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(20),
      Q => m_4_reg_3124(20),
      R => '0'
    );
\m_4_reg_3124_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(21),
      Q => m_4_reg_3124(21),
      R => '0'
    );
\m_4_reg_3124_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(22),
      Q => m_4_reg_3124(22),
      R => '0'
    );
\m_4_reg_3124_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(23),
      Q => m_4_reg_3124(23),
      R => '0'
    );
\m_4_reg_3124_reg[23]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124_reg[15]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \m_4_reg_3124_reg[23]_i_2_n_40\,
      CO(6) => \m_4_reg_3124_reg[23]_i_2_n_41\,
      CO(5) => \m_4_reg_3124_reg[23]_i_2_n_42\,
      CO(4) => \m_4_reg_3124_reg[23]_i_2_n_43\,
      CO(3) => \m_4_reg_3124_reg[23]_i_2_n_44\,
      CO(2) => \m_4_reg_3124_reg[23]_i_2_n_45\,
      CO(1) => \m_4_reg_3124_reg[23]_i_2_n_46\,
      CO(0) => \m_4_reg_3124_reg[23]_i_2_n_47\,
      DI(7 downto 0) => trunc_ln2_reg_3080(23 downto 16),
      O(7 downto 0) => \sub_ln285_fu_1336_p2__0\(23 downto 16),
      S(7) => \m_4_reg_3124[23]_i_3_n_40\,
      S(6) => \m_4_reg_3124[23]_i_4_n_40\,
      S(5) => \m_4_reg_3124[23]_i_5_n_40\,
      S(4) => \m_4_reg_3124[23]_i_6_n_40\,
      S(3) => \m_4_reg_3124[23]_i_7_n_40\,
      S(2) => \m_4_reg_3124[23]_i_8_n_40\,
      S(1) => \m_4_reg_3124[23]_i_9_n_40\,
      S(0) => \m_4_reg_3124[23]_i_10_n_40\
    );
\m_4_reg_3124_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(24),
      Q => m_4_reg_3124(24),
      R => '0'
    );
\m_4_reg_3124_reg[24]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124_reg[16]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \m_4_reg_3124_reg[24]_i_2_n_40\,
      CO(6) => \m_4_reg_3124_reg[24]_i_2_n_41\,
      CO(5) => \m_4_reg_3124_reg[24]_i_2_n_42\,
      CO(4) => \m_4_reg_3124_reg[24]_i_2_n_43\,
      CO(3) => \m_4_reg_3124_reg[24]_i_2_n_44\,
      CO(2) => \m_4_reg_3124_reg[24]_i_2_n_45\,
      CO(1) => \m_4_reg_3124_reg[24]_i_2_n_46\,
      CO(0) => \m_4_reg_3124_reg[24]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_1353_p2(24 downto 17),
      S(7) => \m_4_reg_3124[24]_i_3_n_40\,
      S(6) => \m_4_reg_3124[24]_i_4_n_40\,
      S(5) => \m_4_reg_3124[24]_i_5_n_40\,
      S(4) => \m_4_reg_3124[24]_i_6_n_40\,
      S(3) => \m_4_reg_3124[24]_i_7_n_40\,
      S(2) => \m_4_reg_3124[24]_i_8_n_40\,
      S(1) => \m_4_reg_3124[24]_i_9_n_40\,
      S(0) => \m_4_reg_3124[24]_i_10_n_40\
    );
\m_4_reg_3124_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(25),
      Q => m_4_reg_3124(25),
      R => '0'
    );
\m_4_reg_3124_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(26),
      Q => m_4_reg_3124(26),
      R => '0'
    );
\m_4_reg_3124_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(27),
      Q => m_4_reg_3124(27),
      R => '0'
    );
\m_4_reg_3124_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(28),
      Q => m_4_reg_3124(28),
      R => '0'
    );
\m_4_reg_3124_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(29),
      Q => m_4_reg_3124(29),
      R => '0'
    );
\m_4_reg_3124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(2),
      Q => m_4_reg_3124(2),
      R => '0'
    );
\m_4_reg_3124_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(30),
      Q => m_4_reg_3124(30),
      R => '0'
    );
\m_4_reg_3124_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(31),
      Q => m_4_reg_3124(31),
      R => '0'
    );
\m_4_reg_3124_reg[31]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124_reg[24]_i_2_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_m_4_reg_3124_reg[31]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \m_4_reg_3124_reg[31]_i_2_n_42\,
      CO(4) => \m_4_reg_3124_reg[31]_i_2_n_43\,
      CO(3) => \m_4_reg_3124_reg[31]_i_2_n_44\,
      CO(2) => \m_4_reg_3124_reg[31]_i_2_n_45\,
      CO(1) => \m_4_reg_3124_reg[31]_i_2_n_46\,
      CO(0) => \m_4_reg_3124_reg[31]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_m_4_reg_3124_reg[31]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => m_fu_1353_p2(31 downto 25),
      S(7) => '0',
      S(6) => \m_4_reg_3124[31]_i_3_n_40\,
      S(5) => \m_4_reg_3124[31]_i_4_n_40\,
      S(4) => \m_4_reg_3124[31]_i_5_n_40\,
      S(3) => \m_4_reg_3124[31]_i_6_n_40\,
      S(2) => \m_4_reg_3124[31]_i_7_n_40\,
      S(1) => \m_4_reg_3124[31]_i_8_n_40\,
      S(0) => \m_4_reg_3124[31]_i_9_n_40\
    );
\m_4_reg_3124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(3),
      Q => m_4_reg_3124(3),
      R => '0'
    );
\m_4_reg_3124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(4),
      Q => m_4_reg_3124(4),
      R => '0'
    );
\m_4_reg_3124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(5),
      Q => m_4_reg_3124(5),
      R => '0'
    );
\m_4_reg_3124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(6),
      Q => m_4_reg_3124(6),
      R => '0'
    );
\m_4_reg_3124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(7),
      Q => m_4_reg_3124(7),
      R => '0'
    );
\m_4_reg_3124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(8),
      Q => m_4_reg_3124(8),
      R => '0'
    );
\m_4_reg_3124_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124[8]_i_3_n_40\,
      CI_TOP => '0',
      CO(7) => \m_4_reg_3124_reg[8]_i_2_n_40\,
      CO(6) => \m_4_reg_3124_reg[8]_i_2_n_41\,
      CO(5) => \m_4_reg_3124_reg[8]_i_2_n_42\,
      CO(4) => \m_4_reg_3124_reg[8]_i_2_n_43\,
      CO(3) => \m_4_reg_3124_reg[8]_i_2_n_44\,
      CO(2) => \m_4_reg_3124_reg[8]_i_2_n_45\,
      CO(1) => \m_4_reg_3124_reg[8]_i_2_n_46\,
      CO(0) => \m_4_reg_3124_reg[8]_i_2_n_47\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => m_fu_1353_p2(8 downto 1),
      S(7) => \m_4_reg_3124[8]_i_4_n_40\,
      S(6) => \m_4_reg_3124[8]_i_5_n_40\,
      S(5) => \m_4_reg_3124[8]_i_6_n_40\,
      S(4) => \m_4_reg_3124[8]_i_7_n_40\,
      S(3) => \m_4_reg_3124[8]_i_8_n_40\,
      S(2) => \m_4_reg_3124[8]_i_9_n_40\,
      S(1) => \m_4_reg_3124[8]_i_10_n_40\,
      S(0) => \m_4_reg_3124[8]_i_11_n_40\
    );
\m_4_reg_3124_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => m_4_fu_1359_p3(9),
      Q => m_4_reg_3124(9),
      R => '0'
    );
\mil_02_i_reg_691[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state12,
      I1 => mil_fu_366(4),
      I2 => mil_fu_366(0),
      I3 => mil_fu_366(3),
      I4 => mil_fu_366(1),
      I5 => mil_fu_366(2),
      O => mil_02_i_reg_6910
    );
\mil_02_i_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mul_15ns_15ns_30_1_1_U9_n_40,
      D => mil_fu_366(0),
      Q => mil_02_i_reg_691(0),
      R => mil_02_i_reg_6910
    );
\mil_02_i_reg_691_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mul_15ns_15ns_30_1_1_U9_n_40,
      D => mil_fu_366(1),
      Q => mil_02_i_reg_691(1),
      S => mil_02_i_reg_6910
    );
\mil_02_i_reg_691_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mul_15ns_15ns_30_1_1_U9_n_40,
      D => mil_fu_366(2),
      Q => mil_02_i_reg_691(2),
      S => mil_02_i_reg_6910
    );
\mil_02_i_reg_691_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mul_15ns_15ns_30_1_1_U9_n_40,
      D => mil_fu_366(3),
      Q => mil_02_i_reg_691(3),
      S => mil_02_i_reg_6910
    );
\mil_02_i_reg_691_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => mul_15ns_15ns_30_1_1_U9_n_40,
      D => mil_fu_366(4),
      Q => mil_02_i_reg_691(4),
      S => mil_02_i_reg_6910
    );
\mil_fu_366_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln493_reg_3146(0),
      Q => mil_fu_366(0),
      R => ap_NS_fsm(10)
    );
\mil_fu_366_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln493_reg_3146(1),
      Q => mil_fu_366(1),
      R => ap_NS_fsm(10)
    );
\mil_fu_366_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln493_reg_3146(2),
      Q => mil_fu_366(2),
      R => ap_NS_fsm(10)
    );
\mil_fu_366_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln493_reg_3146(3),
      Q => mil_fu_366(3),
      R => ap_NS_fsm(10)
    );
\mil_fu_366_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm11_out,
      D => add_ln493_reg_3146(4),
      Q => mil_fu_366(4),
      R => ap_NS_fsm(10)
    );
mul_14s_14s_28_1_1_U16: entity work.bd_0_hls_inst_0_adpcm_main_mul_14s_14s_28_1_1
     port map (
      D(13) => mul_14s_15ns_29_1_1_U14_n_40,
      D(12) => mul_14s_15ns_29_1_1_U14_n_41,
      D(11) => mul_14s_15ns_29_1_1_U14_n_42,
      D(10) => mul_14s_15ns_29_1_1_U14_n_43,
      D(9) => mul_14s_15ns_29_1_1_U14_n_44,
      D(8) => mul_14s_15ns_29_1_1_U14_n_45,
      D(7) => mul_14s_15ns_29_1_1_U14_n_46,
      D(6) => mul_14s_15ns_29_1_1_U14_n_47,
      D(5) => mul_14s_15ns_29_1_1_U14_n_48,
      D(4) => mul_14s_15ns_29_1_1_U14_n_49,
      D(3) => mul_14s_15ns_29_1_1_U14_n_50,
      D(2) => mul_14s_15ns_29_1_1_U14_n_51,
      D(1) => mul_14s_15ns_29_1_1_U14_n_52,
      D(0) => mul_14s_15ns_29_1_1_U14_n_53,
      DSP_ALU_INST(13 downto 0) => \delay_dhx_load_3_reg_3428_reg[13]_0\(13 downto 0),
      Q(2) => \^ap_cs_fsm_reg[31]_0\(7),
      Q(1) => grp_encode_fu_453_deth_o_ap_vld,
      Q(0) => \^ap_cs_fsm_reg[31]_0\(6),
      \ap_CS_fsm_reg[30]\(1 downto 0) => \ap_CS_fsm_reg[30]_0\(1 downto 0),
      \ap_CS_fsm_reg[30]_0\(5 downto 0) => \ap_CS_fsm_reg[30]_1\(5 downto 0),
      \ap_CS_fsm_reg[30]_1\(7 downto 0) => \ap_CS_fsm_reg[30]_2\(7 downto 0),
      \ap_CS_fsm_reg[30]_2\(7 downto 0) => \ap_CS_fsm_reg[30]_3\(7 downto 0),
      ap_clk => ap_clk,
      \ram_reg_0_7_30_30_i_2__0\(23 downto 0) => \ram_reg_0_7_30_30_i_2__0\(23 downto 0)
    );
mul_14s_15ns_29_1_1_U14: entity work.bd_0_hls_inst_0_adpcm_main_mul_14s_15ns_29_1_1
     port map (
      B(2 downto 1) => tmp_fu_2298_p6(13 downto 12),
      B(0) => \^add_ln314_reg_3339_reg[1]_0\(1),
      D(13) => mul_14s_15ns_29_1_1_U14_n_40,
      D(12) => mul_14s_15ns_29_1_1_U14_n_41,
      D(11) => mul_14s_15ns_29_1_1_U14_n_42,
      D(10) => mul_14s_15ns_29_1_1_U14_n_43,
      D(9) => mul_14s_15ns_29_1_1_U14_n_44,
      D(8) => mul_14s_15ns_29_1_1_U14_n_45,
      D(7) => mul_14s_15ns_29_1_1_U14_n_46,
      D(6) => mul_14s_15ns_29_1_1_U14_n_47,
      D(5) => mul_14s_15ns_29_1_1_U14_n_48,
      D(4) => mul_14s_15ns_29_1_1_U14_n_49,
      D(3) => mul_14s_15ns_29_1_1_U14_n_50,
      D(2) => mul_14s_15ns_29_1_1_U14_n_51,
      D(1) => mul_14s_15ns_29_1_1_U14_n_52,
      D(0) => mul_14s_15ns_29_1_1_U14_n_53,
      DSP_ALU_INST(11 downto 0) => DSP_ALU_INST_1(11 downto 0),
      Q(0) => \^add_ln314_reg_3339_reg[1]_0\(0)
    );
mul_14s_32s_46_1_1_U1: entity work.bd_0_hls_inst_0_adpcm_main_mul_14s_32s_46_1_1
     port map (
      CEA2 => \^cea2\,
      DSP_ALU_INST(13 downto 0) => \delay_dhx_load_3_reg_3428_reg[13]_0\(13 downto 0),
      DSP_ALU_INST_0(31 downto 0) => DSP_ALU_INST_2(31 downto 0),
      Q(0) => ap_CS_fsm_state23,
      ap_clk => ap_clk,
      \out\(45) => mul_14s_32s_46_1_1_U1_n_40,
      \out\(44) => mul_14s_32s_46_1_1_U1_n_41,
      \out\(43) => mul_14s_32s_46_1_1_U1_n_42,
      \out\(42) => mul_14s_32s_46_1_1_U1_n_43,
      \out\(41) => mul_14s_32s_46_1_1_U1_n_44,
      \out\(40) => mul_14s_32s_46_1_1_U1_n_45,
      \out\(39) => mul_14s_32s_46_1_1_U1_n_46,
      \out\(38) => mul_14s_32s_46_1_1_U1_n_47,
      \out\(37) => mul_14s_32s_46_1_1_U1_n_48,
      \out\(36) => mul_14s_32s_46_1_1_U1_n_49,
      \out\(35) => mul_14s_32s_46_1_1_U1_n_50,
      \out\(34) => mul_14s_32s_46_1_1_U1_n_51,
      \out\(33) => mul_14s_32s_46_1_1_U1_n_52,
      \out\(32) => mul_14s_32s_46_1_1_U1_n_53,
      \out\(31) => mul_14s_32s_46_1_1_U1_n_54,
      \out\(30) => mul_14s_32s_46_1_1_U1_n_55,
      \out\(29) => mul_14s_32s_46_1_1_U1_n_56,
      \out\(28) => mul_14s_32s_46_1_1_U1_n_57,
      \out\(27) => mul_14s_32s_46_1_1_U1_n_58,
      \out\(26) => mul_14s_32s_46_1_1_U1_n_59,
      \out\(25) => mul_14s_32s_46_1_1_U1_n_60,
      \out\(24) => mul_14s_32s_46_1_1_U1_n_61,
      \out\(23) => mul_14s_32s_46_1_1_U1_n_62,
      \out\(22) => mul_14s_32s_46_1_1_U1_n_63,
      \out\(21) => mul_14s_32s_46_1_1_U1_n_64,
      \out\(20) => mul_14s_32s_46_1_1_U1_n_65,
      \out\(19) => mul_14s_32s_46_1_1_U1_n_66,
      \out\(18) => mul_14s_32s_46_1_1_U1_n_67,
      \out\(17) => mul_14s_32s_46_1_1_U1_n_68,
      \out\(16) => mul_14s_32s_46_1_1_U1_n_69,
      \out\(15) => mul_14s_32s_46_1_1_U1_n_70,
      \out\(14) => mul_14s_32s_46_1_1_U1_n_71,
      \out\(13) => mul_14s_32s_46_1_1_U1_n_72,
      \out\(12) => mul_14s_32s_46_1_1_U1_n_73,
      \out\(11) => mul_14s_32s_46_1_1_U1_n_74,
      \out\(10) => mul_14s_32s_46_1_1_U1_n_75,
      \out\(9) => mul_14s_32s_46_1_1_U1_n_76,
      \out\(8) => mul_14s_32s_46_1_1_U1_n_77,
      \out\(7) => mul_14s_32s_46_1_1_U1_n_78,
      \out\(6) => mul_14s_32s_46_1_1_U1_n_79,
      \out\(5) => mul_14s_32s_46_1_1_U1_n_80,
      \out\(4) => mul_14s_32s_46_1_1_U1_n_81,
      \out\(3) => mul_14s_32s_46_1_1_U1_n_82,
      \out\(2) => mul_14s_32s_46_1_1_U1_n_83,
      \out\(1) => mul_14s_32s_46_1_1_U1_n_84,
      \out\(0) => mul_14s_32s_46_1_1_U1_n_85,
      \zl_4_fu_378_reg[45]\(45 downto 14) => trunc_ln469_1_fu_2192_p4(31 downto 0),
      \zl_4_fu_378_reg[45]\(13) => \zl_4_fu_378_reg_n_40_[13]\,
      \zl_4_fu_378_reg[45]\(12) => \zl_4_fu_378_reg_n_40_[12]\,
      \zl_4_fu_378_reg[45]\(11) => \zl_4_fu_378_reg_n_40_[11]\,
      \zl_4_fu_378_reg[45]\(10) => \zl_4_fu_378_reg_n_40_[10]\,
      \zl_4_fu_378_reg[45]\(9) => \zl_4_fu_378_reg_n_40_[9]\,
      \zl_4_fu_378_reg[45]\(8) => \zl_4_fu_378_reg_n_40_[8]\,
      \zl_4_fu_378_reg[45]\(7) => \zl_4_fu_378_reg_n_40_[7]\,
      \zl_4_fu_378_reg[45]\(6) => \zl_4_fu_378_reg_n_40_[6]\,
      \zl_4_fu_378_reg[45]\(5) => \zl_4_fu_378_reg_n_40_[5]\,
      \zl_4_fu_378_reg[45]\(4) => \zl_4_fu_378_reg_n_40_[4]\,
      \zl_4_fu_378_reg[45]\(3) => \zl_4_fu_378_reg_n_40_[3]\,
      \zl_4_fu_378_reg[45]\(2) => \zl_4_fu_378_reg_n_40_[2]\,
      \zl_4_fu_378_reg[45]\(1) => \zl_4_fu_378_reg_n_40_[1]\,
      \zl_4_fu_378_reg[45]\(0) => \zl_4_fu_378_reg_n_40_[0]\
    );
mul_15ns_11ns_25_1_1_U12: entity work.bd_0_hls_inst_0_adpcm_main_mul_15ns_11ns_25_1_1
     port map (
      D(0) => select_ln311_fu_2281_p3(0),
      DI(0) => \add_ln314_reg_3339[0]_i_20_n_40\,
      DSP_ALU_INST(11 downto 0) => DSP_ALU_INST_1(11 downto 0),
      S(0) => \add_ln314_reg_3339[0]_i_28_n_40\,
      \add_ln314_reg_3339_reg[0]\(7) => \add_ln314_reg_3339[0]_i_4_n_40\,
      \add_ln314_reg_3339_reg[0]\(6) => \add_ln314_reg_3339[0]_i_5_n_40\,
      \add_ln314_reg_3339_reg[0]\(5) => \add_ln314_reg_3339[0]_i_6_n_40\,
      \add_ln314_reg_3339_reg[0]\(4) => \add_ln314_reg_3339[0]_i_7_n_40\,
      \add_ln314_reg_3339_reg[0]\(3) => \add_ln314_reg_3339[0]_i_8_n_40\,
      \add_ln314_reg_3339_reg[0]\(2) => \add_ln314_reg_3339[0]_i_9_n_40\,
      \add_ln314_reg_3339_reg[0]\(1) => \add_ln314_reg_3339[0]_i_10_n_40\,
      \add_ln314_reg_3339_reg[0]\(0) => \add_ln314_reg_3339[0]_i_11_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(7) => \add_ln314_reg_3339[0]_i_12_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(6) => \add_ln314_reg_3339[0]_i_13_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(5) => \add_ln314_reg_3339[0]_i_14_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(4) => \add_ln314_reg_3339[0]_i_15_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(3) => \add_ln314_reg_3339[0]_i_16_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(2) => \add_ln314_reg_3339[0]_i_17_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(1) => \add_ln314_reg_3339[0]_i_18_n_40\,
      \add_ln314_reg_3339_reg[0]_0\(0) => \add_ln314_reg_3339[0]_i_19_n_40\,
      m_2_fu_2261_p2(12 downto 0) => m_2_fu_2261_p2(13 downto 1),
      m_3_fu_2267_p3(4) => m_3_fu_2267_p3(11),
      m_3_fu_2267_p3(3) => m_3_fu_2267_p3(9),
      m_3_fu_2267_p3(2) => m_3_fu_2267_p3(7),
      m_3_fu_2267_p3(1) => m_3_fu_2267_p3(5),
      m_3_fu_2267_p3(0) => m_3_fu_2267_p3(3),
      sub_ln304_fu_2212_p2(14) => sub_ln304_fu_2212_p2(31),
      sub_ln304_fu_2212_p2(13 downto 0) => sub_ln304_fu_2212_p2(13 downto 0)
    );
mul_15ns_15ns_30_1_1_U9: entity work.bd_0_hls_inst_0_adpcm_main_mul_15ns_15ns_30_1_1
     port map (
      D(4) => mul_15ns_15ns_30_1_1_U9_n_45,
      D(3) => mul_15ns_15ns_30_1_1_U9_n_46,
      D(2) => mul_15ns_15ns_30_1_1_U9_n_47,
      D(1) => mul_15ns_15ns_30_1_1_U9_n_48,
      D(0) => mul_15ns_15ns_30_1_1_U9_n_49,
      DI(7) => quant26bt_pos_U_n_46,
      DI(6) => quant26bt_pos_U_n_47,
      DI(5) => quant26bt_pos_U_n_48,
      DI(4) => quant26bt_pos_U_n_49,
      DI(3) => quant26bt_pos_U_n_50,
      DI(2) => quant26bt_pos_U_n_51,
      DI(1) => quant26bt_pos_U_n_52,
      DI(0) => quant26bt_pos_U_n_53,
      DSP_ALU_INST(11 downto 0) => Q(11 downto 0),
      E(0) => ap_NS_fsm11_out,
      Q(2) => ap_CS_fsm_state13,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      S(7) => quant26bt_pos_U_n_54,
      S(6) => quant26bt_pos_U_n_55,
      S(5) => quant26bt_pos_U_n_56,
      S(4) => quant26bt_pos_U_n_57,
      S(3) => quant26bt_pos_U_n_58,
      S(2) => quant26bt_pos_U_n_59,
      S(1) => quant26bt_pos_U_n_60,
      S(0) => quant26bt_pos_U_n_61,
      \ap_CS_fsm_reg[12]\ => mul_15ns_15ns_30_1_1_U9_n_40,
      \ap_CS_fsm_reg[13]_i_3_0\(15 downto 0) => m_4_reg_3124(15 downto 0),
      ap_NS_fsm(1) => ap_NS_fsm(13),
      ap_NS_fsm(0) => ap_NS_fsm(11),
      ap_clk => ap_clk,
      mil_02_i_reg_691(4 downto 0) => mil_02_i_reg_691(4 downto 0),
      \mil_02_i_reg_691_reg[0]\ => \icmp_ln493_reg_3142_reg_n_40_[0]\,
      \mil_fu_366_reg[0]\ => mul_15ns_15ns_30_1_1_U9_n_44,
      \mil_fu_366_reg[1]\(4) => mul_15ns_15ns_30_1_1_U9_n_50,
      \mil_fu_366_reg[1]\(3) => mul_15ns_15ns_30_1_1_U9_n_51,
      \mil_fu_366_reg[1]\(2) => mul_15ns_15ns_30_1_1_U9_n_52,
      \mil_fu_366_reg[1]\(1) => mul_15ns_15ns_30_1_1_U9_n_53,
      \mil_fu_366_reg[1]\(0) => mul_15ns_15ns_30_1_1_U9_n_54,
      \q0_reg[2]\(4 downto 0) => mil_fu_366(4 downto 0)
    );
mul_15s_32s_47_1_1_U2: entity work.bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1
     port map (
      D(46 downto 0) => xa_1_fu_338_reg(46 downto 0),
      DOUTADOUT(31 downto 0) => DOUTADOUT(31 downto 0),
      DSP_A_B_DATA_INST(14 downto 0) => \sext_ln479_reg_3109_reg[14]_0\(14 downto 0),
      DSP_A_B_DATA_INST_0(14 downto 0) => \sext_ln479_2_reg_3370_reg[14]_0\(14 downto 0),
      DSP_A_B_DATA_INST_1(11 downto 0) => DSP_A_B_DATA_INST_1(11 downto 0),
      DSP_A_B_DATA_INST_2(30 downto 0) => DSP_A_B_DATA_INST_2(30 downto 0),
      DSP_A_B_DATA_INST_3(30 downto 0) => DSP_A_B_DATA_INST_3(30 downto 0),
      O(3 downto 0) => O(3 downto 0),
      P(0) => \tmp_product__1\(46),
      Q(2) => ap_CS_fsm_state24,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state2,
      S(0) => mul_16s_32s_47_1_1_U4_n_86,
      \ap_CS_fsm_reg[1]\(7) => mul_15s_32s_47_1_1_U2_n_73,
      \ap_CS_fsm_reg[1]\(6) => mul_15s_32s_47_1_1_U2_n_74,
      \ap_CS_fsm_reg[1]\(5) => mul_15s_32s_47_1_1_U2_n_75,
      \ap_CS_fsm_reg[1]\(4) => mul_15s_32s_47_1_1_U2_n_76,
      \ap_CS_fsm_reg[1]\(3) => mul_15s_32s_47_1_1_U2_n_77,
      \ap_CS_fsm_reg[1]\(2) => mul_15s_32s_47_1_1_U2_n_78,
      \ap_CS_fsm_reg[1]\(1) => mul_15s_32s_47_1_1_U2_n_79,
      \ap_CS_fsm_reg[1]\(0) => mul_15s_32s_47_1_1_U2_n_80,
      \ap_CS_fsm_reg[1]_0\(7) => mul_15s_32s_47_1_1_U2_n_81,
      \ap_CS_fsm_reg[1]_0\(6) => mul_15s_32s_47_1_1_U2_n_82,
      \ap_CS_fsm_reg[1]_0\(5) => mul_15s_32s_47_1_1_U2_n_83,
      \ap_CS_fsm_reg[1]_0\(4) => mul_15s_32s_47_1_1_U2_n_84,
      \ap_CS_fsm_reg[1]_0\(3) => mul_15s_32s_47_1_1_U2_n_85,
      \ap_CS_fsm_reg[1]_0\(2) => mul_15s_32s_47_1_1_U2_n_86,
      \ap_CS_fsm_reg[1]_0\(1) => mul_15s_32s_47_1_1_U2_n_87,
      \ap_CS_fsm_reg[1]_0\(0) => mul_15s_32s_47_1_1_U2_n_88,
      \ap_CS_fsm_reg[1]_1\(7) => mul_15s_32s_47_1_1_U2_n_89,
      \ap_CS_fsm_reg[1]_1\(6) => mul_15s_32s_47_1_1_U2_n_90,
      \ap_CS_fsm_reg[1]_1\(5) => mul_15s_32s_47_1_1_U2_n_91,
      \ap_CS_fsm_reg[1]_1\(4) => mul_15s_32s_47_1_1_U2_n_92,
      \ap_CS_fsm_reg[1]_1\(3) => mul_15s_32s_47_1_1_U2_n_93,
      \ap_CS_fsm_reg[1]_1\(2) => mul_15s_32s_47_1_1_U2_n_94,
      \ap_CS_fsm_reg[1]_1\(1) => mul_15s_32s_47_1_1_U2_n_95,
      \ap_CS_fsm_reg[1]_1\(0) => mul_15s_32s_47_1_1_U2_n_96,
      \ap_CS_fsm_reg[1]_2\(7) => mul_15s_32s_47_1_1_U2_n_97,
      \ap_CS_fsm_reg[1]_2\(6) => mul_15s_32s_47_1_1_U2_n_98,
      \ap_CS_fsm_reg[1]_2\(5) => mul_15s_32s_47_1_1_U2_n_99,
      \ap_CS_fsm_reg[1]_2\(4) => mul_15s_32s_47_1_1_U2_n_100,
      \ap_CS_fsm_reg[1]_2\(3) => mul_15s_32s_47_1_1_U2_n_101,
      \ap_CS_fsm_reg[1]_2\(2) => mul_15s_32s_47_1_1_U2_n_102,
      \ap_CS_fsm_reg[1]_2\(1) => mul_15s_32s_47_1_1_U2_n_103,
      \ap_CS_fsm_reg[1]_2\(0) => mul_15s_32s_47_1_1_U2_n_104,
      \ap_CS_fsm_reg[1]_3\(7) => mul_15s_32s_47_1_1_U2_n_105,
      \ap_CS_fsm_reg[1]_3\(6) => mul_15s_32s_47_1_1_U2_n_106,
      \ap_CS_fsm_reg[1]_3\(5) => mul_15s_32s_47_1_1_U2_n_107,
      \ap_CS_fsm_reg[1]_3\(4) => mul_15s_32s_47_1_1_U2_n_108,
      \ap_CS_fsm_reg[1]_3\(3) => mul_15s_32s_47_1_1_U2_n_109,
      \ap_CS_fsm_reg[1]_3\(2) => mul_15s_32s_47_1_1_U2_n_110,
      \ap_CS_fsm_reg[1]_3\(1) => mul_15s_32s_47_1_1_U2_n_111,
      \ap_CS_fsm_reg[1]_3\(0) => mul_15s_32s_47_1_1_U2_n_112,
      \ap_CS_fsm_reg[1]_4\(6) => mul_15s_32s_47_1_1_U2_n_113,
      \ap_CS_fsm_reg[1]_4\(5) => mul_15s_32s_47_1_1_U2_n_114,
      \ap_CS_fsm_reg[1]_4\(4) => mul_15s_32s_47_1_1_U2_n_115,
      \ap_CS_fsm_reg[1]_4\(3) => mul_15s_32s_47_1_1_U2_n_116,
      \ap_CS_fsm_reg[1]_4\(2) => mul_15s_32s_47_1_1_U2_n_117,
      \ap_CS_fsm_reg[1]_4\(1) => mul_15s_32s_47_1_1_U2_n_118,
      \ap_CS_fsm_reg[1]_4\(0) => mul_15s_32s_47_1_1_U2_n_119,
      \reg_824[31]_i_9_0\(31 downto 0) => grp_fu_741_p2(46 downto 15),
      sext_ln244_fu_875_p1(30 downto 0) => sext_ln244_fu_875_p1(30 downto 0),
      \tmp_product__1\(45 downto 0) => \tmp_product__1_1\(45 downto 0)
    );
mul_15s_32s_47_1_1_U3: entity work.bd_0_hls_inst_0_adpcm_main_mul_15s_32s_47_1_1_6
     port map (
      D(45 downto 0) => xb_1_fu_342_reg(45 downto 0),
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      DSP_ALU_INST(11 downto 0) => DSP_ALU_INST(11 downto 0),
      E(0) => E(0),
      O(7) => mul_15s_32s_47_1_1_U3_n_41,
      O(6) => mul_15s_32s_47_1_1_U3_n_42,
      O(5) => mul_15s_32s_47_1_1_U3_n_43,
      O(4) => mul_15s_32s_47_1_1_U3_n_44,
      O(3) => mul_15s_32s_47_1_1_U3_n_45,
      O(2) => mul_15s_32s_47_1_1_U3_n_46,
      O(1) => mul_15s_32s_47_1_1_U3_n_47,
      O(0) => mul_15s_32s_47_1_1_U3_n_48,
      P(0) => \tmp_product__1_0\(46),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state2,
      S(0) => mul_32s_7s_39_1_1_U8_n_82,
      \ap_CS_fsm_reg[1]\(7) => mul_15s_32s_47_1_1_U3_n_49,
      \ap_CS_fsm_reg[1]\(6) => mul_15s_32s_47_1_1_U3_n_50,
      \ap_CS_fsm_reg[1]\(5) => mul_15s_32s_47_1_1_U3_n_51,
      \ap_CS_fsm_reg[1]\(4) => mul_15s_32s_47_1_1_U3_n_52,
      \ap_CS_fsm_reg[1]\(3) => mul_15s_32s_47_1_1_U3_n_53,
      \ap_CS_fsm_reg[1]\(2) => mul_15s_32s_47_1_1_U3_n_54,
      \ap_CS_fsm_reg[1]\(1) => mul_15s_32s_47_1_1_U3_n_55,
      \ap_CS_fsm_reg[1]\(0) => mul_15s_32s_47_1_1_U3_n_56,
      \ap_CS_fsm_reg[1]_0\(7) => mul_15s_32s_47_1_1_U3_n_57,
      \ap_CS_fsm_reg[1]_0\(6) => mul_15s_32s_47_1_1_U3_n_58,
      \ap_CS_fsm_reg[1]_0\(5) => mul_15s_32s_47_1_1_U3_n_59,
      \ap_CS_fsm_reg[1]_0\(4) => mul_15s_32s_47_1_1_U3_n_60,
      \ap_CS_fsm_reg[1]_0\(3) => mul_15s_32s_47_1_1_U3_n_61,
      \ap_CS_fsm_reg[1]_0\(2) => mul_15s_32s_47_1_1_U3_n_62,
      \ap_CS_fsm_reg[1]_0\(1) => mul_15s_32s_47_1_1_U3_n_63,
      \ap_CS_fsm_reg[1]_0\(0) => mul_15s_32s_47_1_1_U3_n_64,
      \ap_CS_fsm_reg[1]_1\(7) => mul_15s_32s_47_1_1_U3_n_65,
      \ap_CS_fsm_reg[1]_1\(6) => mul_15s_32s_47_1_1_U3_n_66,
      \ap_CS_fsm_reg[1]_1\(5) => mul_15s_32s_47_1_1_U3_n_67,
      \ap_CS_fsm_reg[1]_1\(4) => mul_15s_32s_47_1_1_U3_n_68,
      \ap_CS_fsm_reg[1]_1\(3) => mul_15s_32s_47_1_1_U3_n_69,
      \ap_CS_fsm_reg[1]_1\(2) => mul_15s_32s_47_1_1_U3_n_70,
      \ap_CS_fsm_reg[1]_1\(1) => mul_15s_32s_47_1_1_U3_n_71,
      \ap_CS_fsm_reg[1]_1\(0) => mul_15s_32s_47_1_1_U3_n_72,
      \ap_CS_fsm_reg[1]_2\(7) => mul_15s_32s_47_1_1_U3_n_73,
      \ap_CS_fsm_reg[1]_2\(6) => mul_15s_32s_47_1_1_U3_n_74,
      \ap_CS_fsm_reg[1]_2\(5) => mul_15s_32s_47_1_1_U3_n_75,
      \ap_CS_fsm_reg[1]_2\(4) => mul_15s_32s_47_1_1_U3_n_76,
      \ap_CS_fsm_reg[1]_2\(3) => mul_15s_32s_47_1_1_U3_n_77,
      \ap_CS_fsm_reg[1]_2\(2) => mul_15s_32s_47_1_1_U3_n_78,
      \ap_CS_fsm_reg[1]_2\(1) => mul_15s_32s_47_1_1_U3_n_79,
      \ap_CS_fsm_reg[1]_2\(0) => mul_15s_32s_47_1_1_U3_n_80,
      \ap_CS_fsm_reg[1]_3\(6) => mul_15s_32s_47_1_1_U3_n_81,
      \ap_CS_fsm_reg[1]_3\(5) => mul_15s_32s_47_1_1_U3_n_82,
      \ap_CS_fsm_reg[1]_3\(4) => mul_15s_32s_47_1_1_U3_n_83,
      \ap_CS_fsm_reg[1]_3\(3) => mul_15s_32s_47_1_1_U3_n_84,
      \ap_CS_fsm_reg[1]_3\(2) => mul_15s_32s_47_1_1_U3_n_85,
      \ap_CS_fsm_reg[1]_3\(1) => mul_15s_32s_47_1_1_U3_n_86,
      \ap_CS_fsm_reg[1]_3\(0) => mul_15s_32s_47_1_1_U3_n_87,
      ap_clk => ap_clk,
      sext_ln244_1_fu_884_p1(34 downto 0) => sext_ln244_1_fu_884_p1(38 downto 4),
      \xb_1_fu_342_reg[7]\(1 downto 0) => tqmf_load_2_reg_3015(1 downto 0)
    );
mul_16s_15ns_31_1_1_U10: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_15ns_31_1_1
     port map (
      A(12 downto 0) => \^trunc_ln225_reg_1124_reg[3]\(12 downto 0),
      D(15) => mul_16s_15ns_31_1_1_U10_n_40,
      D(14) => mul_16s_15ns_31_1_1_U10_n_41,
      D(13) => mul_16s_15ns_31_1_1_U10_n_42,
      D(12) => mul_16s_15ns_31_1_1_U10_n_43,
      D(11) => mul_16s_15ns_31_1_1_U10_n_44,
      D(10) => mul_16s_15ns_31_1_1_U10_n_45,
      D(9) => mul_16s_15ns_31_1_1_U10_n_46,
      D(8) => mul_16s_15ns_31_1_1_U10_n_47,
      D(7) => mul_16s_15ns_31_1_1_U10_n_48,
      D(6) => mul_16s_15ns_31_1_1_U10_n_49,
      D(5) => mul_16s_15ns_31_1_1_U10_n_50,
      D(4) => mul_16s_15ns_31_1_1_U10_n_51,
      D(3) => mul_16s_15ns_31_1_1_U10_n_52,
      D(2) => mul_16s_15ns_31_1_1_U10_n_53,
      D(1) => mul_16s_15ns_31_1_1_U10_n_54,
      D(0) => mul_16s_15ns_31_1_1_U10_n_55,
      DSP_ALU_INST(0) => DSP_ALU_INST_0(0),
      DSP_ALU_INST_0(11 downto 0) => Q(11 downto 0),
      Q(0) => ap_CS_fsm_state11,
      ap_clk => ap_clk
    );
mul_16s_16s_32_1_1_U11: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_16s_32_1_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      D(15) => mul_16s_15ns_31_1_1_U10_n_40,
      D(14) => mul_16s_15ns_31_1_1_U10_n_41,
      D(13) => mul_16s_15ns_31_1_1_U10_n_42,
      D(12) => mul_16s_15ns_31_1_1_U10_n_43,
      D(11) => mul_16s_15ns_31_1_1_U10_n_44,
      D(10) => mul_16s_15ns_31_1_1_U10_n_45,
      D(9) => mul_16s_15ns_31_1_1_U10_n_46,
      D(8) => mul_16s_15ns_31_1_1_U10_n_47,
      D(7) => mul_16s_15ns_31_1_1_U10_n_48,
      D(6) => mul_16s_15ns_31_1_1_U10_n_49,
      D(5) => mul_16s_15ns_31_1_1_U10_n_50,
      D(4) => mul_16s_15ns_31_1_1_U10_n_51,
      D(3) => mul_16s_15ns_31_1_1_U10_n_52,
      D(2) => mul_16s_15ns_31_1_1_U10_n_53,
      D(1) => mul_16s_15ns_31_1_1_U10_n_54,
      D(0) => mul_16s_15ns_31_1_1_U10_n_55,
      Q(2) => \^ap_cs_fsm_reg[31]_0\(4),
      Q(1) => grp_encode_fu_453_detl_o_ap_vld,
      Q(0) => \^ap_cs_fsm_reg[31]_0\(3),
      \ap_CS_fsm_reg[18]\(1 downto 0) => \ap_CS_fsm_reg[18]_0\(1 downto 0),
      \ap_CS_fsm_reg[18]_0\(5 downto 0) => \ap_CS_fsm_reg[18]_1\(5 downto 0),
      \ap_CS_fsm_reg[18]_1\(7 downto 0) => \ap_CS_fsm_reg[18]_2\(7 downto 0),
      \ap_CS_fsm_reg[18]_2\(7 downto 0) => \ap_CS_fsm_reg[18]_3\(7 downto 0),
      ap_clk => ap_clk,
      ram_reg_0_7_30_30_i_2(23 downto 0) => ram_reg_0_7_30_30_i_2(23 downto 0)
    );
mul_16s_32s_47_1_1_U4: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_32s_47_1_1
     port map (
      DSP_ALU_INST(45 downto 0) => \tmp_product__1_1\(45 downto 0),
      DSP_A_B_DATA_INST(15 downto 0) => \sext_ln477_1_reg_3365_reg[15]_0\(15 downto 0),
      DSP_A_B_DATA_INST_0(15 downto 0) => \sext_ln477_reg_3104_reg[15]_0\(15 downto 0),
      DSP_A_B_DATA_INST_1(30 downto 0) => DSP_A_B_DATA_INST(30 downto 0),
      DSP_A_B_DATA_INST_2(30 downto 0) => DSP_A_B_DATA_INST_0(30 downto 0),
      P(0) => \tmp_product__1\(46),
      Q(0) => ap_CS_fsm_state24,
      S(0) => mul_16s_32s_47_1_1_U4_n_86
    );
mul_16s_32s_48_1_1_U5: entity work.bd_0_hls_inst_0_adpcm_main_mul_16s_32s_48_1_1
     port map (
      A(15 downto 0) => A(15 downto 0),
      CEA2 => \^ceb2\,
      D(31 downto 0) => D(31 downto 0),
      Q(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      \out\(45) => mul_16s_32s_48_1_1_U5_n_40,
      \out\(44) => mul_16s_32s_48_1_1_U5_n_41,
      \out\(43) => mul_16s_32s_48_1_1_U5_n_42,
      \out\(42) => mul_16s_32s_48_1_1_U5_n_43,
      \out\(41) => mul_16s_32s_48_1_1_U5_n_44,
      \out\(40) => mul_16s_32s_48_1_1_U5_n_45,
      \out\(39) => mul_16s_32s_48_1_1_U5_n_46,
      \out\(38) => mul_16s_32s_48_1_1_U5_n_47,
      \out\(37) => mul_16s_32s_48_1_1_U5_n_48,
      \out\(36) => mul_16s_32s_48_1_1_U5_n_49,
      \out\(35) => mul_16s_32s_48_1_1_U5_n_50,
      \out\(34) => mul_16s_32s_48_1_1_U5_n_51,
      \out\(33) => mul_16s_32s_48_1_1_U5_n_52,
      \out\(32) => mul_16s_32s_48_1_1_U5_n_53,
      \out\(31) => mul_16s_32s_48_1_1_U5_n_54,
      \out\(30) => mul_16s_32s_48_1_1_U5_n_55,
      \out\(29) => mul_16s_32s_48_1_1_U5_n_56,
      \out\(28) => mul_16s_32s_48_1_1_U5_n_57,
      \out\(27) => mul_16s_32s_48_1_1_U5_n_58,
      \out\(26) => mul_16s_32s_48_1_1_U5_n_59,
      \out\(25) => mul_16s_32s_48_1_1_U5_n_60,
      \out\(24) => mul_16s_32s_48_1_1_U5_n_61,
      \out\(23) => mul_16s_32s_48_1_1_U5_n_62,
      \out\(22) => mul_16s_32s_48_1_1_U5_n_63,
      \out\(21) => mul_16s_32s_48_1_1_U5_n_64,
      \out\(20) => mul_16s_32s_48_1_1_U5_n_65,
      \out\(19) => mul_16s_32s_48_1_1_U5_n_66,
      \out\(18) => mul_16s_32s_48_1_1_U5_n_67,
      \out\(17) => mul_16s_32s_48_1_1_U5_n_68,
      \out\(16) => mul_16s_32s_48_1_1_U5_n_69,
      \out\(15) => mul_16s_32s_48_1_1_U5_n_70,
      \out\(14) => mul_16s_32s_48_1_1_U5_n_71,
      \out\(13) => mul_16s_32s_48_1_1_U5_n_72,
      \out\(12) => mul_16s_32s_48_1_1_U5_n_73,
      \out\(11) => mul_16s_32s_48_1_1_U5_n_74,
      \out\(10) => mul_16s_32s_48_1_1_U5_n_75,
      \out\(9) => mul_16s_32s_48_1_1_U5_n_76,
      \out\(8) => mul_16s_32s_48_1_1_U5_n_77,
      \out\(7) => mul_16s_32s_48_1_1_U5_n_78,
      \out\(6) => mul_16s_32s_48_1_1_U5_n_79,
      \out\(5) => mul_16s_32s_48_1_1_U5_n_80,
      \out\(4) => mul_16s_32s_48_1_1_U5_n_81,
      \out\(3) => mul_16s_32s_48_1_1_U5_n_82,
      \out\(2) => mul_16s_32s_48_1_1_U5_n_83,
      \out\(1) => mul_16s_32s_48_1_1_U5_n_84,
      \out\(0) => mul_16s_32s_48_1_1_U5_n_85,
      \zl_1_fu_358_reg[45]\(45 downto 14) => trunc_ln4_fu_1310_p4(31 downto 0),
      \zl_1_fu_358_reg[45]\(13) => \zl_1_fu_358_reg_n_40_[13]\,
      \zl_1_fu_358_reg[45]\(12) => \zl_1_fu_358_reg_n_40_[12]\,
      \zl_1_fu_358_reg[45]\(11) => \zl_1_fu_358_reg_n_40_[11]\,
      \zl_1_fu_358_reg[45]\(10) => \zl_1_fu_358_reg_n_40_[10]\,
      \zl_1_fu_358_reg[45]\(9) => \zl_1_fu_358_reg_n_40_[9]\,
      \zl_1_fu_358_reg[45]\(8) => \zl_1_fu_358_reg_n_40_[8]\,
      \zl_1_fu_358_reg[45]\(7) => \zl_1_fu_358_reg_n_40_[7]\,
      \zl_1_fu_358_reg[45]\(6) => \zl_1_fu_358_reg_n_40_[6]\,
      \zl_1_fu_358_reg[45]\(5) => \zl_1_fu_358_reg_n_40_[5]\,
      \zl_1_fu_358_reg[45]\(4) => \zl_1_fu_358_reg_n_40_[4]\,
      \zl_1_fu_358_reg[45]\(3) => \zl_1_fu_358_reg_n_40_[3]\,
      \zl_1_fu_358_reg[45]\(2) => \zl_1_fu_358_reg_n_40_[2]\,
      \zl_1_fu_358_reg[45]\(1) => \zl_1_fu_358_reg_n_40_[1]\,
      \zl_1_fu_358_reg[45]\(0) => \zl_1_fu_358_reg_n_40_[0]\
    );
mul_32s_32s_64_1_1_U6: entity work.bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1
     port map (
      D(16 downto 0) => apl2_fu_1781_p2(16 downto 0),
      DSP_A_B_DATA_INST(31 downto 0) => \^add_ln317_reg_3380_reg[31]_0\(31 downto 0),
      DSP_A_B_DATA_INST_0(31 downto 0) => \^add_ln290_reg_3221_reg[31]_0\(31 downto 0),
      DSP_A_B_DATA_INST_1(31 downto 0) => DSP_A_B_DATA_INST_6(31 downto 0),
      DSP_A_B_DATA_INST_2(31 downto 0) => DSP_A_B_DATA_INST_7(31 downto 0),
      O(0) => \tmp_product__3\(63),
      Q(0) => ap_CS_fsm_state29,
      S(3) => \apl2_reg_3273[15]_i_8_n_40\,
      S(2) => \apl2_reg_3273[15]_i_9_n_40\,
      S(1) => \apl2_reg_3273[15]_i_10_n_40\,
      S(0) => mul_32s_32s_64_1_1_U7_n_41,
      \ah1_reg[14]\(12 downto 0) => apl1_4_fu_2703_p2(17 downto 5),
      \al1_reg[14]\(12 downto 0) => apl1_fu_1825_p2(17 downto 5),
      \apl1_4_reg_3422_reg[12]\(4) => \apl1_4_reg_3422[12]_i_4_n_40\,
      \apl1_4_reg_3422_reg[12]\(3) => \apl1_4_reg_3422[12]_i_5_n_40\,
      \apl1_4_reg_3422_reg[12]\(2) => \apl1_4_reg_3422[12]_i_6_n_40\,
      \apl1_4_reg_3422_reg[12]\(1) => \apl1_4_reg_3422[12]_i_7_n_40\,
      \apl1_4_reg_3422_reg[12]\(0) => \apl1_4_reg_3422[12]_i_10_n_40\,
      \apl1_4_reg_3422_reg[17]\(3) => \apl1_4_reg_3422[17]_i_3_n_40\,
      \apl1_4_reg_3422_reg[17]\(2) => \apl1_4_reg_3422[17]_i_4_n_40\,
      \apl1_4_reg_3422_reg[17]\(1) => \apl1_4_reg_3422[17]_i_5_n_40\,
      \apl1_4_reg_3422_reg[17]\(0) => \apl1_4_reg_3422[17]_i_6_n_40\,
      \apl1_reg_3279_reg[12]\(4) => \apl1_reg_3279[12]_i_4_n_40\,
      \apl1_reg_3279_reg[12]\(3) => \apl1_reg_3279[12]_i_5_n_40\,
      \apl1_reg_3279_reg[12]\(2) => \apl1_reg_3279[12]_i_6_n_40\,
      \apl1_reg_3279_reg[12]\(1) => \apl1_reg_3279[12]_i_7_n_40\,
      \apl1_reg_3279_reg[12]\(0) => \apl1_reg_3279[12]_i_10_n_40\,
      \apl1_reg_3279_reg[17]\(3) => \apl1_reg_3279[17]_i_3_n_40\,
      \apl1_reg_3279_reg[17]\(2) => \apl1_reg_3279[17]_i_4_n_40\,
      \apl1_reg_3279_reg[17]\(1) => \apl1_reg_3279[17]_i_5_n_40\,
      \apl1_reg_3279_reg[17]\(0) => \apl1_reg_3279[17]_i_6_n_40\,
      \apl2_3_reg_3416_reg[15]\(10 downto 0) => \sext_ln477_1_reg_3365_reg[15]_0\(15 downto 5),
      \apl2_3_reg_3416_reg[15]_0\ => \apl2_3_reg_3416[15]_i_22_n_40\,
      \apl2_3_reg_3416_reg[15]_1\ => \apl2_3_reg_3416[15]_i_24_n_40\,
      \apl2_3_reg_3416_reg[15]_2\(3) => \apl2_3_reg_3416[15]_i_8_n_40\,
      \apl2_3_reg_3416_reg[15]_2\(2) => \apl2_3_reg_3416[15]_i_9_n_40\,
      \apl2_3_reg_3416_reg[15]_2\(1) => \apl2_3_reg_3416[15]_i_10_n_40\,
      \apl2_3_reg_3416_reg[15]_2\(0) => mul_32s_32s_64_1_1_U7_n_42,
      \apl2_3_reg_3416_reg[15]_i_1_0\(16 downto 0) => apl2_3_fu_2659_p2(16 downto 0),
      \apl2_3_reg_3416_reg[7]\ => \apl2_3_reg_3416[7]_i_33_n_40\,
      \apl2_3_reg_3416_reg[7]_0\ => \apl2_3_reg_3416[7]_i_32_n_40\,
      \apl2_3_reg_3416_reg[7]_1\ => \apl2_3_reg_3416[7]_i_31_n_40\,
      \apl2_3_reg_3416_reg[7]_2\ => \apl2_3_reg_3416[7]_i_30_n_40\,
      \apl2_reg_3273_reg[15]\(10 downto 0) => \sext_ln477_reg_3104_reg[15]_0\(15 downto 5),
      \apl2_reg_3273_reg[15]_0\ => \apl2_reg_3273[15]_i_22_n_40\,
      \apl2_reg_3273_reg[15]_1\ => \apl2_reg_3273[15]_i_24_n_40\,
      \apl2_reg_3273_reg[15]_2\(0) => grp_fu_791_p30,
      \apl2_reg_3273_reg[7]\ => \apl2_reg_3273[7]_i_33_n_40\,
      \apl2_reg_3273_reg[7]_0\ => \apl2_reg_3273[7]_i_32_n_40\,
      \apl2_reg_3273_reg[7]_1\ => \apl2_reg_3273[7]_i_31_n_40\,
      \apl2_reg_3273_reg[7]_2\ => \apl2_reg_3273[7]_i_30_n_40\,
      grp_fu_722_p1(31 downto 0) => grp_fu_722_p1(31 downto 0),
      sext_ln580_1_fu_1771_p1(14 downto 0) => sext_ln580_1_fu_1771_p1(14 downto 0),
      sext_ln580_3_fu_2649_p1(14 downto 0) => sext_ln580_3_fu_2649_p1(14 downto 0),
      sext_ln599_1_fu_2691_p1(10 downto 0) => sext_ln599_1_fu_2691_p1(15 downto 5),
      sext_ln599_fu_1813_p1(10 downto 0) => sext_ln599_fu_1813_p1(15 downto 5)
    );
mul_32s_32s_64_1_1_U7: entity work.bd_0_hls_inst_0_adpcm_main_mul_32s_32s_64_1_1_7
     port map (
      DSP_A_B_DATA_INST(31 downto 0) => DSP_A_B_DATA_INST_4(31 downto 0),
      DSP_A_B_DATA_INST_0(31 downto 0) => DSP_A_B_DATA_INST_5(31 downto 0),
      O(0) => \tmp_product__3\(63),
      Q(0) => ap_CS_fsm_state29,
      S(0) => mul_32s_32s_64_1_1_U7_n_41,
      \ah1_reg[13]\(0) => mul_32s_32s_64_1_1_U7_n_42,
      \apl2_3_reg_3416_reg[15]\(1 downto 0) => \sext_ln477_1_reg_3365_reg[15]_0\(13 downto 12),
      \apl2_3_reg_3416_reg[15]_0\ => \apl2_3_reg_3416[15]_i_26_n_40\,
      \apl2_reg_3273_reg[15]\(1 downto 0) => \sext_ln477_reg_3104_reg[15]_0\(13 downto 12),
      \apl2_reg_3273_reg[15]_0\ => \apl2_reg_3273[15]_i_26_n_40\,
      grp_fu_722_p1(31 downto 0) => grp_fu_722_p1(31 downto 0),
      sext_ln580_1_fu_1771_p1(0) => sext_ln580_1_fu_1771_p1(8),
      sext_ln580_3_fu_2649_p1(0) => sext_ln580_3_fu_2649_p1(8),
      \tmp_product_carry__4_i_8_0\(0) => grp_fu_791_p30
    );
mul_32s_7s_39_1_1_U8: entity work.bd_0_hls_inst_0_adpcm_main_mul_32s_7s_39_1_1
     port map (
      CO(0) => mul_32s_7s_39_1_1_U8_n_40,
      D(0) => xb_1_fu_342_reg(46),
      DI(1) => \tmp_product__14_carry__3_i_1_n_40\,
      DI(0) => \tmp_product__14_carry__3_i_2_n_40\,
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      O(1) => mul_32s_7s_39_1_1_U8_n_42,
      O(0) => mul_32s_7s_39_1_1_U8_n_43,
      P(0) => \tmp_product__1_0\(46),
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state2,
      S(2) => \tmp_product__14_carry__3_i_3_n_40\,
      S(1) => \tmp_product__14_carry__3_i_4_n_40\,
      S(0) => \tmp_product__14_carry__3_i_5_n_40\,
      \ap_CS_fsm_reg[1]\(0) => mul_32s_7s_39_1_1_U8_n_82,
      sext_ln244_1_fu_884_p1(34 downto 0) => sext_ln244_1_fu_884_p1(38 downto 4),
      tmp_product_carry_0(31 downto 0) => tqmf_load_2_reg_3015(31 downto 0),
      \tqmf_load_2_reg_3015_reg[29]\(2 downto 1) => grp_fu_730_p0(29 downto 28),
      \tqmf_load_2_reg_3015_reg[29]\(0) => grp_fu_730_p0(0),
      \tqmf_load_2_reg_3015_reg[30]\(0) => mul_32s_7s_39_1_1_U8_n_41,
      \trunc_ln255_1_reg_3010_reg[43]\(31 downto 0) => add_ln278_fu_1196_p2(46 downto 15),
      \trunc_ln255_1_reg_3010_reg[44]\(31 downto 0) => sub_ln279_fu_1202_p20_out(46 downto 15),
      \trunc_ln2_reg_3080_reg[0]\(2) => \trunc_ln2_reg_3080[0]_i_23_n_40\,
      \trunc_ln2_reg_3080_reg[0]\(1) => \trunc_ln2_reg_3080[0]_i_24_n_40\,
      \trunc_ln2_reg_3080_reg[0]\(0) => \trunc_ln2_reg_3080[0]_i_25_n_40\,
      \trunc_ln2_reg_3080_reg[0]_0\(3) => \trunc_ln2_reg_3080[0]_i_30_n_40\,
      \trunc_ln2_reg_3080_reg[0]_0\(2) => \trunc_ln2_reg_3080[0]_i_31_n_40\,
      \trunc_ln2_reg_3080_reg[0]_0\(1) => \trunc_ln2_reg_3080[0]_i_32_n_40\,
      \trunc_ln2_reg_3080_reg[0]_0\(0) => \trunc_ln2_reg_3080[0]_i_33_n_40\,
      \trunc_ln2_reg_3080_reg[31]\(37 downto 0) => trunc_ln255_1_reg_3010(40 downto 3),
      \trunc_ln2_reg_3080_reg[31]_0\(4) => \trunc_ln2_reg_3080[31]_i_2_n_40\,
      \trunc_ln2_reg_3080_reg[31]_0\(3) => \trunc_ln2_reg_3080[31]_i_3_n_40\,
      \trunc_ln2_reg_3080_reg[31]_0\(2) => \trunc_ln2_reg_3080[31]_i_4_n_40\,
      \trunc_ln2_reg_3080_reg[31]_0\(1) => \trunc_ln2_reg_3080[31]_i_5_n_40\,
      \trunc_ln2_reg_3080_reg[31]_0\(0) => \trunc_ln2_reg_3080[31]_i_6_n_40\,
      \trunc_ln2_reg_3080_reg[31]_1\(5) => \trunc_ln2_reg_3080[31]_i_8_n_40\,
      \trunc_ln2_reg_3080_reg[31]_1\(4) => \trunc_ln2_reg_3080[31]_i_9_n_40\,
      \trunc_ln2_reg_3080_reg[31]_1\(3) => \trunc_ln2_reg_3080[31]_i_10_n_40\,
      \trunc_ln2_reg_3080_reg[31]_1\(2) => \trunc_ln2_reg_3080[31]_i_11_n_40\,
      \trunc_ln2_reg_3080_reg[31]_1\(1) => \trunc_ln2_reg_3080[31]_i_12_n_40\,
      \trunc_ln2_reg_3080_reg[31]_1\(0) => \trunc_ln2_reg_3080[31]_i_13_n_40\,
      \trunc_ln3_reg_3085_reg[1]\(3) => \trunc_ln3_reg_3085[1]_i_23_n_40\,
      \trunc_ln3_reg_3085_reg[1]\(2) => \trunc_ln3_reg_3085[1]_i_24_n_40\,
      \trunc_ln3_reg_3085_reg[1]\(1) => \trunc_ln3_reg_3085[1]_i_25_n_40\,
      \trunc_ln3_reg_3085_reg[1]\(0) => \trunc_ln3_reg_3085[1]_i_26_n_40\,
      \trunc_ln3_reg_3085_reg[1]_0\(2) => \trunc_ln3_reg_3085[1]_i_32_n_40\,
      \trunc_ln3_reg_3085_reg[1]_0\(1) => \trunc_ln3_reg_3085[1]_i_33_n_40\,
      \trunc_ln3_reg_3085_reg[1]_0\(0) => \trunc_ln3_reg_3085[1]_i_34_n_40\,
      \trunc_ln3_reg_3085_reg[1]_i_2_0\(0) => grp_fu_730_p0(1),
      \trunc_ln3_reg_3085_reg[25]\(0) => \trunc_ln3_reg_3085[25]_i_2_n_40\,
      \trunc_ln3_reg_3085_reg[25]_0\(0) => \trunc_ln3_reg_3085[25]_i_10_n_40\,
      \trunc_ln3_reg_3085_reg[31]\(4) => \trunc_ln3_reg_3085[31]_i_2_n_40\,
      \trunc_ln3_reg_3085_reg[31]\(3) => \trunc_ln3_reg_3085[31]_i_3_n_40\,
      \trunc_ln3_reg_3085_reg[31]\(2) => \trunc_ln3_reg_3085[31]_i_4_n_40\,
      \trunc_ln3_reg_3085_reg[31]\(1) => \trunc_ln3_reg_3085[31]_i_5_n_40\,
      \trunc_ln3_reg_3085_reg[31]\(0) => \trunc_ln3_reg_3085[31]_i_6_n_40\,
      \trunc_ln3_reg_3085_reg[31]_0\(5) => \trunc_ln3_reg_3085[31]_i_7_n_40\,
      \trunc_ln3_reg_3085_reg[31]_0\(4) => \trunc_ln3_reg_3085[31]_i_8_n_40\,
      \trunc_ln3_reg_3085_reg[31]_0\(3) => \trunc_ln3_reg_3085[31]_i_9_n_40\,
      \trunc_ln3_reg_3085_reg[31]_0\(2) => \trunc_ln3_reg_3085[31]_i_10_n_40\,
      \trunc_ln3_reg_3085_reg[31]_0\(1) => \trunc_ln3_reg_3085[31]_i_11_n_40\,
      \trunc_ln3_reg_3085_reg[31]_0\(0) => \trunc_ln3_reg_3085[31]_i_12_n_40\,
      xb_4_fu_1191_p2(37 downto 0) => xb_4_fu_1191_p2(40 downto 3)
    );
mux_4_2_14_1_1_U13: entity work.bd_0_hls_inst_0_adpcm_main_mux_4_2_14_1_1
     port map (
      B(1 downto 0) => tmp_fu_2298_p6(13 downto 12),
      DI(0) => mux_1_1(12),
      Q(1 downto 0) => \^add_ln314_reg_3339_reg[1]_0\(1 downto 0)
    );
\nbh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln618_fu_2367_p1(0),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(0)
    );
\nbh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I1 => \^ap_cs_fsm_reg[31]_0\(6),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(10),
      O => \add_ln314_reg_3339_reg[0]_0\(10)
    );
\nbh[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(11),
      I1 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      O => \add_ln314_reg_3339_reg[0]_0\(11)
    );
\nbh[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(12),
      I1 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      O => \add_ln314_reg_3339_reg[0]_0\(12)
    );
\nbh[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(13),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(13)
    );
\nbh[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(6),
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[26]_0\(0)
    );
\nbh[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I1 => sext_ln617_fu_2394_p1(14),
      I2 => sext_ln617_fu_2394_p1(15),
      O => \add_ln314_reg_3339_reg[0]_0\(14)
    );
\nbh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sext_ln618_fu_2367_p1(1),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(1)
    );
\nbh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(2),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(2)
    );
\nbh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(3),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(3)
    );
\nbh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(4),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(4)
    );
\nbh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(5),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \add_ln314_reg_3339_reg[0]_0\(5)
    );
\nbh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I1 => \^ap_cs_fsm_reg[31]_0\(6),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(6),
      O => \add_ln314_reg_3339_reg[0]_0\(6)
    );
\nbh[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I1 => \^ap_cs_fsm_reg[31]_0\(6),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(7),
      O => \add_ln314_reg_3339_reg[0]_0\(7)
    );
\nbh[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I1 => \^ap_cs_fsm_reg[31]_0\(6),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(8),
      O => \add_ln314_reg_3339_reg[0]_0\(8)
    );
\nbh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I1 => \^ap_cs_fsm_reg[31]_0\(6),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(9),
      O => \add_ln314_reg_3339_reg[0]_0\(9)
    );
\nbh[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln618_fu_2367_p1(5),
      I1 => \^add_ln314_reg_3339_reg[1]_0\(0),
      O => \nbh[9]_i_6_n_40\
    );
\nbh[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_2367_p1(4),
      I1 => \^add_ln314_reg_3339_reg[1]_0\(0),
      O => \nbh[9]_i_7_n_40\
    );
\nbh[9]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln618_fu_2367_p1(2),
      I1 => \^add_ln314_reg_3339_reg[1]_0\(0),
      O => \nbh[9]_i_9_n_40\
    );
\nbh_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => sext_ln618_fu_2367_p1(1),
      CI_TOP => '0',
      CO(7) => \nbh_reg[9]_i_2_n_40\,
      CO(6) => \nbh_reg[9]_i_2_n_41\,
      CO(5) => \nbh_reg[9]_i_2_n_42\,
      CO(4) => \nbh_reg[9]_i_2_n_43\,
      CO(3) => \nbh_reg[9]_i_2_n_44\,
      CO(2) => \nbh_reg[9]_i_2_n_45\,
      CO(1) => \nbh_reg[9]_i_2_n_46\,
      CO(0) => \nbh_reg[9]_i_2_n_47\,
      DI(7 downto 0) => sext_ln618_fu_2367_p1(9 downto 2),
      O(7 downto 0) => sext_ln617_fu_2394_p1(9 downto 2),
      S(7 downto 6) => S(2 downto 1),
      S(5 downto 4) => sext_ln618_fu_2367_p1(7 downto 6),
      S(3) => \nbh[9]_i_6_n_40\,
      S(2) => \nbh[9]_i_7_n_40\,
      S(1) => S(0),
      S(0) => \nbh[9]_i_9_n_40\
    );
\nbl[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(3),
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[14]_0\(0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"306F0154"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(1),
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\q0[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(9),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \q0[10]_i_10_n_40\
    );
\q0[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(7),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \q0[10]_i_13_n_40\
    );
\q0[10]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(6),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \q0[10]_i_16_n_40\
    );
\q0[10]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(8),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \q0[10]_i_19_n_40\
    );
\q0[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => ilb_table_address0(3),
      I1 => ilb_table_address0(1),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(4),
      O => \ap_CS_fsm_reg[10]_0\(10)
    );
\q0[10]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(10),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \q0[10]_i_22_n_40\
    );
\q0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => grp_decode_fu_519_ilb_table_address0(3),
      I1 => \q0_reg[11]\(7),
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0[10]_i_10_n_40\,
      O => ilb_table_address0(3)
    );
\q0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => grp_decode_fu_519_ilb_table_address0(1),
      I1 => \q0_reg[11]\(7),
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \q0_reg[0]_3\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0[10]_i_13_n_40\,
      O => ilb_table_address0(1)
    );
\q0[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => grp_decode_fu_519_ilb_table_address0(0),
      I1 => \q0_reg[11]\(7),
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \q0_reg[0]_4\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0[10]_i_16_n_40\,
      O => ilb_table_address0(0)
    );
\q0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB88888B88"
    )
        port map (
      I0 => grp_decode_fu_519_ilb_table_address0(2),
      I1 => \q0_reg[11]\(7),
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \q0_reg[0]_2\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0[10]_i_19_n_40\,
      O => ilb_table_address0(2)
    );
\q0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8888888B"
    )
        port map (
      I0 => grp_decode_fu_519_ilb_table_address0(4),
      I1 => \q0_reg[11]\(7),
      I2 => \^ap_cs_fsm_reg[31]_0\(6),
      I3 => \q0_reg[0]\,
      I4 => \q0_reg[0]_0\,
      I5 => \q0[10]_i_22_n_40\,
      O => ilb_table_address0(4)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7ED27504"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[10]_0\(1)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15AACC18"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[10]_0\(2)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B9F51D90"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(2),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(0),
      O => \ap_CS_fsm_reg[10]_0\(3)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4AE6D33A"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(2),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(0),
      O => \ap_CS_fsm_reg[10]_0\(4)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2449D58"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(1),
      O => \ap_CS_fsm_reg[10]_0\(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E96878A"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[10]_0\(6)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8616F9E4"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(3),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(2),
      I4 => ilb_table_address0(1),
      O => \ap_CS_fsm_reg[10]_0\(7)
    );
\q0[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ED0012FA"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(0),
      I2 => ilb_table_address0(3),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(2),
      O => \ap_CS_fsm_reg[10]_0\(8)
    );
\q0[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FECC0222"
    )
        port map (
      I0 => ilb_table_address0(4),
      I1 => ilb_table_address0(2),
      I2 => ilb_table_address0(0),
      I3 => ilb_table_address0(1),
      I4 => ilb_table_address0(3),
      O => \ap_CS_fsm_reg[10]_0\(9)
    );
quant26bt_neg_U: entity work.bd_0_hls_inst_0_adpcm_main_encode_quant26bt_neg_ROM_AUTO_1R
     port map (
      D(4) => mul_15ns_15ns_30_1_1_U9_n_50,
      D(3) => mul_15ns_15ns_30_1_1_U9_n_51,
      D(2) => mul_15ns_15ns_30_1_1_U9_n_52,
      D(1) => mul_15ns_15ns_30_1_1_U9_n_53,
      D(0) => mul_15ns_15ns_30_1_1_U9_n_54,
      Q(4 downto 0) => quant26bt_neg_q0(5 downto 1),
      ap_clk => ap_clk,
      \q0_reg[11]\(3 downto 0) => \q0_reg[11]_0\(3 downto 0),
      \q0_reg[11]_0\(0) => \q0_reg[11]\(7),
      \q0_reg[11]_1\(3 downto 0) => quant26bt_pos_q0(5 downto 2),
      \q0_reg[5]_0\(0) => ap_CS_fsm_state13,
      tmp_2_reg_3119 => tmp_2_reg_3119,
      \trunc_ln225_reg_1124_reg[3]\(12 downto 0) => \^trunc_ln225_reg_1124_reg[3]\(12 downto 0),
      \trunc_ln225_reg_1124_reg[5]\(10 downto 0) => \trunc_ln225_reg_1124_reg[5]\(10 downto 0)
    );
quant26bt_pos_U: entity work.bd_0_hls_inst_0_adpcm_main_encode_quant26bt_pos_ROM_AUTO_1R
     port map (
      D(4) => mul_15ns_15ns_30_1_1_U9_n_45,
      D(3) => mul_15ns_15ns_30_1_1_U9_n_46,
      D(2) => mul_15ns_15ns_30_1_1_U9_n_47,
      D(1) => mul_15ns_15ns_30_1_1_U9_n_48,
      D(0) => mul_15ns_15ns_30_1_1_U9_n_49,
      DI(7) => quant26bt_pos_U_n_46,
      DI(6) => quant26bt_pos_U_n_47,
      DI(5) => quant26bt_pos_U_n_48,
      DI(4) => quant26bt_pos_U_n_49,
      DI(3) => quant26bt_pos_U_n_50,
      DI(2) => quant26bt_pos_U_n_51,
      DI(1) => quant26bt_pos_U_n_52,
      DI(0) => quant26bt_pos_U_n_53,
      Q(0) => ap_CS_fsm_state13,
      S(7) => quant26bt_pos_U_n_54,
      S(6) => quant26bt_pos_U_n_55,
      S(5) => quant26bt_pos_U_n_56,
      S(4) => quant26bt_pos_U_n_57,
      S(3) => quant26bt_pos_U_n_58,
      S(2) => quant26bt_pos_U_n_59,
      S(1) => quant26bt_pos_U_n_60,
      S(0) => quant26bt_pos_U_n_61,
      \ap_CS_fsm_reg[13]_i_2\(15 downto 0) => m_4_reg_3124(31 downto 16),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => mul_15ns_15ns_30_1_1_U9_n_44,
      quant26bt_pos_q0(5 downto 0) => quant26bt_pos_q0(5 downto 0)
    );
ram_reg_0_7_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8F800000000"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => idx226_fu_374(2),
      I2 => i_10_fu_38604_out,
      I3 => i_10_fu_386(2),
      I4 => ap_CS_fsm_state29,
      I5 => tmp_product_i_2_n_40,
      O => ram_reg_0_7_0_0_i_10_n_40
    );
\ram_reg_0_7_0_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0203020002000200"
    )
        port map (
      I0 => i_6_fu_370(2),
      I1 => ap_CS_fsm_state18,
      I2 => \^ap_cs_fsm_reg[31]_0\(4),
      I3 => i_6_fu_3700,
      I4 => idx220_fu_354(2),
      I5 => ap_CS_fsm_state9,
      O => \ram_reg_0_7_0_0_i_10__0_n_40\
    );
ram_reg_0_7_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA0000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => \q0_reg[11]\(5),
      I2 => \^ap_cs_fsm_reg[31]_0\(4),
      I3 => ap_CS_fsm_state18,
      I4 => \^ceb2\,
      O => p_0_in
    );
\ram_reg_0_7_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEA0000"
    )
        port map (
      I0 => \q0_reg[31]\,
      I1 => \q0_reg[11]\(5),
      I2 => \^ap_cs_fsm_reg[31]_0\(7),
      I3 => ap_CS_fsm_state30,
      I4 => \^cea2\,
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_0_7_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF800000FF80"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => idx226_fu_374(0),
      I2 => ram_reg_0_7_0_0_i_7_n_40,
      I3 => ram_reg_0_7_0_0_i_8_n_40,
      I4 => \q0_reg[11]\(1),
      I5 => \q0_reg[31]_0\(0),
      O => \ap_CS_fsm_reg[23]_0\
    );
\ram_reg_0_7_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF800000FF80"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => idx220_fu_354(0),
      I2 => \ram_reg_0_7_0_0_i_7__0_n_40\,
      I3 => \ram_reg_0_7_0_0_i_8__0_n_40\,
      I4 => \q0_reg[11]\(1),
      I5 => \q0_reg[31]_0\(0),
      O => \ap_CS_fsm_reg[8]_0\
    );
ram_reg_0_7_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00D5000000D5"
    )
        port map (
      I0 => ram_reg_0_7_0_0_i_7_n_40,
      I1 => ap_CS_fsm_state24,
      I2 => idx226_fu_374(1),
      I3 => ram_reg_0_7_0_0_i_9_n_40,
      I4 => \q0_reg[11]\(1),
      I5 => \q0_reg[31]_0\(1),
      O => \ap_CS_fsm_reg[23]_1\
    );
\ram_reg_0_7_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE00000FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \^ap_cs_fsm_reg[31]_0\(4),
      I2 => delay_bpl_addr_reg_3247(1),
      I3 => \ram_reg_0_7_0_0_i_9__0_n_40\,
      I4 => \q0_reg[11]\(1),
      I5 => \q0_reg[31]_0\(1),
      O => \ap_CS_fsm_reg[17]_1\
    );
ram_reg_0_7_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE00000FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state30,
      I1 => \^ap_cs_fsm_reg[31]_0\(7),
      I2 => delay_bph_addr_reg_3411(2),
      I3 => ram_reg_0_7_0_0_i_10_n_40,
      I4 => \q0_reg[11]\(1),
      I5 => \q0_reg[31]_0\(2),
      O => \ap_CS_fsm_reg[29]_0\
    );
\ram_reg_0_7_0_0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA0000FEAA"
    )
        port map (
      I0 => \ram_reg_0_7_0_0_i_10__0_n_40\,
      I1 => ap_CS_fsm_state18,
      I2 => \^ap_cs_fsm_reg[31]_0\(4),
      I3 => delay_bpl_addr_reg_3247(2),
      I4 => \q0_reg[11]\(1),
      I5 => \q0_reg[31]_0\(2),
      O => \ap_CS_fsm_reg[17]_0\
    );
ram_reg_0_7_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(7),
      I1 => ap_CS_fsm_state30,
      I2 => i_10_fu_386(2),
      I3 => i_10_fu_386(1),
      I4 => i_10_fu_386(0),
      I5 => ap_CS_fsm_state29,
      O => ram_reg_0_7_0_0_i_7_n_40
    );
\ram_reg_0_7_0_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011111111"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(4),
      I1 => ap_CS_fsm_state18,
      I2 => i_6_fu_370(2),
      I3 => i_6_fu_370(1),
      I4 => i_6_fu_370(0),
      I5 => ap_CS_fsm_state17,
      O => \ram_reg_0_7_0_0_i_7__0_n_40\
    );
ram_reg_0_7_0_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80008"
    )
        port map (
      I0 => ap_CS_fsm_state29,
      I1 => i_10_fu_386(0),
      I2 => ap_CS_fsm_state30,
      I3 => \^ap_cs_fsm_reg[31]_0\(7),
      I4 => delay_bph_addr_reg_3411(0),
      O => ram_reg_0_7_0_0_i_8_n_40
    );
\ram_reg_0_7_0_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80008"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => i_6_fu_370(0),
      I2 => ap_CS_fsm_state18,
      I3 => \^ap_cs_fsm_reg[31]_0\(4),
      I4 => delay_bpl_addr_reg_3247(0),
      O => \ram_reg_0_7_0_0_i_8__0_n_40\
    );
ram_reg_0_7_0_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555550C"
    )
        port map (
      I0 => delay_bph_addr_reg_3411(1),
      I1 => ap_CS_fsm_state29,
      I2 => i_10_fu_386(1),
      I3 => ap_CS_fsm_state30,
      I4 => \^ap_cs_fsm_reg[31]_0\(7),
      O => ram_reg_0_7_0_0_i_9_n_40
    );
\ram_reg_0_7_0_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F800F8F800000000"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => idx220_fu_354(1),
      I2 => i_6_fu_3700,
      I3 => i_6_fu_370(1),
      I4 => ap_CS_fsm_state17,
      I5 => \tmp_product_i_2__0_n_40\,
      O => \ram_reg_0_7_0_0_i_9__0_n_40\
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAA8AAA8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_CS_fsm_state6,
      I2 => \^ap_cs_fsm_reg[31]_0\(1),
      I3 => \^ap_cs_fsm_reg[31]_0\(0),
      I4 => grp_encode_fu_453_ap_start_reg,
      I5 => \ap_CS_fsm_reg_n_40_[0]\,
      O => tqmf_ce1
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(14),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(14),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(14),
      O => DINADIN(14)
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(12),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(12),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(12),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(12)
    );
\ram_reg_bram_0_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB88B8888"
    )
        port map (
      I0 => ram_reg_bram_0(2),
      I1 => \q0_reg[11]\(2),
      I2 => idx214_fu_346_reg(2),
      I3 => ram_reg_bram_0_i_86_n_40,
      I4 => ap_NS_fsm(6),
      I5 => ram_reg_bram_0_i_82_n_40,
      O => ADDRBWRADDR(2)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(13),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(13),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(13),
      O => DINADIN(13)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(11),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(11),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(11),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(11)
    );
\ram_reg_bram_0_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBB8BB88888"
    )
        port map (
      I0 => ram_reg_bram_0(1),
      I1 => \q0_reg[11]\(2),
      I2 => idx214_fu_346_reg(1),
      I3 => idx214_fu_346_reg(0),
      I4 => ap_NS_fsm(6),
      I5 => ram_reg_bram_0_i_83_n_40,
      O => ADDRBWRADDR(1)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(12),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(12),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(12),
      O => DINADIN(12)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(10),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(10),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(10),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(10)
    );
\ram_reg_bram_0_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BBBBB"
    )
        port map (
      I0 => ram_reg_bram_0(0),
      I1 => \q0_reg[11]\(2),
      I2 => ram_reg_bram_0_i_87_n_40,
      I3 => idx214_fu_346_reg(0),
      I4 => ap_CS_fsm_state6,
      O => ADDRBWRADDR(0)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(11),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(11),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(11),
      O => DINADIN(11)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(9),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(9),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(9),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(9)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(10),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(10),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(10),
      O => DINADIN(10)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(8),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(8),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(8),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(8)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(9),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(9),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(9),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(7),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(7),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(7),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(7)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(8),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(8),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(8),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(6),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(6),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(6),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(6)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(7),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(7),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(5),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(5),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(5),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(5)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(6),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(6),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(4),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(4),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(4),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(4)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(5),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(5),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(3),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(3),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(3),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(3)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_CS_fsm_state23,
      I2 => ap_CS_fsm_state21,
      I3 => ap_CS_fsm_state22,
      I4 => \^ap_cs_fsm_reg[31]_0\(5),
      I5 => ap_CS_fsm_state17,
      O => delay_dltx_ce1
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => \^ap_cs_fsm_reg[31]_0\(8),
      I2 => ap_CS_fsm_state33,
      I3 => ap_CS_fsm_state34,
      I4 => grp_encode_fu_453_ap_ready,
      I5 => ap_CS_fsm_state29,
      O => delay_dhx_ce1
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAA888"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_CS_fsm_state6,
      I2 => \ap_CS_fsm_reg_n_40_[0]\,
      I3 => grp_encode_fu_453_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[31]_0\(0),
      I5 => \q0_reg[11]\(2),
      O => tqmf_ce0
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(4),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(4),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(2),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(2),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(2),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(2)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(3),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(3),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(1),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(1),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(1),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(1)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(2),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(2),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(0),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(0),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(0),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(0)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(1),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(1),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(1),
      O => DINADIN(1)
    );
\ram_reg_bram_0_i_23__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(13),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(13),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(13)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(0),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(0),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_24__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(12),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(12),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(12)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(15),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(15),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(15)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(11),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(11),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(11)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(14),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(14),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(14)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(10),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(10),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(10)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(13),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(13),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(13)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(9),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(9),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(9)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(12),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(12),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(12)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(8),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(8),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(8)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(11),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(11),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(11)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(7),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(7),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(7)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA8AAAAA"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_NS_fsm(29),
      I2 => ram_reg_bram_0_i_39_n_40,
      I3 => ram_reg_bram_0_i_40_n_40,
      I4 => \ram_reg_bram_0_i_41__1_n_40\,
      I5 => \q0_reg[11]\(0),
      O => delay_dhx_ce0
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAA8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_NS_fsm(17),
      I2 => \ram_reg_bram_0_i_43__2_n_40\,
      I3 => \ram_reg_bram_0_i_44__0_n_40\,
      I4 => \ap_CS_fsm[19]_i_1__0_n_40\,
      I5 => \q0_reg[11]\(0),
      O => delay_dltx_ce0
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9959FFFF99590000"
    )
        port map (
      I0 => trunc_ln269_reg_3029(4),
      I1 => trunc_ln269_reg_3029(3),
      I2 => ram_reg_bram_0_i_79_n_40,
      I3 => trunc_ln269_reg_3029(2),
      I4 => \^ap_cs_fsm_reg[31]_0\(1),
      I5 => ram_reg_bram_0_i_80_n_40,
      O => ADDRARDADDR(4)
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(10),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(10),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(10)
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(6),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(6),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(6)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(9),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(9),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(9)
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(5),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(5),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(5)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(8),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(8),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(8)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(4),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(4),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(4)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(7),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(7),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(7)
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(3),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(3),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(3)
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(6),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(6),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(6)
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(2),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(2),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(2)
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(5),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(5),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(5)
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(1),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(1),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(1)
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(4),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(4),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(4)
    );
\ram_reg_bram_0_i_36__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_828(0),
      I1 => ap_CS_fsm_state34,
      I2 => delay_dhx_load_3_reg_3428(0),
      I3 => \q0_reg[11]\(0),
      O => \reg_828_reg[13]_0\(0)
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(3),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(3),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(3)
    );
\ram_reg_bram_0_i_37__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => ap_CS_fsm_state34,
      I3 => ap_CS_fsm_state33,
      I4 => \^ap_cs_fsm_reg[31]_0\(8),
      O => \ap_CS_fsm_reg[7]_4\(0)
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state34,
      I1 => ap_CS_fsm_state33,
      I2 => \q0_reg[11]\(5),
      I3 => ram_reg_bram_0_2,
      O => \ap_CS_fsm_reg[33]_0\(0)
    );
\ram_reg_bram_0_i_38__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(2),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(2),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(2)
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state34,
      I1 => ap_CS_fsm_state33,
      O => ram_reg_bram_0_i_39_n_40
    );
\ram_reg_bram_0_i_39__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(1),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(1),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(1)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(8),
      I1 => ap_CS_fsm_state33,
      I2 => ap_CS_fsm_state34,
      I3 => grp_encode_fu_453_ap_ready,
      O => \ap_CS_fsm_reg[31]_1\(2)
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state22,
      I3 => \^ap_cs_fsm_reg[31]_0\(5),
      O => \ap_CS_fsm_reg[22]_0\(2)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => trunc_ln269_reg_3029(3),
      I1 => trunc_ln269_reg_3029(2),
      I2 => trunc_ln269_reg_3029(0),
      I3 => trunc_ln269_reg_3029(1),
      I4 => \^ap_cs_fsm_reg[31]_0\(1),
      I5 => ram_reg_bram_0_i_81_n_40,
      O => ADDRARDADDR(3)
    );
ram_reg_bram_0_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => ap_CS_fsm_state22,
      O => ram_reg_bram_0_i_40_n_40
    );
\ram_reg_bram_0_i_40__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => reg_817(0),
      I1 => ap_CS_fsm_state22,
      I2 => delay_dltx_load_3_reg_3285(0),
      I3 => \q0_reg[11]\(0),
      O => DINBDIN(0)
    );
\ram_reg_bram_0_i_41__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(8),
      I1 => \ap_CS_fsm[31]_i_1_n_40\,
      O => \ram_reg_bram_0_i_41__1_n_40\
    );
\ram_reg_bram_0_i_41__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => \^ap_cs_fsm_reg[31]_0\(5),
      I2 => ap_CS_fsm_state22,
      I3 => ap_CS_fsm_state21,
      I4 => ap_CS_fsm_state23,
      O => \ap_CS_fsm_reg[7]_3\(0)
    );
\ram_reg_bram_0_i_42__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => ap_CS_fsm_state21,
      I1 => ap_CS_fsm_state22,
      I2 => \q0_reg[11]\(5),
      I3 => ram_reg_bram_0_2,
      O => \ap_CS_fsm_reg[20]_0\(0)
    );
\ram_reg_bram_0_i_42__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => idx226_fu_374(2),
      I1 => ap_CS_fsm_state24,
      I2 => ap_NS_fsm(29),
      I3 => i_10_fu_386(2),
      I4 => \ap_CS_fsm[31]_i_1_n_40\,
      I5 => \^ap_cs_fsm_reg[31]_0\(8),
      O => \ram_reg_bram_0_i_42__3_n_40\
    );
ram_reg_bram_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00070007"
    )
        port map (
      I0 => ap_CS_fsm_state24,
      I1 => idx226_fu_374(1),
      I2 => \^ap_cs_fsm_reg[31]_0\(8),
      I3 => \ap_CS_fsm[31]_i_1_n_40\,
      I4 => i_10_fu_386(1),
      I5 => ap_NS_fsm(29),
      O => ram_reg_bram_0_i_43_n_40
    );
\ram_reg_bram_0_i_43__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(5),
      I1 => ap_CS_fsm_state22,
      I2 => ap_CS_fsm_state21,
      O => \ram_reg_bram_0_i_43__2_n_40\
    );
ram_reg_bram_0_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202A2A2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_41__1_n_40\,
      I1 => i_10_fu_386(0),
      I2 => ap_NS_fsm(29),
      I3 => ap_CS_fsm_state24,
      I4 => idx226_fu_374(0),
      I5 => ap_CS_fsm_state33,
      O => ram_reg_bram_0_i_44_n_40
    );
\ram_reg_bram_0_i_44__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => ap_CS_fsm_state9,
      O => \ram_reg_bram_0_i_44__0_n_40\
    );
\ram_reg_bram_0_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000F808"
    )
        port map (
      I0 => idx220_fu_354(2),
      I1 => ap_CS_fsm_state9,
      I2 => ap_NS_fsm(17),
      I3 => i_6_fu_370(2),
      I4 => \ap_CS_fsm[19]_i_1__0_n_40\,
      I5 => \^ap_cs_fsm_reg[31]_0\(5),
      O => \ram_reg_bram_0_i_45__1_n_40\
    );
ram_reg_bram_0_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00070007"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => idx220_fu_354(1),
      I2 => \^ap_cs_fsm_reg[31]_0\(5),
      I3 => \ap_CS_fsm[19]_i_1__0_n_40\,
      I4 => i_6_fu_370(1),
      I5 => ap_NS_fsm(17),
      O => ram_reg_bram_0_i_46_n_40
    );
ram_reg_bram_0_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202A2A2A"
    )
        port map (
      I0 => \ram_reg_bram_0_i_48__1_n_40\,
      I1 => i_6_fu_370(0),
      I2 => ap_NS_fsm(17),
      I3 => ap_CS_fsm_state9,
      I4 => idx220_fu_354(0),
      I5 => ap_CS_fsm_state21,
      O => ram_reg_bram_0_i_47_n_40
    );
\ram_reg_bram_0_i_48__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(5),
      I1 => \ap_CS_fsm[19]_i_1__0_n_40\,
      O => \ram_reg_bram_0_i_48__1_n_40\
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_encode_fu_453_ap_ready,
      I1 => ap_CS_fsm_state34,
      O => \ap_CS_fsm_reg[31]_1\(1)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => ap_CS_fsm_state23,
      O => \ap_CS_fsm_reg[22]_0\(1)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9FFA900"
    )
        port map (
      I0 => trunc_ln269_reg_3029(2),
      I1 => trunc_ln269_reg_3029(1),
      I2 => trunc_ln269_reg_3029(0),
      I3 => \^ap_cs_fsm_reg[31]_0\(1),
      I4 => ram_reg_bram_0_i_82_n_40,
      O => ADDRARDADDR(2)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => grp_encode_fu_453_ap_ready,
      I1 => \^ap_cs_fsm_reg[31]_0\(8),
      I2 => ap_CS_fsm_state33,
      I3 => ap_CS_fsm_state34,
      O => \ap_CS_fsm_reg[31]_1\(0)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \^ap_cs_fsm_reg[31]_0\(5),
      I2 => ap_CS_fsm_state21,
      I3 => ap_CS_fsm_state22,
      O => \ap_CS_fsm_reg[22]_0\(0)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => trunc_ln269_reg_3029(1),
      I1 => trunc_ln269_reg_3029(0),
      I2 => \^ap_cs_fsm_reg[31]_0\(1),
      I3 => ram_reg_bram_0_i_83_n_40,
      O => ADDRARDADDR(1)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => \ram_reg_bram_0_i_42__3_n_40\,
      I1 => ap_CS_fsm_state33,
      I2 => ap_CS_fsm_state34,
      I3 => \q0_reg[11]\(0),
      I4 => ram_reg_bram_0_1(2),
      O => \ap_CS_fsm_reg[32]_0\(2)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => \ram_reg_bram_0_i_45__1_n_40\,
      I1 => ap_CS_fsm_state22,
      I2 => ap_CS_fsm_state21,
      I3 => \q0_reg[11]\(0),
      I4 => ram_reg_bram_0_1(2),
      O => \ap_CS_fsm_reg[21]_0\(2)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => trunc_ln269_reg_3029(0),
      I2 => \^ap_cs_fsm_reg[31]_0\(1),
      O => ADDRARDADDR(0)
    );
ram_reg_bram_0_i_77: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => \i_4_fu_362[2]_i_1_n_40\,
      I2 => \^ap_cs_fsm_reg[31]_0\(1),
      O => WEA(0)
    );
ram_reg_bram_0_i_78: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ram_reg_bram_0_0(0),
      I1 => \q0_reg[11]\(5),
      I2 => \i_4_fu_362[2]_i_1_n_40\,
      O => WEBWE(0)
    );
ram_reg_bram_0_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln269_reg_3029(0),
      I1 => trunc_ln269_reg_3029(1),
      O => ram_reg_bram_0_i_79_n_40
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => ap_CS_fsm_state33,
      I1 => ap_CS_fsm_state34,
      I2 => ram_reg_bram_0_i_43_n_40,
      I3 => \q0_reg[11]\(0),
      I4 => ram_reg_bram_0_1(1),
      O => \ap_CS_fsm_reg[32]_0\(1)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010001"
    )
        port map (
      I0 => ap_CS_fsm_state22,
      I1 => ap_CS_fsm_state21,
      I2 => ram_reg_bram_0_i_46_n_40,
      I3 => \q0_reg[11]\(0),
      I4 => ram_reg_bram_0_1(1),
      O => \ap_CS_fsm_reg[21]_0\(1)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => ram_reg_bram_0(4),
      I1 => \q0_reg[11]\(2),
      I2 => ram_reg_bram_0_i_84_n_40,
      I3 => ram_reg_bram_0_i_80_n_40,
      O => ADDRBWRADDR(4)
    );
ram_reg_bram_0_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^idx_fu_330_reg[4]_0\(1),
      I1 => ram_reg_bram_0_i_88_n_40,
      I2 => \^ap_cs_fsm_reg[31]_0\(0),
      I3 => ap_CS_fsm_state6,
      O => ram_reg_bram_0_i_80_n_40
    );
ram_reg_bram_0_i_81: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14440000"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => idx_fu_330_reg(3),
      I2 => \^idx_fu_330_reg[2]_0\(1),
      I3 => \^idx_fu_330_reg[2]_0\(0),
      I4 => ap_NS_fsm(3),
      O => ram_reg_bram_0_i_81_n_40
    );
ram_reg_bram_0_i_82: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444440"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[31]_0\(0),
      I2 => ram_reg_bram_0_i_88_n_40,
      I3 => \^idx_fu_330_reg[2]_0\(1),
      I4 => \^idx_fu_330_reg[2]_0\(0),
      O => ram_reg_bram_0_i_82_n_40
    );
ram_reg_bram_0_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => \^ap_cs_fsm_reg[31]_0\(0),
      I2 => \^idx_fu_330_reg[2]_0\(0),
      I3 => ram_reg_bram_0_i_88_n_40,
      O => ram_reg_bram_0_i_83_n_40
    );
ram_reg_bram_0_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888800022222AAA"
    )
        port map (
      I0 => ap_NS_fsm(6),
      I1 => idx214_fu_346_reg(3),
      I2 => idx214_fu_346_reg(1),
      I3 => idx214_fu_346_reg(0),
      I4 => idx214_fu_346_reg(2),
      I5 => idx214_fu_346_reg(4),
      O => ram_reg_bram_0_i_84_n_40
    );
ram_reg_bram_0_i_85: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => idx214_fu_346_reg(2),
      I1 => idx214_fu_346_reg(0),
      I2 => idx214_fu_346_reg(1),
      O => ram_reg_bram_0_i_85_n_40
    );
ram_reg_bram_0_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => idx214_fu_346_reg(1),
      I1 => idx214_fu_346_reg(0),
      O => ram_reg_bram_0_i_86_n_40
    );
ram_reg_bram_0_i_87: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => i_1_fu_350_reg(0),
      I1 => i_1_fu_350_reg(1),
      I2 => i_1_fu_350_reg(2),
      I3 => i_1_fu_350_reg(3),
      I4 => i_1_fu_350_reg(4),
      O => ram_reg_bram_0_i_87_n_40
    );
ram_reg_bram_0_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => i_fu_334_reg(0),
      I1 => i_fu_334_reg(1),
      I2 => i_fu_334_reg(3),
      I3 => i_fu_334_reg(2),
      O => ram_reg_bram_0_i_88_n_40
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000D0000000D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(8),
      I1 => ap_CS_fsm_state33,
      I2 => ap_CS_fsm_state34,
      I3 => ram_reg_bram_0_i_44_n_40,
      I4 => \q0_reg[11]\(0),
      I5 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[32]_0\(0)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000D0000000D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[31]_0\(5),
      I1 => ap_CS_fsm_state21,
      I2 => ap_CS_fsm_state22,
      I3 => ram_reg_bram_0_i_47_n_40,
      I4 => \q0_reg[11]\(0),
      I5 => ram_reg_bram_0_1(0),
      O => \ap_CS_fsm_reg[21]_0\(0)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dltx_load_5_reg_3290(15),
      I1 => ap_CS_fsm_state23,
      I2 => trunc_ln7_reg_3193(15),
      I3 => ap_CS_fsm_state21,
      I4 => reg_817(15),
      O => DINADIN(15)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => delay_dhx_load_5_reg_3433(13),
      I1 => grp_encode_fu_453_ap_ready,
      I2 => trunc_ln10_reg_3346(13),
      I3 => ap_CS_fsm_state33,
      I4 => reg_828(13),
      O => \delay_dhx_load_5_reg_3433_reg[13]_0\(13)
    );
\ram_reg_bram_0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBB88B8888"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => \q0_reg[11]\(2),
      I2 => idx214_fu_346_reg(3),
      I3 => ram_reg_bram_0_i_85_n_40,
      I4 => ap_NS_fsm(6),
      I5 => ram_reg_bram_0_i_81_n_40,
      O => ADDRBWRADDR(3)
    );
\reg_817[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state21,
      I1 => \^ap_cs_fsm_reg[31]_0\(5),
      I2 => ap_CS_fsm_state8,
      O => \reg_817[15]_i_1_n_40\
    );
\reg_817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(0),
      Q => reg_817(0),
      R => '0'
    );
\reg_817_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(10),
      Q => reg_817(10),
      R => '0'
    );
\reg_817_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(11),
      Q => reg_817(11),
      R => '0'
    );
\reg_817_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(12),
      Q => reg_817(12),
      R => '0'
    );
\reg_817_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(13),
      Q => reg_817(13),
      R => '0'
    );
\reg_817_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(14),
      Q => reg_817(14),
      R => '0'
    );
\reg_817_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(15),
      Q => reg_817(15),
      R => '0'
    );
\reg_817_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(1),
      Q => reg_817(1),
      R => '0'
    );
\reg_817_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(2),
      Q => reg_817(2),
      R => '0'
    );
\reg_817_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(3),
      Q => reg_817(3),
      R => '0'
    );
\reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(4),
      Q => reg_817(4),
      R => '0'
    );
\reg_817_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(5),
      Q => reg_817(5),
      R => '0'
    );
\reg_817_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(6),
      Q => reg_817(6),
      R => '0'
    );
\reg_817_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(7),
      Q => reg_817(7),
      R => '0'
    );
\reg_817_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(8),
      Q => reg_817(8),
      R => '0'
    );
\reg_817_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_817[15]_i_1_n_40\,
      D => \reg_817_reg[15]_0\(9),
      Q => reg_817(9),
      R => '0'
    );
\reg_824[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state24,
      O => reg_8240
    );
\reg_824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(15),
      Q => reg_824(0),
      R => '0'
    );
\reg_824_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(25),
      Q => reg_824(10),
      R => '0'
    );
\reg_824_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(26),
      Q => reg_824(11),
      R => '0'
    );
\reg_824_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(27),
      Q => reg_824(12),
      R => '0'
    );
\reg_824_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(28),
      Q => reg_824(13),
      R => '0'
    );
\reg_824_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(29),
      Q => reg_824(14),
      R => '0'
    );
\reg_824_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(30),
      Q => reg_824(15),
      R => '0'
    );
\reg_824_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(31),
      Q => reg_824(16),
      R => '0'
    );
\reg_824_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(32),
      Q => reg_824(17),
      R => '0'
    );
\reg_824_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(33),
      Q => reg_824(18),
      R => '0'
    );
\reg_824_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(34),
      Q => reg_824(19),
      R => '0'
    );
\reg_824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(16),
      Q => reg_824(1),
      R => '0'
    );
\reg_824_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(35),
      Q => reg_824(20),
      R => '0'
    );
\reg_824_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(36),
      Q => reg_824(21),
      R => '0'
    );
\reg_824_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(37),
      Q => reg_824(22),
      R => '0'
    );
\reg_824_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(38),
      Q => reg_824(23),
      R => '0'
    );
\reg_824_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(39),
      Q => reg_824(24),
      R => '0'
    );
\reg_824_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(40),
      Q => reg_824(25),
      R => '0'
    );
\reg_824_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(41),
      Q => reg_824(26),
      R => '0'
    );
\reg_824_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(42),
      Q => reg_824(27),
      R => '0'
    );
\reg_824_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(43),
      Q => reg_824(28),
      R => '0'
    );
\reg_824_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(44),
      Q => reg_824(29),
      R => '0'
    );
\reg_824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(17),
      Q => reg_824(2),
      R => '0'
    );
\reg_824_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(45),
      Q => reg_824(30),
      R => '0'
    );
\reg_824_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(46),
      Q => reg_824(31),
      R => '0'
    );
\reg_824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(18),
      Q => reg_824(3),
      R => '0'
    );
\reg_824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(19),
      Q => reg_824(4),
      R => '0'
    );
\reg_824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(20),
      Q => reg_824(5),
      R => '0'
    );
\reg_824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(21),
      Q => reg_824(6),
      R => '0'
    );
\reg_824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(22),
      Q => reg_824(7),
      R => '0'
    );
\reg_824_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(23),
      Q => reg_824(8),
      R => '0'
    );
\reg_824_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_8240,
      D => grp_fu_741_p2(24),
      Q => reg_824(9),
      R => '0'
    );
\reg_828[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_state23,
      I1 => \^ap_cs_fsm_reg[31]_0\(8),
      I2 => ap_CS_fsm_state33,
      O => \reg_828[13]_i_1_n_40\
    );
\reg_828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(0),
      Q => reg_828(0),
      R => '0'
    );
\reg_828_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(10),
      Q => reg_828(10),
      R => '0'
    );
\reg_828_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(11),
      Q => reg_828(11),
      R => '0'
    );
\reg_828_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(12),
      Q => reg_828(12),
      R => '0'
    );
\reg_828_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(13),
      Q => reg_828(13),
      R => '0'
    );
\reg_828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(1),
      Q => reg_828(1),
      R => '0'
    );
\reg_828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(2),
      Q => reg_828(2),
      R => '0'
    );
\reg_828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(3),
      Q => reg_828(3),
      R => '0'
    );
\reg_828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(4),
      Q => reg_828(4),
      R => '0'
    );
\reg_828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(5),
      Q => reg_828(5),
      R => '0'
    );
\reg_828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(6),
      Q => reg_828(6),
      R => '0'
    );
\reg_828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(7),
      Q => reg_828(7),
      R => '0'
    );
\reg_828_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(8),
      Q => reg_828(8),
      R => '0'
    );
\reg_828_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \reg_828[13]_i_1_n_40\,
      D => \reg_828_reg[13]_1\(9),
      Q => reg_828(9),
      R => '0'
    );
\rh1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(8),
      I1 => sext_ln620_reg_3375(8),
      O => \rh1[15]_i_10_n_40\
    );
\rh1[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln620_reg_3375(13),
      O => \rh1[15]_i_2_n_40\
    );
\rh1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(14),
      I1 => trunc_ln304_reg_3331(15),
      O => \rh1[15]_i_3_n_40\
    );
\rh1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln620_reg_3375(13),
      I1 => trunc_ln304_reg_3331(14),
      O => \rh1[15]_i_4_n_40\
    );
\rh1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln620_reg_3375(13),
      I1 => trunc_ln304_reg_3331(13),
      O => \rh1[15]_i_5_n_40\
    );
\rh1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(12),
      I1 => sext_ln620_reg_3375(12),
      O => \rh1[15]_i_6_n_40\
    );
\rh1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(11),
      I1 => sext_ln620_reg_3375(11),
      O => \rh1[15]_i_7_n_40\
    );
\rh1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(10),
      I1 => sext_ln620_reg_3375(10),
      O => \rh1[15]_i_8_n_40\
    );
\rh1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(9),
      I1 => sext_ln620_reg_3375(9),
      O => \rh1[15]_i_9_n_40\
    );
\rh1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(22),
      I1 => trunc_ln304_reg_3331(23),
      O => \rh1[23]_i_2_n_40\
    );
\rh1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(21),
      I1 => trunc_ln304_reg_3331(22),
      O => \rh1[23]_i_3_n_40\
    );
\rh1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(20),
      I1 => trunc_ln304_reg_3331(21),
      O => \rh1[23]_i_4_n_40\
    );
\rh1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(19),
      I1 => trunc_ln304_reg_3331(20),
      O => \rh1[23]_i_5_n_40\
    );
\rh1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(18),
      I1 => trunc_ln304_reg_3331(19),
      O => \rh1[23]_i_6_n_40\
    );
\rh1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(17),
      I1 => trunc_ln304_reg_3331(18),
      O => \rh1[23]_i_7_n_40\
    );
\rh1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(16),
      I1 => trunc_ln304_reg_3331(17),
      O => \rh1[23]_i_8_n_40\
    );
\rh1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(15),
      I1 => trunc_ln304_reg_3331(16),
      O => \rh1[23]_i_9_n_40\
    );
\rh1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[31]_i_1_n_40\,
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[7]_1\(0)
    );
\rh1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(29),
      I1 => trunc_ln304_reg_3331(30),
      O => \rh1[30]_i_3_n_40\
    );
\rh1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(28),
      I1 => trunc_ln304_reg_3331(29),
      O => \rh1[30]_i_4_n_40\
    );
\rh1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(27),
      I1 => trunc_ln304_reg_3331(28),
      O => \rh1[30]_i_5_n_40\
    );
\rh1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(26),
      I1 => trunc_ln304_reg_3331(27),
      O => \rh1[30]_i_6_n_40\
    );
\rh1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(25),
      I1 => trunc_ln304_reg_3331(26),
      O => \rh1[30]_i_7_n_40\
    );
\rh1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(24),
      I1 => trunc_ln304_reg_3331(25),
      O => \rh1[30]_i_8_n_40\
    );
\rh1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln304_reg_3331(23),
      I1 => trunc_ln304_reg_3331(24),
      O => \rh1[30]_i_9_n_40\
    );
\rh1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(7),
      I1 => sext_ln620_reg_3375(7),
      O => \rh1[7]_i_2_n_40\
    );
\rh1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(6),
      I1 => sext_ln620_reg_3375(6),
      O => \rh1[7]_i_3_n_40\
    );
\rh1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(5),
      I1 => sext_ln620_reg_3375(5),
      O => \rh1[7]_i_4_n_40\
    );
\rh1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(4),
      I1 => sext_ln620_reg_3375(4),
      O => \rh1[7]_i_5_n_40\
    );
\rh1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(3),
      I1 => sext_ln620_reg_3375(3),
      O => \rh1[7]_i_6_n_40\
    );
\rh1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(2),
      I1 => sext_ln620_reg_3375(2),
      O => \rh1[7]_i_7_n_40\
    );
\rh1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(1),
      I1 => sext_ln620_reg_3375(1),
      O => \rh1[7]_i_8_n_40\
    );
\rh1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln304_reg_3331(0),
      I1 => sext_ln620_reg_3375(0),
      O => \rh1[7]_i_9_n_40\
    );
\rh1_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \rh1_reg[15]_i_1_n_40\,
      CO(6) => \rh1_reg[15]_i_1_n_41\,
      CO(5) => \rh1_reg[15]_i_1_n_42\,
      CO(4) => \rh1_reg[15]_i_1_n_43\,
      CO(3) => \rh1_reg[15]_i_1_n_44\,
      CO(2) => \rh1_reg[15]_i_1_n_45\,
      CO(1) => \rh1_reg[15]_i_1_n_46\,
      CO(0) => \rh1_reg[15]_i_1_n_47\,
      DI(7) => trunc_ln304_reg_3331(14),
      DI(6) => \rh1[15]_i_2_n_40\,
      DI(5) => sext_ln620_reg_3375(13),
      DI(4 downto 0) => trunc_ln304_reg_3331(12 downto 8),
      O(7 downto 0) => \trunc_ln304_reg_3331_reg[28]_0\(15 downto 8),
      S(7) => \rh1[15]_i_3_n_40\,
      S(6) => \rh1[15]_i_4_n_40\,
      S(5) => \rh1[15]_i_5_n_40\,
      S(4) => \rh1[15]_i_6_n_40\,
      S(3) => \rh1[15]_i_7_n_40\,
      S(2) => \rh1[15]_i_8_n_40\,
      S(1) => \rh1[15]_i_9_n_40\,
      S(0) => \rh1[15]_i_10_n_40\
    );
\rh1_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \rh1_reg[23]_i_1_n_40\,
      CO(6) => \rh1_reg[23]_i_1_n_41\,
      CO(5) => \rh1_reg[23]_i_1_n_42\,
      CO(4) => \rh1_reg[23]_i_1_n_43\,
      CO(3) => \rh1_reg[23]_i_1_n_44\,
      CO(2) => \rh1_reg[23]_i_1_n_45\,
      CO(1) => \rh1_reg[23]_i_1_n_46\,
      CO(0) => \rh1_reg[23]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln304_reg_3331(22 downto 15),
      O(7 downto 0) => \trunc_ln304_reg_3331_reg[28]_0\(23 downto 16),
      S(7) => \rh1[23]_i_2_n_40\,
      S(6) => \rh1[23]_i_3_n_40\,
      S(5) => \rh1[23]_i_4_n_40\,
      S(4) => \rh1[23]_i_5_n_40\,
      S(3) => \rh1[23]_i_6_n_40\,
      S(2) => \rh1[23]_i_7_n_40\,
      S(1) => \rh1[23]_i_8_n_40\,
      S(0) => \rh1[23]_i_9_n_40\
    );
\rh1_reg[30]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rh1_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rh1_reg[30]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rh1_reg[30]_i_2_n_42\,
      CO(4) => \rh1_reg[30]_i_2_n_43\,
      CO(3) => \rh1_reg[30]_i_2_n_44\,
      CO(2) => \rh1_reg[30]_i_2_n_45\,
      CO(1) => \rh1_reg[30]_i_2_n_46\,
      CO(0) => \rh1_reg[30]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => trunc_ln304_reg_3331(28 downto 23),
      O(7) => \NLW_rh1_reg[30]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \trunc_ln304_reg_3331_reg[28]_0\(30 downto 24),
      S(7) => '0',
      S(6) => \rh1[30]_i_3_n_40\,
      S(5) => \rh1[30]_i_4_n_40\,
      S(4) => \rh1[30]_i_5_n_40\,
      S(3) => \rh1[30]_i_6_n_40\,
      S(2) => \rh1[30]_i_7_n_40\,
      S(1) => \rh1[30]_i_8_n_40\,
      S(0) => \rh1[30]_i_9_n_40\
    );
\rh1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rh1_reg[7]_i_1_n_40\,
      CO(6) => \rh1_reg[7]_i_1_n_41\,
      CO(5) => \rh1_reg[7]_i_1_n_42\,
      CO(4) => \rh1_reg[7]_i_1_n_43\,
      CO(3) => \rh1_reg[7]_i_1_n_44\,
      CO(2) => \rh1_reg[7]_i_1_n_45\,
      CO(1) => \rh1_reg[7]_i_1_n_46\,
      CO(0) => \rh1_reg[7]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln304_reg_3331(7 downto 0),
      O(7 downto 0) => \trunc_ln304_reg_3331_reg[28]_0\(7 downto 0),
      S(7) => \rh1[7]_i_2_n_40\,
      S(6) => \rh1[7]_i_3_n_40\,
      S(5) => \rh1[7]_i_4_n_40\,
      S(4) => \rh1[7]_i_5_n_40\,
      S(3) => \rh1[7]_i_6_n_40\,
      S(2) => \rh1[7]_i_7_n_40\,
      S(1) => \rh1[7]_i_8_n_40\,
      S(0) => \rh1[7]_i_9_n_40\
    );
\ril_2_reg_3177[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(1),
      I1 => tmp_2_reg_3119,
      I2 => quant26bt_pos_q0(1),
      O => ril_2_fu_1438_p3(1)
    );
\ril_2_reg_3177[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(2),
      I1 => tmp_2_reg_3119,
      I2 => quant26bt_pos_q0(2),
      O => grp_encode_fu_453_wl_code_table_address0(0)
    );
\ril_2_reg_3177[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(3),
      I1 => tmp_2_reg_3119,
      I2 => quant26bt_pos_q0(3),
      O => grp_encode_fu_453_wl_code_table_address0(1)
    );
\ril_2_reg_3177[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(4),
      I1 => tmp_2_reg_3119,
      I2 => quant26bt_pos_q0(4),
      O => grp_encode_fu_453_wl_code_table_address0(2)
    );
\ril_2_reg_3177[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => quant26bt_neg_q0(5),
      I1 => tmp_2_reg_3119,
      I2 => quant26bt_pos_q0(5),
      O => grp_encode_fu_453_wl_code_table_address0(3)
    );
\ril_2_reg_3177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(2),
      D => quant26bt_pos_q0(0),
      Q => encoded_d0(0),
      R => '0'
    );
\ril_2_reg_3177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(2),
      D => ril_2_fu_1438_p3(1),
      Q => encoded_d0(1),
      R => '0'
    );
\ril_2_reg_3177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(2),
      D => grp_encode_fu_453_wl_code_table_address0(0),
      Q => encoded_d0(2),
      R => '0'
    );
\ril_2_reg_3177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(2),
      D => grp_encode_fu_453_wl_code_table_address0(1),
      Q => encoded_d0(3),
      R => '0'
    );
\ril_2_reg_3177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(2),
      D => grp_encode_fu_453_wl_code_table_address0(2),
      Q => encoded_d0(4),
      R => '0'
    );
\ril_2_reg_3177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(2),
      D => grp_encode_fu_453_wl_code_table_address0(3),
      Q => encoded_d0(5),
      R => '0'
    );
\rlt1[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(8),
      I1 => trunc_ln285_reg_3114(8),
      O => \rlt1[15]_i_10_n_40\
    );
\rlt1[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln285_reg_3114(15),
      O => \rlt1[15]_i_2_n_40\
    );
\rlt1[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln285_reg_3114(15),
      I1 => sext_ln511_reg_3216(15),
      O => \rlt1[15]_i_3_n_40\
    );
\rlt1[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(14),
      I1 => trunc_ln285_reg_3114(14),
      O => \rlt1[15]_i_4_n_40\
    );
\rlt1[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(13),
      I1 => trunc_ln285_reg_3114(13),
      O => \rlt1[15]_i_5_n_40\
    );
\rlt1[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(12),
      I1 => trunc_ln285_reg_3114(12),
      O => \rlt1[15]_i_6_n_40\
    );
\rlt1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(11),
      I1 => trunc_ln285_reg_3114(11),
      O => \rlt1[15]_i_7_n_40\
    );
\rlt1[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(10),
      I1 => trunc_ln285_reg_3114(10),
      O => \rlt1[15]_i_8_n_40\
    );
\rlt1[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(9),
      I1 => trunc_ln285_reg_3114(9),
      O => \rlt1[15]_i_9_n_40\
    );
\rlt1[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(22),
      I1 => trunc_ln285_reg_3114(23),
      O => \rlt1[23]_i_2_n_40\
    );
\rlt1[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(21),
      I1 => trunc_ln285_reg_3114(22),
      O => \rlt1[23]_i_3_n_40\
    );
\rlt1[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(20),
      I1 => trunc_ln285_reg_3114(21),
      O => \rlt1[23]_i_4_n_40\
    );
\rlt1[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(19),
      I1 => trunc_ln285_reg_3114(20),
      O => \rlt1[23]_i_5_n_40\
    );
\rlt1[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(18),
      I1 => trunc_ln285_reg_3114(19),
      O => \rlt1[23]_i_6_n_40\
    );
\rlt1[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(17),
      I1 => trunc_ln285_reg_3114(18),
      O => \rlt1[23]_i_7_n_40\
    );
\rlt1[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(16),
      I1 => trunc_ln285_reg_3114(17),
      O => \rlt1[23]_i_8_n_40\
    );
\rlt1[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(15),
      I1 => trunc_ln285_reg_3114(16),
      O => \rlt1[23]_i_9_n_40\
    );
\rlt1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[19]_i_1__0_n_40\,
      I1 => \q0_reg[11]\(5),
      O => \ap_CS_fsm_reg[7]_2\(0)
    );
\rlt1[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(29),
      I1 => trunc_ln285_reg_3114(30),
      O => \rlt1[30]_i_3_n_40\
    );
\rlt1[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(28),
      I1 => trunc_ln285_reg_3114(29),
      O => \rlt1[30]_i_4_n_40\
    );
\rlt1[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(27),
      I1 => trunc_ln285_reg_3114(28),
      O => \rlt1[30]_i_5_n_40\
    );
\rlt1[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(26),
      I1 => trunc_ln285_reg_3114(27),
      O => \rlt1[30]_i_6_n_40\
    );
\rlt1[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(25),
      I1 => trunc_ln285_reg_3114(26),
      O => \rlt1[30]_i_7_n_40\
    );
\rlt1[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(24),
      I1 => trunc_ln285_reg_3114(25),
      O => \rlt1[30]_i_8_n_40\
    );
\rlt1[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln285_reg_3114(23),
      I1 => trunc_ln285_reg_3114(24),
      O => \rlt1[30]_i_9_n_40\
    );
\rlt1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(7),
      I1 => trunc_ln285_reg_3114(7),
      O => \rlt1[7]_i_2_n_40\
    );
\rlt1[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(6),
      I1 => trunc_ln285_reg_3114(6),
      O => \rlt1[7]_i_3_n_40\
    );
\rlt1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(5),
      I1 => trunc_ln285_reg_3114(5),
      O => \rlt1[7]_i_4_n_40\
    );
\rlt1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(4),
      I1 => trunc_ln285_reg_3114(4),
      O => \rlt1[7]_i_5_n_40\
    );
\rlt1[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(3),
      I1 => trunc_ln285_reg_3114(3),
      O => \rlt1[7]_i_6_n_40\
    );
\rlt1[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(2),
      I1 => trunc_ln285_reg_3114(2),
      O => \rlt1[7]_i_7_n_40\
    );
\rlt1[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(1),
      I1 => trunc_ln285_reg_3114(1),
      O => \rlt1[7]_i_8_n_40\
    );
\rlt1[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln511_reg_3216(0),
      I1 => trunc_ln285_reg_3114(0),
      O => \rlt1[7]_i_9_n_40\
    );
\rlt1_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \rlt1_reg[15]_i_1_n_40\,
      CO(6) => \rlt1_reg[15]_i_1_n_41\,
      CO(5) => \rlt1_reg[15]_i_1_n_42\,
      CO(4) => \rlt1_reg[15]_i_1_n_43\,
      CO(3) => \rlt1_reg[15]_i_1_n_44\,
      CO(2) => \rlt1_reg[15]_i_1_n_45\,
      CO(1) => \rlt1_reg[15]_i_1_n_46\,
      CO(0) => \rlt1_reg[15]_i_1_n_47\,
      DI(7) => \rlt1[15]_i_2_n_40\,
      DI(6 downto 0) => sext_ln511_reg_3216(14 downto 8),
      O(7 downto 0) => \trunc_ln285_reg_3114_reg[28]_0\(15 downto 8),
      S(7) => \rlt1[15]_i_3_n_40\,
      S(6) => \rlt1[15]_i_4_n_40\,
      S(5) => \rlt1[15]_i_5_n_40\,
      S(4) => \rlt1[15]_i_6_n_40\,
      S(3) => \rlt1[15]_i_7_n_40\,
      S(2) => \rlt1[15]_i_8_n_40\,
      S(1) => \rlt1[15]_i_9_n_40\,
      S(0) => \rlt1[15]_i_10_n_40\
    );
\rlt1_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \rlt1_reg[23]_i_1_n_40\,
      CO(6) => \rlt1_reg[23]_i_1_n_41\,
      CO(5) => \rlt1_reg[23]_i_1_n_42\,
      CO(4) => \rlt1_reg[23]_i_1_n_43\,
      CO(3) => \rlt1_reg[23]_i_1_n_44\,
      CO(2) => \rlt1_reg[23]_i_1_n_45\,
      CO(1) => \rlt1_reg[23]_i_1_n_46\,
      CO(0) => \rlt1_reg[23]_i_1_n_47\,
      DI(7 downto 0) => trunc_ln285_reg_3114(22 downto 15),
      O(7 downto 0) => \trunc_ln285_reg_3114_reg[28]_0\(23 downto 16),
      S(7) => \rlt1[23]_i_2_n_40\,
      S(6) => \rlt1[23]_i_3_n_40\,
      S(5) => \rlt1[23]_i_4_n_40\,
      S(4) => \rlt1[23]_i_5_n_40\,
      S(3) => \rlt1[23]_i_6_n_40\,
      S(2) => \rlt1[23]_i_7_n_40\,
      S(1) => \rlt1[23]_i_8_n_40\,
      S(0) => \rlt1[23]_i_9_n_40\
    );
\rlt1_reg[30]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \rlt1_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_rlt1_reg[30]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \rlt1_reg[30]_i_2_n_42\,
      CO(4) => \rlt1_reg[30]_i_2_n_43\,
      CO(3) => \rlt1_reg[30]_i_2_n_44\,
      CO(2) => \rlt1_reg[30]_i_2_n_45\,
      CO(1) => \rlt1_reg[30]_i_2_n_46\,
      CO(0) => \rlt1_reg[30]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => trunc_ln285_reg_3114(28 downto 23),
      O(7) => \NLW_rlt1_reg[30]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \trunc_ln285_reg_3114_reg[28]_0\(30 downto 24),
      S(7) => '0',
      S(6) => \rlt1[30]_i_3_n_40\,
      S(5) => \rlt1[30]_i_4_n_40\,
      S(4) => \rlt1[30]_i_5_n_40\,
      S(3) => \rlt1[30]_i_6_n_40\,
      S(2) => \rlt1[30]_i_7_n_40\,
      S(1) => \rlt1[30]_i_8_n_40\,
      S(0) => \rlt1[30]_i_9_n_40\
    );
\rlt1_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \rlt1_reg[7]_i_1_n_40\,
      CO(6) => \rlt1_reg[7]_i_1_n_41\,
      CO(5) => \rlt1_reg[7]_i_1_n_42\,
      CO(4) => \rlt1_reg[7]_i_1_n_43\,
      CO(3) => \rlt1_reg[7]_i_1_n_44\,
      CO(2) => \rlt1_reg[7]_i_1_n_45\,
      CO(1) => \rlt1_reg[7]_i_1_n_46\,
      CO(0) => \rlt1_reg[7]_i_1_n_47\,
      DI(7 downto 0) => sext_ln511_reg_3216(7 downto 0),
      O(7 downto 0) => \trunc_ln285_reg_3114_reg[28]_0\(7 downto 0),
      S(7) => \rlt1[7]_i_2_n_40\,
      S(6) => \rlt1[7]_i_3_n_40\,
      S(5) => \rlt1[7]_i_4_n_40\,
      S(4) => \rlt1[7]_i_5_n_40\,
      S(3) => \rlt1[7]_i_6_n_40\,
      S(2) => \rlt1[7]_i_7_n_40\,
      S(1) => \rlt1[7]_i_8_n_40\,
      S(0) => \rlt1[7]_i_9_n_40\
    );
\sext_ln287_1_reg_3211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(0),
      Q => sext_ln511_reg_3216(0),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(10),
      Q => sext_ln511_reg_3216(10),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(11),
      Q => sext_ln511_reg_3216(11),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(12),
      Q => sext_ln511_reg_3216(12),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(13),
      Q => sext_ln511_reg_3216(13),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(14),
      Q => sext_ln511_reg_3216(14),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(15),
      Q => sext_ln511_reg_3216(15),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(1),
      Q => sext_ln511_reg_3216(1),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(2),
      Q => sext_ln511_reg_3216(2),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(3),
      Q => sext_ln511_reg_3216(3),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(4),
      Q => sext_ln511_reg_3216(4),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(5),
      Q => sext_ln511_reg_3216(5),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(6),
      Q => sext_ln511_reg_3216(6),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(7),
      Q => sext_ln511_reg_3216(7),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(8),
      Q => sext_ln511_reg_3216(8),
      R => '0'
    );
\sext_ln287_1_reg_3211_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_detl_o_ap_vld,
      D => trunc_ln7_reg_3193(9),
      Q => sext_ln511_reg_3216(9),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(0),
      Q => sext_ln477_1_reg_3365(0),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(10),
      Q => sext_ln477_1_reg_3365(10),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(11),
      Q => sext_ln477_1_reg_3365(11),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(12),
      Q => sext_ln477_1_reg_3365(12),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(13),
      Q => sext_ln477_1_reg_3365(13),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(14),
      Q => sext_ln477_1_reg_3365(14),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(15),
      Q => sext_ln477_1_reg_3365(15),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(1),
      Q => sext_ln477_1_reg_3365(1),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(2),
      Q => sext_ln477_1_reg_3365(2),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(3),
      Q => sext_ln477_1_reg_3365(3),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(4),
      Q => sext_ln477_1_reg_3365(4),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(5),
      Q => sext_ln477_1_reg_3365(5),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(6),
      Q => sext_ln477_1_reg_3365(6),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(7),
      Q => sext_ln477_1_reg_3365(7),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(8),
      Q => sext_ln477_1_reg_3365(8),
      R => '0'
    );
\sext_ln477_1_reg_3365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln477_1_reg_3365_reg[15]_0\(9),
      Q => sext_ln477_1_reg_3365(9),
      R => '0'
    );
\sext_ln477_reg_3104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(0),
      Q => sext_ln477_reg_3104(0),
      R => '0'
    );
\sext_ln477_reg_3104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(10),
      Q => sext_ln477_reg_3104(10),
      R => '0'
    );
\sext_ln477_reg_3104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(11),
      Q => sext_ln477_reg_3104(11),
      R => '0'
    );
\sext_ln477_reg_3104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(12),
      Q => sext_ln477_reg_3104(12),
      R => '0'
    );
\sext_ln477_reg_3104_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(13),
      Q => sext_ln477_reg_3104(13),
      R => '0'
    );
\sext_ln477_reg_3104_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(14),
      Q => sext_ln477_reg_3104(14),
      R => '0'
    );
\sext_ln477_reg_3104_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(15),
      Q => sext_ln477_reg_3104(15),
      R => '0'
    );
\sext_ln477_reg_3104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(1),
      Q => sext_ln477_reg_3104(1),
      R => '0'
    );
\sext_ln477_reg_3104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(2),
      Q => sext_ln477_reg_3104(2),
      R => '0'
    );
\sext_ln477_reg_3104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(3),
      Q => sext_ln477_reg_3104(3),
      R => '0'
    );
\sext_ln477_reg_3104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(4),
      Q => sext_ln477_reg_3104(4),
      R => '0'
    );
\sext_ln477_reg_3104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(5),
      Q => sext_ln477_reg_3104(5),
      R => '0'
    );
\sext_ln477_reg_3104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(6),
      Q => sext_ln477_reg_3104(6),
      R => '0'
    );
\sext_ln477_reg_3104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(7),
      Q => sext_ln477_reg_3104(7),
      R => '0'
    );
\sext_ln477_reg_3104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(8),
      Q => sext_ln477_reg_3104(8),
      R => '0'
    );
\sext_ln477_reg_3104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln477_reg_3104_reg[15]_0\(9),
      Q => sext_ln477_reg_3104(9),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(0),
      Q => sext_ln479_2_reg_3370(0),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(10),
      Q => sext_ln479_2_reg_3370(10),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(11),
      Q => sext_ln479_2_reg_3370(11),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(12),
      Q => sext_ln479_2_reg_3370(12),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(13),
      Q => sext_ln479_2_reg_3370(13),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(14),
      Q => sext_ln479_2_reg_3370(14),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(1),
      Q => sext_ln479_2_reg_3370(1),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(2),
      Q => sext_ln479_2_reg_3370(2),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(3),
      Q => sext_ln479_2_reg_3370(3),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(4),
      Q => sext_ln479_2_reg_3370(4),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(5),
      Q => sext_ln479_2_reg_3370(5),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(6),
      Q => sext_ln479_2_reg_3370(6),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(7),
      Q => sext_ln479_2_reg_3370(7),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(8),
      Q => sext_ln479_2_reg_3370(8),
      R => '0'
    );
\sext_ln479_2_reg_3370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => \sext_ln479_2_reg_3370_reg[14]_0\(9),
      Q => sext_ln479_2_reg_3370(9),
      R => '0'
    );
\sext_ln479_reg_3109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(0),
      Q => sext_ln479_reg_3109(0),
      R => '0'
    );
\sext_ln479_reg_3109_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(10),
      Q => sext_ln479_reg_3109(10),
      R => '0'
    );
\sext_ln479_reg_3109_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(11),
      Q => sext_ln479_reg_3109(11),
      R => '0'
    );
\sext_ln479_reg_3109_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(12),
      Q => sext_ln479_reg_3109(12),
      R => '0'
    );
\sext_ln479_reg_3109_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(13),
      Q => sext_ln479_reg_3109(13),
      R => '0'
    );
\sext_ln479_reg_3109_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(14),
      Q => sext_ln479_reg_3109(14),
      R => '0'
    );
\sext_ln479_reg_3109_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(1),
      Q => sext_ln479_reg_3109(1),
      R => '0'
    );
\sext_ln479_reg_3109_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(2),
      Q => sext_ln479_reg_3109(2),
      R => '0'
    );
\sext_ln479_reg_3109_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(3),
      Q => sext_ln479_reg_3109(3),
      R => '0'
    );
\sext_ln479_reg_3109_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(4),
      Q => sext_ln479_reg_3109(4),
      R => '0'
    );
\sext_ln479_reg_3109_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(5),
      Q => sext_ln479_reg_3109(5),
      R => '0'
    );
\sext_ln479_reg_3109_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(6),
      Q => sext_ln479_reg_3109(6),
      R => '0'
    );
\sext_ln479_reg_3109_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(7),
      Q => sext_ln479_reg_3109(7),
      R => '0'
    );
\sext_ln479_reg_3109_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(8),
      Q => sext_ln479_reg_3109(8),
      R => '0'
    );
\sext_ln479_reg_3109_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \sext_ln479_reg_3109_reg[14]_0\(9),
      Q => sext_ln479_reg_3109(9),
      R => '0'
    );
\sext_ln543_reg_3390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(0),
      Q => sext_ln620_reg_3375(0),
      R => '0'
    );
\sext_ln543_reg_3390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(10),
      Q => sext_ln620_reg_3375(10),
      R => '0'
    );
\sext_ln543_reg_3390_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(11),
      Q => sext_ln620_reg_3375(11),
      R => '0'
    );
\sext_ln543_reg_3390_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(12),
      Q => sext_ln620_reg_3375(12),
      R => '0'
    );
\sext_ln543_reg_3390_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(13),
      Q => sext_ln620_reg_3375(13),
      R => '0'
    );
\sext_ln543_reg_3390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(1),
      Q => sext_ln620_reg_3375(1),
      R => '0'
    );
\sext_ln543_reg_3390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(2),
      Q => sext_ln620_reg_3375(2),
      R => '0'
    );
\sext_ln543_reg_3390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(3),
      Q => sext_ln620_reg_3375(3),
      R => '0'
    );
\sext_ln543_reg_3390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(4),
      Q => sext_ln620_reg_3375(4),
      R => '0'
    );
\sext_ln543_reg_3390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(5),
      Q => sext_ln620_reg_3375(5),
      R => '0'
    );
\sext_ln543_reg_3390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(6),
      Q => sext_ln620_reg_3375(6),
      R => '0'
    );
\sext_ln543_reg_3390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(7),
      Q => sext_ln620_reg_3375(7),
      R => '0'
    );
\sext_ln543_reg_3390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(8),
      Q => sext_ln620_reg_3375(8),
      R => '0'
    );
\sext_ln543_reg_3390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_encode_fu_453_deth_o_ap_vld,
      D => trunc_ln10_reg_3346(9),
      Q => sext_ln620_reg_3375(9),
      R => '0'
    );
\tmp_2_reg_3119[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(31),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_48\,
      O => \tmp_2_reg_3119[0]_i_2_n_40\
    );
\tmp_2_reg_3119[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(30),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_49\,
      O => \tmp_2_reg_3119[0]_i_3_n_40\
    );
\tmp_2_reg_3119[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(29),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_50\,
      O => \tmp_2_reg_3119[0]_i_4_n_40\
    );
\tmp_2_reg_3119[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(28),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_51\,
      O => \tmp_2_reg_3119[0]_i_5_n_40\
    );
\tmp_2_reg_3119[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(27),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_52\,
      O => \tmp_2_reg_3119[0]_i_6_n_40\
    );
\tmp_2_reg_3119[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(26),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_53\,
      O => \tmp_2_reg_3119[0]_i_7_n_40\
    );
\tmp_2_reg_3119[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(25),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_54\,
      O => \tmp_2_reg_3119[0]_i_8_n_40\
    );
\tmp_2_reg_3119[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln2_reg_3080(24),
      I1 => \trunc_ln285_reg_3114_reg[30]_i_1_n_55\,
      O => \tmp_2_reg_3119[0]_i_9_n_40\
    );
\tmp_2_reg_3119_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => sub_ln285_fu_1336_p2(31),
      Q => tmp_2_reg_3119,
      R => '0'
    );
\tmp_2_reg_3119_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \m_4_reg_3124_reg[23]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_tmp_2_reg_3119_reg[0]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \tmp_2_reg_3119_reg[0]_i_1_n_41\,
      CO(5) => \tmp_2_reg_3119_reg[0]_i_1_n_42\,
      CO(4) => \tmp_2_reg_3119_reg[0]_i_1_n_43\,
      CO(3) => \tmp_2_reg_3119_reg[0]_i_1_n_44\,
      CO(2) => \tmp_2_reg_3119_reg[0]_i_1_n_45\,
      CO(1) => \tmp_2_reg_3119_reg[0]_i_1_n_46\,
      CO(0) => \tmp_2_reg_3119_reg[0]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => trunc_ln2_reg_3080(30 downto 24),
      O(7) => sub_ln285_fu_1336_p2(31),
      O(6 downto 0) => \sub_ln285_fu_1336_p2__0\(30 downto 24),
      S(7) => \tmp_2_reg_3119[0]_i_2_n_40\,
      S(6) => \tmp_2_reg_3119[0]_i_3_n_40\,
      S(5) => \tmp_2_reg_3119[0]_i_4_n_40\,
      S(4) => \tmp_2_reg_3119[0]_i_5_n_40\,
      S(3) => \tmp_2_reg_3119[0]_i_6_n_40\,
      S(2) => \tmp_2_reg_3119[0]_i_7_n_40\,
      S(1) => \tmp_2_reg_3119[0]_i_8_n_40\,
      S(0) => \tmp_2_reg_3119[0]_i_9_n_40\
    );
\tmp_product__14_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000470047000000"
    )
        port map (
      I0 => tqmf_load_2_reg_3015(29),
      I1 => ap_CS_fsm_state9,
      I2 => DOUTBDOUT(29),
      I3 => mul_32s_7s_39_1_1_U8_n_42,
      I4 => grp_fu_730_p0(30),
      I5 => mul_32s_7s_39_1_1_U8_n_41,
      O => \tmp_product__14_carry__3_i_1_n_40\
    );
\tmp_product__14_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E00008E"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U8_n_40,
      I1 => mul_32s_7s_39_1_1_U8_n_43,
      I2 => grp_fu_730_p0(28),
      I3 => grp_fu_730_p0(29),
      I4 => mul_32s_7s_39_1_1_U8_n_42,
      O => \tmp_product__14_carry__3_i_2_n_40\
    );
\tmp_product__14_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33553355F3FFF355"
    )
        port map (
      I0 => DOUTBDOUT(31),
      I1 => tqmf_load_2_reg_3015(31),
      I2 => tqmf_load_2_reg_3015(30),
      I3 => ap_CS_fsm_state9,
      I4 => DOUTBDOUT(30),
      I5 => mul_32s_7s_39_1_1_U8_n_41,
      O => \tmp_product__14_carry__3_i_3_n_40\
    );
\tmp_product__14_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A659A9A9A656565"
    )
        port map (
      I0 => \tmp_product__14_carry__3_i_1_n_40\,
      I1 => mul_32s_7s_39_1_1_U8_n_41,
      I2 => grp_fu_730_p0(30),
      I3 => tqmf_load_2_reg_3015(31),
      I4 => ap_CS_fsm_state9,
      I5 => DOUTBDOUT(31),
      O => \tmp_product__14_carry__3_i_4_n_40\
    );
\tmp_product__14_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4FF00D42B00FF2B"
    )
        port map (
      I0 => grp_fu_730_p0(28),
      I1 => mul_32s_7s_39_1_1_U8_n_43,
      I2 => mul_32s_7s_39_1_1_U8_n_40,
      I3 => grp_fu_730_p0(29),
      I4 => mul_32s_7s_39_1_1_U8_n_42,
      I5 => \tmp_product__14_carry__3_i_7_n_40\,
      O => \tmp_product__14_carry__3_i_5_n_40\
    );
\tmp_product__14_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tqmf_load_2_reg_3015(30),
      I1 => ap_CS_fsm_state9,
      I2 => DOUTBDOUT(30),
      O => grp_fu_730_p0(30)
    );
\tmp_product__14_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => mul_32s_7s_39_1_1_U8_n_41,
      I1 => DOUTBDOUT(30),
      I2 => ap_CS_fsm_state9,
      I3 => tqmf_load_2_reg_3015(30),
      O => \tmp_product__14_carry__3_i_7_n_40\
    );
\tmp_product_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8AAAA"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_CS_fsm_state22,
      I2 => ap_CS_fsm_state24,
      I3 => i_10_fu_38604_out,
      I4 => tmp_product_i_2_n_40,
      I5 => \q0_reg[11]\(1),
      O => \^cea2\
    );
\tmp_product_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA8AAAA"
    )
        port map (
      I0 => \q0_reg[11]\(5),
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_state6,
      I3 => i_6_fu_3700,
      I4 => \tmp_product_i_2__0_n_40\,
      I5 => \q0_reg[11]\(1),
      O => \^ceb2\
    );
tmp_product_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state30,
      I1 => \^ap_cs_fsm_reg[31]_0\(7),
      O => tmp_product_i_2_n_40
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => \^ap_cs_fsm_reg[31]_0\(4),
      O => \tmp_product_i_2__0_n_40\
    );
\tqmf_load_2_reg_3015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(0),
      Q => tqmf_load_2_reg_3015(0),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(10),
      Q => tqmf_load_2_reg_3015(10),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(11),
      Q => tqmf_load_2_reg_3015(11),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(12),
      Q => tqmf_load_2_reg_3015(12),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(13),
      Q => tqmf_load_2_reg_3015(13),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(14),
      Q => tqmf_load_2_reg_3015(14),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(15),
      Q => tqmf_load_2_reg_3015(15),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(16),
      Q => tqmf_load_2_reg_3015(16),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(17),
      Q => tqmf_load_2_reg_3015(17),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(18),
      Q => tqmf_load_2_reg_3015(18),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(19),
      Q => tqmf_load_2_reg_3015(19),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(1),
      Q => tqmf_load_2_reg_3015(1),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(20),
      Q => tqmf_load_2_reg_3015(20),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(21),
      Q => tqmf_load_2_reg_3015(21),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(22),
      Q => tqmf_load_2_reg_3015(22),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(23),
      Q => tqmf_load_2_reg_3015(23),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(24),
      Q => tqmf_load_2_reg_3015(24),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(25),
      Q => tqmf_load_2_reg_3015(25),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(26),
      Q => tqmf_load_2_reg_3015(26),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(27),
      Q => tqmf_load_2_reg_3015(27),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(28),
      Q => tqmf_load_2_reg_3015(28),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(29),
      Q => tqmf_load_2_reg_3015(29),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(2),
      Q => tqmf_load_2_reg_3015(2),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(30),
      Q => tqmf_load_2_reg_3015(30),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(31),
      Q => tqmf_load_2_reg_3015(31),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(3),
      Q => tqmf_load_2_reg_3015(3),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(4),
      Q => tqmf_load_2_reg_3015(4),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(5),
      Q => tqmf_load_2_reg_3015(5),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(6),
      Q => tqmf_load_2_reg_3015(6),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(7),
      Q => tqmf_load_2_reg_3015(7),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(8),
      Q => tqmf_load_2_reg_3015(8),
      R => '0'
    );
\tqmf_load_2_reg_3015_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTADOUT(9),
      Q => tqmf_load_2_reg_3015(9),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(0),
      Q => sext_ln263_fu_1166_p1(4),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(10),
      Q => sext_ln263_fu_1166_p1(14),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(11),
      Q => sext_ln263_fu_1166_p1(15),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(12),
      Q => sext_ln263_fu_1166_p1(16),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(13),
      Q => sext_ln263_fu_1166_p1(17),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(14),
      Q => sext_ln263_fu_1166_p1(18),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(15),
      Q => sext_ln263_fu_1166_p1(19),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(16),
      Q => sext_ln263_fu_1166_p1(20),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(17),
      Q => sext_ln263_fu_1166_p1(21),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(18),
      Q => sext_ln263_fu_1166_p1(22),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(19),
      Q => sext_ln263_fu_1166_p1(23),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(1),
      Q => sext_ln263_fu_1166_p1(5),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(20),
      Q => sext_ln263_fu_1166_p1(24),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(21),
      Q => sext_ln263_fu_1166_p1(25),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(22),
      Q => sext_ln263_fu_1166_p1(26),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(23),
      Q => sext_ln263_fu_1166_p1(27),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(24),
      Q => sext_ln263_fu_1166_p1(28),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(25),
      Q => sext_ln263_fu_1166_p1(29),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(26),
      Q => sext_ln263_fu_1166_p1(30),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(27),
      Q => sext_ln263_fu_1166_p1(31),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(28),
      Q => sext_ln263_fu_1166_p1(32),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(29),
      Q => sext_ln263_fu_1166_p1(33),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(2),
      Q => sext_ln263_fu_1166_p1(6),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(30),
      Q => sext_ln263_fu_1166_p1(34),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(31),
      Q => sext_ln263_fu_1166_p1(35),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(3),
      Q => sext_ln263_fu_1166_p1(7),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(4),
      Q => sext_ln263_fu_1166_p1(8),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(5),
      Q => sext_ln263_fu_1166_p1(9),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(6),
      Q => sext_ln263_fu_1166_p1(10),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(7),
      Q => sext_ln263_fu_1166_p1(11),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(8),
      Q => sext_ln263_fu_1166_p1(12),
      R => '0'
    );
\tqmf_load_3_reg_3020_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => DOUTBDOUT(9),
      Q => sext_ln263_fu_1166_p1(13),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_53,
      Q => trunc_ln10_reg_3346(0),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_43,
      Q => trunc_ln10_reg_3346(10),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_42,
      Q => trunc_ln10_reg_3346(11),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_41,
      Q => trunc_ln10_reg_3346(12),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_40,
      Q => trunc_ln10_reg_3346(13),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_52,
      Q => trunc_ln10_reg_3346(1),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_51,
      Q => trunc_ln10_reg_3346(2),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_50,
      Q => trunc_ln10_reg_3346(3),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_49,
      Q => trunc_ln10_reg_3346(4),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_48,
      Q => trunc_ln10_reg_3346(5),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_47,
      Q => trunc_ln10_reg_3346(6),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_46,
      Q => trunc_ln10_reg_3346(7),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_45,
      Q => trunc_ln10_reg_3346(8),
      R => '0'
    );
\trunc_ln10_reg_3346_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => mul_14s_15ns_29_1_1_U14_n_44,
      Q => trunc_ln10_reg_3346(9),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(0),
      Q => trunc_ln255_1_reg_3010(0),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(10),
      Q => trunc_ln255_1_reg_3010(10),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(11),
      Q => trunc_ln255_1_reg_3010(11),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(12),
      Q => trunc_ln255_1_reg_3010(12),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(13),
      Q => trunc_ln255_1_reg_3010(13),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(14),
      Q => trunc_ln255_1_reg_3010(14),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(15),
      Q => trunc_ln255_1_reg_3010(15),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(16),
      Q => trunc_ln255_1_reg_3010(16),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(17),
      Q => trunc_ln255_1_reg_3010(17),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(18),
      Q => trunc_ln255_1_reg_3010(18),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(19),
      Q => trunc_ln255_1_reg_3010(19),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(1),
      Q => trunc_ln255_1_reg_3010(1),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(20),
      Q => trunc_ln255_1_reg_3010(20),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(21),
      Q => trunc_ln255_1_reg_3010(21),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(22),
      Q => trunc_ln255_1_reg_3010(22),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(23),
      Q => trunc_ln255_1_reg_3010(23),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(24),
      Q => trunc_ln255_1_reg_3010(24),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(25),
      Q => trunc_ln255_1_reg_3010(25),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(26),
      Q => trunc_ln255_1_reg_3010(26),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(27),
      Q => trunc_ln255_1_reg_3010(27),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(28),
      Q => trunc_ln255_1_reg_3010(28),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(29),
      Q => trunc_ln255_1_reg_3010(29),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(2),
      Q => trunc_ln255_1_reg_3010(2),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(30),
      Q => trunc_ln255_1_reg_3010(30),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(31),
      Q => trunc_ln255_1_reg_3010(31),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(32),
      Q => trunc_ln255_1_reg_3010(32),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(33),
      Q => trunc_ln255_1_reg_3010(33),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(34),
      Q => trunc_ln255_1_reg_3010(34),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(35),
      Q => trunc_ln255_1_reg_3010(35),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(36),
      Q => trunc_ln255_1_reg_3010(36),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(37),
      Q => trunc_ln255_1_reg_3010(37),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(38),
      Q => trunc_ln255_1_reg_3010(38),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(39),
      Q => trunc_ln255_1_reg_3010(39),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(3),
      Q => trunc_ln255_1_reg_3010(3),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(40),
      Q => trunc_ln255_1_reg_3010(40),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(41),
      Q => trunc_ln255_1_reg_3010(41),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(42),
      Q => trunc_ln255_1_reg_3010(42),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(43),
      Q => trunc_ln255_1_reg_3010(43),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(44),
      Q => trunc_ln255_1_reg_3010(44),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(45),
      Q => trunc_ln255_1_reg_3010(45),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(46),
      Q => trunc_ln255_1_reg_3010(46),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(4),
      Q => trunc_ln255_1_reg_3010(4),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(5),
      Q => trunc_ln255_1_reg_3010(5),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(6),
      Q => trunc_ln255_1_reg_3010(6),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(7),
      Q => trunc_ln255_1_reg_3010(7),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(8),
      Q => trunc_ln255_1_reg_3010(8),
      R => '0'
    );
\trunc_ln255_1_reg_3010_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xa_1_fu_338_reg(9),
      Q => trunc_ln255_1_reg_3010(9),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(0),
      Q => trunc_ln255_reg_3005(0),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(10),
      Q => trunc_ln255_reg_3005(10),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(11),
      Q => trunc_ln255_reg_3005(11),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(12),
      Q => trunc_ln255_reg_3005(12),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(13),
      Q => trunc_ln255_reg_3005(13),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(14),
      Q => trunc_ln255_reg_3005(14),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(15),
      Q => trunc_ln255_reg_3005(15),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(16),
      Q => trunc_ln255_reg_3005(16),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(17),
      Q => trunc_ln255_reg_3005(17),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(18),
      Q => trunc_ln255_reg_3005(18),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(19),
      Q => trunc_ln255_reg_3005(19),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(1),
      Q => trunc_ln255_reg_3005(1),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(20),
      Q => trunc_ln255_reg_3005(20),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(21),
      Q => trunc_ln255_reg_3005(21),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(22),
      Q => trunc_ln255_reg_3005(22),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(23),
      Q => trunc_ln255_reg_3005(23),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(24),
      Q => trunc_ln255_reg_3005(24),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(25),
      Q => trunc_ln255_reg_3005(25),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(26),
      Q => trunc_ln255_reg_3005(26),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(27),
      Q => trunc_ln255_reg_3005(27),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(28),
      Q => trunc_ln255_reg_3005(28),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(29),
      Q => trunc_ln255_reg_3005(29),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(2),
      Q => trunc_ln255_reg_3005(2),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(30),
      Q => trunc_ln255_reg_3005(30),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(31),
      Q => trunc_ln255_reg_3005(31),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(32),
      Q => trunc_ln255_reg_3005(32),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(33),
      Q => trunc_ln255_reg_3005(33),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(34),
      Q => trunc_ln255_reg_3005(34),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(35),
      Q => trunc_ln255_reg_3005(35),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(36),
      Q => trunc_ln255_reg_3005(36),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(37),
      Q => trunc_ln255_reg_3005(37),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(38),
      Q => trunc_ln255_reg_3005(38),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(39),
      Q => trunc_ln255_reg_3005(39),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(3),
      Q => trunc_ln255_reg_3005(3),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(40),
      Q => trunc_ln255_reg_3005(40),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(41),
      Q => trunc_ln255_reg_3005(41),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(42),
      Q => trunc_ln255_reg_3005(42),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(43),
      Q => trunc_ln255_reg_3005(43),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(44),
      Q => trunc_ln255_reg_3005(44),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(45),
      Q => trunc_ln255_reg_3005(45),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(46),
      Q => trunc_ln255_reg_3005(46),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(4),
      Q => trunc_ln255_reg_3005(4),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(5),
      Q => trunc_ln255_reg_3005(5),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(6),
      Q => trunc_ln255_reg_3005(6),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(7),
      Q => trunc_ln255_reg_3005(7),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(8),
      Q => trunc_ln255_reg_3005(8),
      R => '0'
    );
\trunc_ln255_reg_3005_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => xb_1_fu_342_reg(9),
      Q => trunc_ln255_reg_3005(9),
      R => '0'
    );
\trunc_ln269_reg_3029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx214_fu_346_reg(0),
      Q => trunc_ln269_reg_3029(0),
      R => '0'
    );
\trunc_ln269_reg_3029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx214_fu_346_reg(1),
      Q => trunc_ln269_reg_3029(1),
      R => '0'
    );
\trunc_ln269_reg_3029_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx214_fu_346_reg(2),
      Q => trunc_ln269_reg_3029(2),
      R => '0'
    );
\trunc_ln269_reg_3029_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx214_fu_346_reg(3),
      Q => trunc_ln269_reg_3029(3),
      R => '0'
    );
\trunc_ln269_reg_3029_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => idx214_fu_346_reg(4),
      Q => trunc_ln269_reg_3029(4),
      R => '0'
    );
\trunc_ln285_reg_3114[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(15),
      I1 => trunc_ln4_fu_1310_p4(15),
      O => \trunc_ln285_reg_3114[15]_i_2_n_40\
    );
\trunc_ln285_reg_3114[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(14),
      I1 => trunc_ln4_fu_1310_p4(14),
      O => \trunc_ln285_reg_3114[15]_i_3_n_40\
    );
\trunc_ln285_reg_3114[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(13),
      I1 => trunc_ln4_fu_1310_p4(13),
      O => \trunc_ln285_reg_3114[15]_i_4_n_40\
    );
\trunc_ln285_reg_3114[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(12),
      I1 => trunc_ln4_fu_1310_p4(12),
      O => \trunc_ln285_reg_3114[15]_i_5_n_40\
    );
\trunc_ln285_reg_3114[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(11),
      I1 => trunc_ln4_fu_1310_p4(11),
      O => \trunc_ln285_reg_3114[15]_i_6_n_40\
    );
\trunc_ln285_reg_3114[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(10),
      I1 => trunc_ln4_fu_1310_p4(10),
      O => \trunc_ln285_reg_3114[15]_i_7_n_40\
    );
\trunc_ln285_reg_3114[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(9),
      I1 => trunc_ln4_fu_1310_p4(9),
      O => \trunc_ln285_reg_3114[15]_i_8_n_40\
    );
\trunc_ln285_reg_3114[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(8),
      I1 => trunc_ln4_fu_1310_p4(8),
      O => \trunc_ln285_reg_3114[15]_i_9_n_40\
    );
\trunc_ln285_reg_3114[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(23),
      I1 => trunc_ln4_fu_1310_p4(23),
      O => \trunc_ln285_reg_3114[23]_i_2_n_40\
    );
\trunc_ln285_reg_3114[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(22),
      I1 => trunc_ln4_fu_1310_p4(22),
      O => \trunc_ln285_reg_3114[23]_i_3_n_40\
    );
\trunc_ln285_reg_3114[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(21),
      I1 => trunc_ln4_fu_1310_p4(21),
      O => \trunc_ln285_reg_3114[23]_i_4_n_40\
    );
\trunc_ln285_reg_3114[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(20),
      I1 => trunc_ln4_fu_1310_p4(20),
      O => \trunc_ln285_reg_3114[23]_i_5_n_40\
    );
\trunc_ln285_reg_3114[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(19),
      I1 => trunc_ln4_fu_1310_p4(19),
      O => \trunc_ln285_reg_3114[23]_i_6_n_40\
    );
\trunc_ln285_reg_3114[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(18),
      I1 => trunc_ln4_fu_1310_p4(18),
      O => \trunc_ln285_reg_3114[23]_i_7_n_40\
    );
\trunc_ln285_reg_3114[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(17),
      I1 => trunc_ln4_fu_1310_p4(17),
      O => \trunc_ln285_reg_3114[23]_i_8_n_40\
    );
\trunc_ln285_reg_3114[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(16),
      I1 => trunc_ln4_fu_1310_p4(16),
      O => \trunc_ln285_reg_3114[23]_i_9_n_40\
    );
\trunc_ln285_reg_3114[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(31),
      I1 => trunc_ln4_fu_1310_p4(31),
      O => \trunc_ln285_reg_3114[30]_i_2_n_40\
    );
\trunc_ln285_reg_3114[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(30),
      I1 => trunc_ln4_fu_1310_p4(30),
      O => \trunc_ln285_reg_3114[30]_i_3_n_40\
    );
\trunc_ln285_reg_3114[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(29),
      I1 => trunc_ln4_fu_1310_p4(29),
      O => \trunc_ln285_reg_3114[30]_i_4_n_40\
    );
\trunc_ln285_reg_3114[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(28),
      I1 => trunc_ln4_fu_1310_p4(28),
      O => \trunc_ln285_reg_3114[30]_i_5_n_40\
    );
\trunc_ln285_reg_3114[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(27),
      I1 => trunc_ln4_fu_1310_p4(27),
      O => \trunc_ln285_reg_3114[30]_i_6_n_40\
    );
\trunc_ln285_reg_3114[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(26),
      I1 => trunc_ln4_fu_1310_p4(26),
      O => \trunc_ln285_reg_3114[30]_i_7_n_40\
    );
\trunc_ln285_reg_3114[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(25),
      I1 => trunc_ln4_fu_1310_p4(25),
      O => \trunc_ln285_reg_3114[30]_i_8_n_40\
    );
\trunc_ln285_reg_3114[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(24),
      I1 => trunc_ln4_fu_1310_p4(24),
      O => \trunc_ln285_reg_3114[30]_i_9_n_40\
    );
\trunc_ln285_reg_3114[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(7),
      I1 => trunc_ln4_fu_1310_p4(7),
      O => \trunc_ln285_reg_3114[7]_i_2_n_40\
    );
\trunc_ln285_reg_3114[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(6),
      I1 => trunc_ln4_fu_1310_p4(6),
      O => \trunc_ln285_reg_3114[7]_i_3_n_40\
    );
\trunc_ln285_reg_3114[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(5),
      I1 => trunc_ln4_fu_1310_p4(5),
      O => \trunc_ln285_reg_3114[7]_i_4_n_40\
    );
\trunc_ln285_reg_3114[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(4),
      I1 => trunc_ln4_fu_1310_p4(4),
      O => \trunc_ln285_reg_3114[7]_i_5_n_40\
    );
\trunc_ln285_reg_3114[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(3),
      I1 => trunc_ln4_fu_1310_p4(3),
      O => \trunc_ln285_reg_3114[7]_i_6_n_40\
    );
\trunc_ln285_reg_3114[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(2),
      I1 => trunc_ln4_fu_1310_p4(2),
      O => \trunc_ln285_reg_3114[7]_i_7_n_40\
    );
\trunc_ln285_reg_3114[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(1),
      I1 => trunc_ln4_fu_1310_p4(1),
      O => \trunc_ln285_reg_3114[7]_i_8_n_40\
    );
\trunc_ln285_reg_3114[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(0),
      I1 => trunc_ln4_fu_1310_p4(0),
      O => \trunc_ln285_reg_3114[7]_i_9_n_40\
    );
\trunc_ln285_reg_3114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_55\,
      Q => trunc_ln285_reg_3114(0),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_53\,
      Q => trunc_ln285_reg_3114(10),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_52\,
      Q => trunc_ln285_reg_3114(11),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_51\,
      Q => trunc_ln285_reg_3114(12),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_50\,
      Q => trunc_ln285_reg_3114(13),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_49\,
      Q => trunc_ln285_reg_3114(14),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_48\,
      Q => trunc_ln285_reg_3114(15),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_3114_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_3114_reg[15]_i_1_n_40\,
      CO(6) => \trunc_ln285_reg_3114_reg[15]_i_1_n_41\,
      CO(5) => \trunc_ln285_reg_3114_reg[15]_i_1_n_42\,
      CO(4) => \trunc_ln285_reg_3114_reg[15]_i_1_n_43\,
      CO(3) => \trunc_ln285_reg_3114_reg[15]_i_1_n_44\,
      CO(2) => \trunc_ln285_reg_3114_reg[15]_i_1_n_45\,
      CO(1) => \trunc_ln285_reg_3114_reg[15]_i_1_n_46\,
      CO(0) => \trunc_ln285_reg_3114_reg[15]_i_1_n_47\,
      DI(7 downto 0) => reg_824(15 downto 8),
      O(7) => \trunc_ln285_reg_3114_reg[15]_i_1_n_48\,
      O(6) => \trunc_ln285_reg_3114_reg[15]_i_1_n_49\,
      O(5) => \trunc_ln285_reg_3114_reg[15]_i_1_n_50\,
      O(4) => \trunc_ln285_reg_3114_reg[15]_i_1_n_51\,
      O(3) => \trunc_ln285_reg_3114_reg[15]_i_1_n_52\,
      O(2) => \trunc_ln285_reg_3114_reg[15]_i_1_n_53\,
      O(1) => \trunc_ln285_reg_3114_reg[15]_i_1_n_54\,
      O(0) => \trunc_ln285_reg_3114_reg[15]_i_1_n_55\,
      S(7) => \trunc_ln285_reg_3114[15]_i_2_n_40\,
      S(6) => \trunc_ln285_reg_3114[15]_i_3_n_40\,
      S(5) => \trunc_ln285_reg_3114[15]_i_4_n_40\,
      S(4) => \trunc_ln285_reg_3114[15]_i_5_n_40\,
      S(3) => \trunc_ln285_reg_3114[15]_i_6_n_40\,
      S(2) => \trunc_ln285_reg_3114[15]_i_7_n_40\,
      S(1) => \trunc_ln285_reg_3114[15]_i_8_n_40\,
      S(0) => \trunc_ln285_reg_3114[15]_i_9_n_40\
    );
\trunc_ln285_reg_3114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_55\,
      Q => trunc_ln285_reg_3114(16),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_54\,
      Q => trunc_ln285_reg_3114(17),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_53\,
      Q => trunc_ln285_reg_3114(18),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_52\,
      Q => trunc_ln285_reg_3114(19),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_54\,
      Q => trunc_ln285_reg_3114(1),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_51\,
      Q => trunc_ln285_reg_3114(20),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_50\,
      Q => trunc_ln285_reg_3114(21),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_49\,
      Q => trunc_ln285_reg_3114(22),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[23]_i_1_n_48\,
      Q => trunc_ln285_reg_3114(23),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_3114_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_3114_reg[23]_i_1_n_40\,
      CO(6) => \trunc_ln285_reg_3114_reg[23]_i_1_n_41\,
      CO(5) => \trunc_ln285_reg_3114_reg[23]_i_1_n_42\,
      CO(4) => \trunc_ln285_reg_3114_reg[23]_i_1_n_43\,
      CO(3) => \trunc_ln285_reg_3114_reg[23]_i_1_n_44\,
      CO(2) => \trunc_ln285_reg_3114_reg[23]_i_1_n_45\,
      CO(1) => \trunc_ln285_reg_3114_reg[23]_i_1_n_46\,
      CO(0) => \trunc_ln285_reg_3114_reg[23]_i_1_n_47\,
      DI(7 downto 0) => reg_824(23 downto 16),
      O(7) => \trunc_ln285_reg_3114_reg[23]_i_1_n_48\,
      O(6) => \trunc_ln285_reg_3114_reg[23]_i_1_n_49\,
      O(5) => \trunc_ln285_reg_3114_reg[23]_i_1_n_50\,
      O(4) => \trunc_ln285_reg_3114_reg[23]_i_1_n_51\,
      O(3) => \trunc_ln285_reg_3114_reg[23]_i_1_n_52\,
      O(2) => \trunc_ln285_reg_3114_reg[23]_i_1_n_53\,
      O(1) => \trunc_ln285_reg_3114_reg[23]_i_1_n_54\,
      O(0) => \trunc_ln285_reg_3114_reg[23]_i_1_n_55\,
      S(7) => \trunc_ln285_reg_3114[23]_i_2_n_40\,
      S(6) => \trunc_ln285_reg_3114[23]_i_3_n_40\,
      S(5) => \trunc_ln285_reg_3114[23]_i_4_n_40\,
      S(4) => \trunc_ln285_reg_3114[23]_i_5_n_40\,
      S(3) => \trunc_ln285_reg_3114[23]_i_6_n_40\,
      S(2) => \trunc_ln285_reg_3114[23]_i_7_n_40\,
      S(1) => \trunc_ln285_reg_3114[23]_i_8_n_40\,
      S(0) => \trunc_ln285_reg_3114[23]_i_9_n_40\
    );
\trunc_ln285_reg_3114_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_55\,
      Q => trunc_ln285_reg_3114(24),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_54\,
      Q => trunc_ln285_reg_3114(25),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_53\,
      Q => trunc_ln285_reg_3114(26),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_52\,
      Q => trunc_ln285_reg_3114(27),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_51\,
      Q => trunc_ln285_reg_3114(28),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_50\,
      Q => trunc_ln285_reg_3114(29),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_53\,
      Q => trunc_ln285_reg_3114(2),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[30]_i_1_n_49\,
      Q => trunc_ln285_reg_3114(30),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln285_reg_3114_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln285_reg_3114_reg[30]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln285_reg_3114_reg[30]_i_1_n_41\,
      CO(5) => \trunc_ln285_reg_3114_reg[30]_i_1_n_42\,
      CO(4) => \trunc_ln285_reg_3114_reg[30]_i_1_n_43\,
      CO(3) => \trunc_ln285_reg_3114_reg[30]_i_1_n_44\,
      CO(2) => \trunc_ln285_reg_3114_reg[30]_i_1_n_45\,
      CO(1) => \trunc_ln285_reg_3114_reg[30]_i_1_n_46\,
      CO(0) => \trunc_ln285_reg_3114_reg[30]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => reg_824(30 downto 24),
      O(7) => \trunc_ln285_reg_3114_reg[30]_i_1_n_48\,
      O(6) => \trunc_ln285_reg_3114_reg[30]_i_1_n_49\,
      O(5) => \trunc_ln285_reg_3114_reg[30]_i_1_n_50\,
      O(4) => \trunc_ln285_reg_3114_reg[30]_i_1_n_51\,
      O(3) => \trunc_ln285_reg_3114_reg[30]_i_1_n_52\,
      O(2) => \trunc_ln285_reg_3114_reg[30]_i_1_n_53\,
      O(1) => \trunc_ln285_reg_3114_reg[30]_i_1_n_54\,
      O(0) => \trunc_ln285_reg_3114_reg[30]_i_1_n_55\,
      S(7) => \trunc_ln285_reg_3114[30]_i_2_n_40\,
      S(6) => \trunc_ln285_reg_3114[30]_i_3_n_40\,
      S(5) => \trunc_ln285_reg_3114[30]_i_4_n_40\,
      S(4) => \trunc_ln285_reg_3114[30]_i_5_n_40\,
      S(3) => \trunc_ln285_reg_3114[30]_i_6_n_40\,
      S(2) => \trunc_ln285_reg_3114[30]_i_7_n_40\,
      S(1) => \trunc_ln285_reg_3114[30]_i_8_n_40\,
      S(0) => \trunc_ln285_reg_3114[30]_i_9_n_40\
    );
\trunc_ln285_reg_3114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_52\,
      Q => trunc_ln285_reg_3114(3),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_51\,
      Q => trunc_ln285_reg_3114(4),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_50\,
      Q => trunc_ln285_reg_3114(5),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_49\,
      Q => trunc_ln285_reg_3114(6),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[7]_i_1_n_48\,
      Q => trunc_ln285_reg_3114(7),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln285_reg_3114_reg[7]_i_1_n_40\,
      CO(6) => \trunc_ln285_reg_3114_reg[7]_i_1_n_41\,
      CO(5) => \trunc_ln285_reg_3114_reg[7]_i_1_n_42\,
      CO(4) => \trunc_ln285_reg_3114_reg[7]_i_1_n_43\,
      CO(3) => \trunc_ln285_reg_3114_reg[7]_i_1_n_44\,
      CO(2) => \trunc_ln285_reg_3114_reg[7]_i_1_n_45\,
      CO(1) => \trunc_ln285_reg_3114_reg[7]_i_1_n_46\,
      CO(0) => \trunc_ln285_reg_3114_reg[7]_i_1_n_47\,
      DI(7 downto 0) => reg_824(7 downto 0),
      O(7) => \trunc_ln285_reg_3114_reg[7]_i_1_n_48\,
      O(6) => \trunc_ln285_reg_3114_reg[7]_i_1_n_49\,
      O(5) => \trunc_ln285_reg_3114_reg[7]_i_1_n_50\,
      O(4) => \trunc_ln285_reg_3114_reg[7]_i_1_n_51\,
      O(3) => \trunc_ln285_reg_3114_reg[7]_i_1_n_52\,
      O(2) => \trunc_ln285_reg_3114_reg[7]_i_1_n_53\,
      O(1) => \trunc_ln285_reg_3114_reg[7]_i_1_n_54\,
      O(0) => \trunc_ln285_reg_3114_reg[7]_i_1_n_55\,
      S(7) => \trunc_ln285_reg_3114[7]_i_2_n_40\,
      S(6) => \trunc_ln285_reg_3114[7]_i_3_n_40\,
      S(5) => \trunc_ln285_reg_3114[7]_i_4_n_40\,
      S(4) => \trunc_ln285_reg_3114[7]_i_5_n_40\,
      S(3) => \trunc_ln285_reg_3114[7]_i_6_n_40\,
      S(2) => \trunc_ln285_reg_3114[7]_i_7_n_40\,
      S(1) => \trunc_ln285_reg_3114[7]_i_8_n_40\,
      S(0) => \trunc_ln285_reg_3114[7]_i_9_n_40\
    );
\trunc_ln285_reg_3114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_55\,
      Q => trunc_ln285_reg_3114(8),
      R => '0'
    );
\trunc_ln285_reg_3114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => \trunc_ln285_reg_3114_reg[15]_i_1_n_54\,
      Q => trunc_ln285_reg_3114(9),
      R => '0'
    );
\trunc_ln2_reg_3080[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E21D1DE2"
    )
        port map (
      I0 => DOUTBDOUT(1),
      I1 => ap_CS_fsm_state9,
      I2 => tqmf_load_2_reg_3015(1),
      I3 => xb_4_fu_1191_p2(3),
      I4 => trunc_ln255_1_reg_3010(3),
      O => \trunc_ln2_reg_3080[0]_i_23_n_40\
    );
\trunc_ln2_reg_3080[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln255_1_reg_3010(1),
      I1 => trunc_ln255_reg_3005(1),
      O => \trunc_ln2_reg_3080[0]_i_24_n_40\
    );
\trunc_ln2_reg_3080[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln255_1_reg_3010(1),
      I1 => trunc_ln255_reg_3005(1),
      O => \trunc_ln2_reg_3080[0]_i_25_n_40\
    );
\trunc_ln2_reg_3080[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => grp_fu_730_p0(0),
      I1 => xb_4_fu_1191_p2(2),
      I2 => trunc_ln255_1_reg_3010(2),
      I3 => trunc_ln255_1_reg_3010(3),
      I4 => xb_4_fu_1191_p2(3),
      I5 => grp_fu_730_p0(1),
      O => \trunc_ln2_reg_3080[0]_i_30_n_40\
    );
\trunc_ln2_reg_3080[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78878778"
    )
        port map (
      I0 => trunc_ln255_reg_3005(1),
      I1 => trunc_ln255_1_reg_3010(1),
      I2 => trunc_ln255_1_reg_3010(2),
      I3 => xb_4_fu_1191_p2(2),
      I4 => grp_fu_730_p0(0),
      O => \trunc_ln2_reg_3080[0]_i_31_n_40\
    );
\trunc_ln2_reg_3080[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => trunc_ln255_1_reg_3010(0),
      I1 => trunc_ln255_reg_3005(0),
      I2 => trunc_ln255_reg_3005(1),
      I3 => trunc_ln255_1_reg_3010(1),
      O => \trunc_ln2_reg_3080[0]_i_32_n_40\
    );
\trunc_ln2_reg_3080[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln255_reg_3005(0),
      I1 => trunc_ln255_1_reg_3010(0),
      O => \trunc_ln2_reg_3080[0]_i_33_n_40\
    );
\trunc_ln2_reg_3080[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tqmf_load_2_reg_3015(1),
      I1 => ap_CS_fsm_state9,
      I2 => DOUTBDOUT(1),
      O => grp_fu_730_p0(1)
    );
\trunc_ln2_reg_3080[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(9),
      I1 => trunc_ln255_reg_3005(9),
      O => \trunc_ln2_reg_3080[0]_i_37_n_40\
    );
\trunc_ln2_reg_3080[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(8),
      I1 => trunc_ln255_reg_3005(8),
      O => \trunc_ln2_reg_3080[0]_i_38_n_40\
    );
\trunc_ln2_reg_3080[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(7),
      I1 => trunc_ln255_reg_3005(7),
      O => \trunc_ln2_reg_3080[0]_i_39_n_40\
    );
\trunc_ln2_reg_3080[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(6),
      I1 => trunc_ln255_reg_3005(6),
      O => \trunc_ln2_reg_3080[0]_i_40_n_40\
    );
\trunc_ln2_reg_3080[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(5),
      I1 => trunc_ln255_reg_3005(5),
      O => \trunc_ln2_reg_3080[0]_i_41_n_40\
    );
\trunc_ln2_reg_3080[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(4),
      I1 => trunc_ln255_reg_3005(4),
      O => \trunc_ln2_reg_3080[0]_i_42_n_40\
    );
\trunc_ln2_reg_3080[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(3),
      I1 => trunc_ln255_reg_3005(3),
      O => \trunc_ln2_reg_3080[0]_i_43_n_40\
    );
\trunc_ln2_reg_3080[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(2),
      I1 => trunc_ln255_reg_3005(2),
      O => \trunc_ln2_reg_3080[0]_i_44_n_40\
    );
\trunc_ln2_reg_3080[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(4),
      O => \trunc_ln2_reg_3080[0]_i_45_n_40\
    );
\trunc_ln2_reg_3080[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(8),
      I1 => sext_ln263_fu_1166_p1(10),
      O => \trunc_ln2_reg_3080[0]_i_46_n_40\
    );
\trunc_ln2_reg_3080[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(7),
      I1 => sext_ln263_fu_1166_p1(9),
      O => \trunc_ln2_reg_3080[0]_i_47_n_40\
    );
\trunc_ln2_reg_3080[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(6),
      I1 => sext_ln263_fu_1166_p1(8),
      O => \trunc_ln2_reg_3080[0]_i_48_n_40\
    );
\trunc_ln2_reg_3080[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(5),
      I1 => sext_ln263_fu_1166_p1(7),
      O => \trunc_ln2_reg_3080[0]_i_49_n_40\
    );
\trunc_ln2_reg_3080[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(4),
      I1 => sext_ln263_fu_1166_p1(6),
      O => \trunc_ln2_reg_3080[0]_i_50_n_40\
    );
\trunc_ln2_reg_3080[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(5),
      O => \trunc_ln2_reg_3080[0]_i_51_n_40\
    );
\trunc_ln2_reg_3080[16]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(25),
      I1 => trunc_ln255_reg_3005(25),
      O => \trunc_ln2_reg_3080[16]_i_20_n_40\
    );
\trunc_ln2_reg_3080[16]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(24),
      I1 => trunc_ln255_reg_3005(24),
      O => \trunc_ln2_reg_3080[16]_i_21_n_40\
    );
\trunc_ln2_reg_3080[16]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(23),
      I1 => trunc_ln255_reg_3005(23),
      O => \trunc_ln2_reg_3080[16]_i_22_n_40\
    );
\trunc_ln2_reg_3080[16]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(22),
      I1 => trunc_ln255_reg_3005(22),
      O => \trunc_ln2_reg_3080[16]_i_23_n_40\
    );
\trunc_ln2_reg_3080[16]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(21),
      I1 => trunc_ln255_reg_3005(21),
      O => \trunc_ln2_reg_3080[16]_i_24_n_40\
    );
\trunc_ln2_reg_3080[16]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(20),
      I1 => trunc_ln255_reg_3005(20),
      O => \trunc_ln2_reg_3080[16]_i_25_n_40\
    );
\trunc_ln2_reg_3080[16]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(19),
      I1 => trunc_ln255_reg_3005(19),
      O => \trunc_ln2_reg_3080[16]_i_26_n_40\
    );
\trunc_ln2_reg_3080[16]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(18),
      I1 => trunc_ln255_reg_3005(18),
      O => \trunc_ln2_reg_3080[16]_i_27_n_40\
    );
\trunc_ln2_reg_3080[16]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(24),
      I1 => sext_ln263_fu_1166_p1(26),
      O => \trunc_ln2_reg_3080[16]_i_28_n_40\
    );
\trunc_ln2_reg_3080[16]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(23),
      I1 => sext_ln263_fu_1166_p1(25),
      O => \trunc_ln2_reg_3080[16]_i_29_n_40\
    );
\trunc_ln2_reg_3080[16]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(22),
      I1 => sext_ln263_fu_1166_p1(24),
      O => \trunc_ln2_reg_3080[16]_i_30_n_40\
    );
\trunc_ln2_reg_3080[16]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(21),
      I1 => sext_ln263_fu_1166_p1(23),
      O => \trunc_ln2_reg_3080[16]_i_31_n_40\
    );
\trunc_ln2_reg_3080[16]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(20),
      I1 => sext_ln263_fu_1166_p1(22),
      O => \trunc_ln2_reg_3080[16]_i_32_n_40\
    );
\trunc_ln2_reg_3080[16]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(19),
      I1 => sext_ln263_fu_1166_p1(21),
      O => \trunc_ln2_reg_3080[16]_i_33_n_40\
    );
\trunc_ln2_reg_3080[16]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(18),
      I1 => sext_ln263_fu_1166_p1(20),
      O => \trunc_ln2_reg_3080[16]_i_34_n_40\
    );
\trunc_ln2_reg_3080[16]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(17),
      I1 => sext_ln263_fu_1166_p1(19),
      O => \trunc_ln2_reg_3080[16]_i_35_n_40\
    );
\trunc_ln2_reg_3080[24]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(33),
      I1 => trunc_ln255_reg_3005(33),
      O => \trunc_ln2_reg_3080[24]_i_20_n_40\
    );
\trunc_ln2_reg_3080[24]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(32),
      I1 => trunc_ln255_reg_3005(32),
      O => \trunc_ln2_reg_3080[24]_i_21_n_40\
    );
\trunc_ln2_reg_3080[24]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(31),
      I1 => trunc_ln255_reg_3005(31),
      O => \trunc_ln2_reg_3080[24]_i_22_n_40\
    );
\trunc_ln2_reg_3080[24]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(30),
      I1 => trunc_ln255_reg_3005(30),
      O => \trunc_ln2_reg_3080[24]_i_23_n_40\
    );
\trunc_ln2_reg_3080[24]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(29),
      I1 => trunc_ln255_reg_3005(29),
      O => \trunc_ln2_reg_3080[24]_i_24_n_40\
    );
\trunc_ln2_reg_3080[24]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(28),
      I1 => trunc_ln255_reg_3005(28),
      O => \trunc_ln2_reg_3080[24]_i_25_n_40\
    );
\trunc_ln2_reg_3080[24]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(27),
      I1 => trunc_ln255_reg_3005(27),
      O => \trunc_ln2_reg_3080[24]_i_26_n_40\
    );
\trunc_ln2_reg_3080[24]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(26),
      I1 => trunc_ln255_reg_3005(26),
      O => \trunc_ln2_reg_3080[24]_i_27_n_40\
    );
\trunc_ln2_reg_3080[24]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(32),
      I1 => sext_ln263_fu_1166_p1(34),
      O => \trunc_ln2_reg_3080[24]_i_28_n_40\
    );
\trunc_ln2_reg_3080[24]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(31),
      I1 => sext_ln263_fu_1166_p1(33),
      O => \trunc_ln2_reg_3080[24]_i_29_n_40\
    );
\trunc_ln2_reg_3080[24]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(30),
      I1 => sext_ln263_fu_1166_p1(32),
      O => \trunc_ln2_reg_3080[24]_i_30_n_40\
    );
\trunc_ln2_reg_3080[24]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(29),
      I1 => sext_ln263_fu_1166_p1(31),
      O => \trunc_ln2_reg_3080[24]_i_31_n_40\
    );
\trunc_ln2_reg_3080[24]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(28),
      I1 => sext_ln263_fu_1166_p1(30),
      O => \trunc_ln2_reg_3080[24]_i_32_n_40\
    );
\trunc_ln2_reg_3080[24]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(27),
      I1 => sext_ln263_fu_1166_p1(29),
      O => \trunc_ln2_reg_3080[24]_i_33_n_40\
    );
\trunc_ln2_reg_3080[24]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(26),
      I1 => sext_ln263_fu_1166_p1(28),
      O => \trunc_ln2_reg_3080[24]_i_34_n_40\
    );
\trunc_ln2_reg_3080[24]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(25),
      I1 => sext_ln263_fu_1166_p1(27),
      O => \trunc_ln2_reg_3080[24]_i_35_n_40\
    );
\trunc_ln2_reg_3080[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_1191_p2(43),
      I1 => trunc_ln255_1_reg_3010(43),
      I2 => xb_4_fu_1191_p2(44),
      I3 => trunc_ln255_1_reg_3010(44),
      I4 => \trunc_ln2_reg_3080[31]_i_3_n_40\,
      O => \trunc_ln2_reg_3080[31]_i_10_n_40\
    );
\trunc_ln2_reg_3080[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_1191_p2(42),
      I1 => trunc_ln255_1_reg_3010(42),
      I2 => xb_4_fu_1191_p2(43),
      I3 => trunc_ln255_1_reg_3010(43),
      I4 => \trunc_ln2_reg_3080[31]_i_4_n_40\,
      O => \trunc_ln2_reg_3080[31]_i_11_n_40\
    );
\trunc_ln2_reg_3080[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_1191_p2(41),
      I1 => trunc_ln255_1_reg_3010(41),
      I2 => xb_4_fu_1191_p2(42),
      I3 => trunc_ln255_1_reg_3010(42),
      I4 => \trunc_ln2_reg_3080[31]_i_5_n_40\,
      O => \trunc_ln2_reg_3080[31]_i_12_n_40\
    );
\trunc_ln2_reg_3080[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E11E1EE1"
    )
        port map (
      I0 => xb_4_fu_1191_p2(40),
      I1 => trunc_ln255_1_reg_3010(40),
      I2 => xb_4_fu_1191_p2(41),
      I3 => trunc_ln255_1_reg_3010(41),
      I4 => \trunc_ln2_reg_3080[31]_i_6_n_40\,
      O => \trunc_ln2_reg_3080[31]_i_13_n_40\
    );
\trunc_ln2_reg_3080[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(45),
      I1 => trunc_ln255_reg_3005(46),
      O => \trunc_ln2_reg_3080[31]_i_17_n_40\
    );
\trunc_ln2_reg_3080[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(44),
      I1 => trunc_ln255_reg_3005(45),
      O => \trunc_ln2_reg_3080[31]_i_18_n_40\
    );
\trunc_ln2_reg_3080[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(43),
      I1 => trunc_ln255_reg_3005(44),
      O => \trunc_ln2_reg_3080[31]_i_19_n_40\
    );
\trunc_ln2_reg_3080[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_1191_p2(43),
      I1 => trunc_ln255_1_reg_3010(43),
      I2 => xb_4_fu_1191_p2(44),
      I3 => trunc_ln255_1_reg_3010(44),
      O => \trunc_ln2_reg_3080[31]_i_2_n_40\
    );
\trunc_ln2_reg_3080[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(42),
      I1 => trunc_ln255_reg_3005(43),
      O => \trunc_ln2_reg_3080[31]_i_20_n_40\
    );
\trunc_ln2_reg_3080[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(41),
      I1 => trunc_ln255_reg_3005(42),
      O => \trunc_ln2_reg_3080[31]_i_21_n_40\
    );
\trunc_ln2_reg_3080[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(40),
      I1 => trunc_ln255_reg_3005(41),
      O => \trunc_ln2_reg_3080[31]_i_23_n_40\
    );
\trunc_ln2_reg_3080[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(39),
      I1 => trunc_ln255_reg_3005(40),
      O => \trunc_ln2_reg_3080[31]_i_24_n_40\
    );
\trunc_ln2_reg_3080[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(38),
      I1 => trunc_ln255_reg_3005(39),
      O => \trunc_ln2_reg_3080[31]_i_25_n_40\
    );
\trunc_ln2_reg_3080[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(37),
      I1 => trunc_ln255_reg_3005(38),
      O => \trunc_ln2_reg_3080[31]_i_26_n_40\
    );
\trunc_ln2_reg_3080[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(36),
      I1 => trunc_ln255_reg_3005(37),
      O => \trunc_ln2_reg_3080[31]_i_27_n_40\
    );
\trunc_ln2_reg_3080[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln255_reg_3005(36),
      I1 => \trunc_ln2_reg_3080_reg[31]_i_22_n_44\,
      O => \trunc_ln2_reg_3080[31]_i_28_n_40\
    );
\trunc_ln2_reg_3080[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(35),
      I1 => trunc_ln255_reg_3005(35),
      O => \trunc_ln2_reg_3080[31]_i_29_n_40\
    );
\trunc_ln2_reg_3080[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_1191_p2(42),
      I1 => trunc_ln255_1_reg_3010(42),
      I2 => xb_4_fu_1191_p2(43),
      I3 => trunc_ln255_1_reg_3010(43),
      O => \trunc_ln2_reg_3080[31]_i_3_n_40\
    );
\trunc_ln2_reg_3080[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(34),
      I1 => trunc_ln255_reg_3005(34),
      O => \trunc_ln2_reg_3080[31]_i_30_n_40\
    );
\trunc_ln2_reg_3080[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(34),
      I1 => sext_ln263_fu_1166_p1(35),
      O => \trunc_ln2_reg_3080[31]_i_31_n_40\
    );
\trunc_ln2_reg_3080[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(35),
      I1 => sext_ln263_fu_1166_p1(34),
      O => \trunc_ln2_reg_3080[31]_i_32_n_40\
    );
\trunc_ln2_reg_3080[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(35),
      I1 => sext_ln263_fu_1166_p1(33),
      O => \trunc_ln2_reg_3080[31]_i_33_n_40\
    );
\trunc_ln2_reg_3080[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_1191_p2(41),
      I1 => trunc_ln255_1_reg_3010(41),
      I2 => xb_4_fu_1191_p2(42),
      I3 => trunc_ln255_1_reg_3010(42),
      O => \trunc_ln2_reg_3080[31]_i_4_n_40\
    );
\trunc_ln2_reg_3080[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_1191_p2(40),
      I1 => trunc_ln255_1_reg_3010(40),
      I2 => xb_4_fu_1191_p2(41),
      I3 => trunc_ln255_1_reg_3010(41),
      O => \trunc_ln2_reg_3080[31]_i_5_n_40\
    );
\trunc_ln2_reg_3080[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => xb_4_fu_1191_p2(39),
      I1 => trunc_ln255_1_reg_3010(39),
      I2 => xb_4_fu_1191_p2(40),
      I3 => trunc_ln255_1_reg_3010(40),
      O => \trunc_ln2_reg_3080[31]_i_6_n_40\
    );
\trunc_ln2_reg_3080[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E0FF00FF01EE1"
    )
        port map (
      I0 => trunc_ln255_1_reg_3010(44),
      I1 => xb_4_fu_1191_p2(44),
      I2 => trunc_ln255_1_reg_3010(46),
      I3 => xb_4_fu_1191_p2(46),
      I4 => trunc_ln255_1_reg_3010(45),
      I5 => xb_4_fu_1191_p2(45),
      O => \trunc_ln2_reg_3080[31]_i_8_n_40\
    );
\trunc_ln2_reg_3080[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969669"
    )
        port map (
      I0 => \trunc_ln2_reg_3080[31]_i_2_n_40\,
      I1 => trunc_ln255_1_reg_3010(45),
      I2 => xb_4_fu_1191_p2(45),
      I3 => trunc_ln255_1_reg_3010(44),
      I4 => xb_4_fu_1191_p2(44),
      O => \trunc_ln2_reg_3080[31]_i_9_n_40\
    );
\trunc_ln2_reg_3080[8]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(17),
      I1 => trunc_ln255_reg_3005(17),
      O => \trunc_ln2_reg_3080[8]_i_20_n_40\
    );
\trunc_ln2_reg_3080[8]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(16),
      I1 => trunc_ln255_reg_3005(16),
      O => \trunc_ln2_reg_3080[8]_i_21_n_40\
    );
\trunc_ln2_reg_3080[8]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(15),
      I1 => trunc_ln255_reg_3005(15),
      O => \trunc_ln2_reg_3080[8]_i_22_n_40\
    );
\trunc_ln2_reg_3080[8]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(14),
      I1 => trunc_ln255_reg_3005(14),
      O => \trunc_ln2_reg_3080[8]_i_23_n_40\
    );
\trunc_ln2_reg_3080[8]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(13),
      I1 => trunc_ln255_reg_3005(13),
      O => \trunc_ln2_reg_3080[8]_i_24_n_40\
    );
\trunc_ln2_reg_3080[8]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(12),
      I1 => trunc_ln255_reg_3005(12),
      O => \trunc_ln2_reg_3080[8]_i_25_n_40\
    );
\trunc_ln2_reg_3080[8]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(11),
      I1 => trunc_ln255_reg_3005(11),
      O => \trunc_ln2_reg_3080[8]_i_26_n_40\
    );
\trunc_ln2_reg_3080[8]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln263_fu_1181_p2(10),
      I1 => trunc_ln255_reg_3005(10),
      O => \trunc_ln2_reg_3080[8]_i_27_n_40\
    );
\trunc_ln2_reg_3080[8]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(16),
      I1 => sext_ln263_fu_1166_p1(18),
      O => \trunc_ln2_reg_3080[8]_i_28_n_40\
    );
\trunc_ln2_reg_3080[8]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(15),
      I1 => sext_ln263_fu_1166_p1(17),
      O => \trunc_ln2_reg_3080[8]_i_29_n_40\
    );
\trunc_ln2_reg_3080[8]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(14),
      I1 => sext_ln263_fu_1166_p1(16),
      O => \trunc_ln2_reg_3080[8]_i_30_n_40\
    );
\trunc_ln2_reg_3080[8]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(13),
      I1 => sext_ln263_fu_1166_p1(15),
      O => \trunc_ln2_reg_3080[8]_i_31_n_40\
    );
\trunc_ln2_reg_3080[8]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(12),
      I1 => sext_ln263_fu_1166_p1(14),
      O => \trunc_ln2_reg_3080[8]_i_32_n_40\
    );
\trunc_ln2_reg_3080[8]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(11),
      I1 => sext_ln263_fu_1166_p1(13),
      O => \trunc_ln2_reg_3080[8]_i_33_n_40\
    );
\trunc_ln2_reg_3080[8]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(10),
      I1 => sext_ln263_fu_1166_p1(12),
      O => \trunc_ln2_reg_3080[8]_i_34_n_40\
    );
\trunc_ln2_reg_3080[8]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln263_fu_1166_p1(9),
      I1 => sext_ln263_fu_1166_p1(11),
      O => \trunc_ln2_reg_3080[8]_i_35_n_40\
    );
\trunc_ln2_reg_3080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(15),
      Q => trunc_ln2_reg_3080(0),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[0]_i_34\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[0]_i_34_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[0]_i_34_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[0]_i_34_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[0]_i_34_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[0]_i_34_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[0]_i_34_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[0]_i_34_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[0]_i_34_n_47\,
      DI(7 downto 0) => sub_ln263_fu_1181_p2(9 downto 2),
      O(7 downto 0) => xb_4_fu_1191_p2(9 downto 2),
      S(7) => \trunc_ln2_reg_3080[0]_i_37_n_40\,
      S(6) => \trunc_ln2_reg_3080[0]_i_38_n_40\,
      S(5) => \trunc_ln2_reg_3080[0]_i_39_n_40\,
      S(4) => \trunc_ln2_reg_3080[0]_i_40_n_40\,
      S(3) => \trunc_ln2_reg_3080[0]_i_41_n_40\,
      S(2) => \trunc_ln2_reg_3080[0]_i_42_n_40\,
      S(1) => \trunc_ln2_reg_3080[0]_i_43_n_40\,
      S(0) => \trunc_ln2_reg_3080[0]_i_44_n_40\
    );
\trunc_ln2_reg_3080_reg[0]_i_36\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[0]_i_36_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[0]_i_36_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[0]_i_36_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[0]_i_36_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[0]_i_36_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[0]_i_36_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[0]_i_36_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[0]_i_36_n_47\,
      DI(7 downto 3) => sext_ln263_fu_1166_p1(8 downto 4),
      DI(2) => '0',
      DI(1) => \trunc_ln2_reg_3080[0]_i_45_n_40\,
      DI(0) => '0',
      O(7 downto 1) => sub_ln263_fu_1181_p2(8 downto 2),
      O(0) => \NLW_trunc_ln2_reg_3080_reg[0]_i_36_O_UNCONNECTED\(0),
      S(7) => \trunc_ln2_reg_3080[0]_i_46_n_40\,
      S(6) => \trunc_ln2_reg_3080[0]_i_47_n_40\,
      S(5) => \trunc_ln2_reg_3080[0]_i_48_n_40\,
      S(4) => \trunc_ln2_reg_3080[0]_i_49_n_40\,
      S(3) => \trunc_ln2_reg_3080[0]_i_50_n_40\,
      S(2) => \trunc_ln2_reg_3080[0]_i_51_n_40\,
      S(1) => sext_ln263_fu_1166_p1(4),
      S(0) => '0'
    );
\trunc_ln2_reg_3080_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(25),
      Q => trunc_ln2_reg_3080(10),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(26),
      Q => trunc_ln2_reg_3080(11),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(27),
      Q => trunc_ln2_reg_3080(12),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(28),
      Q => trunc_ln2_reg_3080(13),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(29),
      Q => trunc_ln2_reg_3080(14),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(30),
      Q => trunc_ln2_reg_3080(15),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(31),
      Q => trunc_ln2_reg_3080(16),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[16]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[8]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[16]_i_18_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[16]_i_18_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[16]_i_18_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[16]_i_18_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[16]_i_18_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[16]_i_18_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[16]_i_18_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[16]_i_18_n_47\,
      DI(7 downto 0) => sub_ln263_fu_1181_p2(25 downto 18),
      O(7 downto 0) => xb_4_fu_1191_p2(25 downto 18),
      S(7) => \trunc_ln2_reg_3080[16]_i_20_n_40\,
      S(6) => \trunc_ln2_reg_3080[16]_i_21_n_40\,
      S(5) => \trunc_ln2_reg_3080[16]_i_22_n_40\,
      S(4) => \trunc_ln2_reg_3080[16]_i_23_n_40\,
      S(3) => \trunc_ln2_reg_3080[16]_i_24_n_40\,
      S(2) => \trunc_ln2_reg_3080[16]_i_25_n_40\,
      S(1) => \trunc_ln2_reg_3080[16]_i_26_n_40\,
      S(0) => \trunc_ln2_reg_3080[16]_i_27_n_40\
    );
\trunc_ln2_reg_3080_reg[16]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[8]_i_19_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[16]_i_19_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[16]_i_19_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[16]_i_19_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[16]_i_19_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[16]_i_19_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[16]_i_19_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[16]_i_19_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[16]_i_19_n_47\,
      DI(7 downto 0) => sext_ln263_fu_1166_p1(24 downto 17),
      O(7 downto 0) => sub_ln263_fu_1181_p2(24 downto 17),
      S(7) => \trunc_ln2_reg_3080[16]_i_28_n_40\,
      S(6) => \trunc_ln2_reg_3080[16]_i_29_n_40\,
      S(5) => \trunc_ln2_reg_3080[16]_i_30_n_40\,
      S(4) => \trunc_ln2_reg_3080[16]_i_31_n_40\,
      S(3) => \trunc_ln2_reg_3080[16]_i_32_n_40\,
      S(2) => \trunc_ln2_reg_3080[16]_i_33_n_40\,
      S(1) => \trunc_ln2_reg_3080[16]_i_34_n_40\,
      S(0) => \trunc_ln2_reg_3080[16]_i_35_n_40\
    );
\trunc_ln2_reg_3080_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(32),
      Q => trunc_ln2_reg_3080(17),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(33),
      Q => trunc_ln2_reg_3080(18),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(34),
      Q => trunc_ln2_reg_3080(19),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(16),
      Q => trunc_ln2_reg_3080(1),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(35),
      Q => trunc_ln2_reg_3080(20),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(36),
      Q => trunc_ln2_reg_3080(21),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(37),
      Q => trunc_ln2_reg_3080(22),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(38),
      Q => trunc_ln2_reg_3080(23),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(39),
      Q => trunc_ln2_reg_3080(24),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[24]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[16]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[24]_i_18_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[24]_i_18_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[24]_i_18_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[24]_i_18_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[24]_i_18_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[24]_i_18_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[24]_i_18_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[24]_i_18_n_47\,
      DI(7 downto 0) => sub_ln263_fu_1181_p2(33 downto 26),
      O(7 downto 0) => xb_4_fu_1191_p2(33 downto 26),
      S(7) => \trunc_ln2_reg_3080[24]_i_20_n_40\,
      S(6) => \trunc_ln2_reg_3080[24]_i_21_n_40\,
      S(5) => \trunc_ln2_reg_3080[24]_i_22_n_40\,
      S(4) => \trunc_ln2_reg_3080[24]_i_23_n_40\,
      S(3) => \trunc_ln2_reg_3080[24]_i_24_n_40\,
      S(2) => \trunc_ln2_reg_3080[24]_i_25_n_40\,
      S(1) => \trunc_ln2_reg_3080[24]_i_26_n_40\,
      S(0) => \trunc_ln2_reg_3080[24]_i_27_n_40\
    );
\trunc_ln2_reg_3080_reg[24]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[16]_i_19_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[24]_i_19_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[24]_i_19_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[24]_i_19_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[24]_i_19_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[24]_i_19_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[24]_i_19_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[24]_i_19_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[24]_i_19_n_47\,
      DI(7 downto 0) => sext_ln263_fu_1166_p1(32 downto 25),
      O(7 downto 0) => sub_ln263_fu_1181_p2(32 downto 25),
      S(7) => \trunc_ln2_reg_3080[24]_i_28_n_40\,
      S(6) => \trunc_ln2_reg_3080[24]_i_29_n_40\,
      S(5) => \trunc_ln2_reg_3080[24]_i_30_n_40\,
      S(4) => \trunc_ln2_reg_3080[24]_i_31_n_40\,
      S(3) => \trunc_ln2_reg_3080[24]_i_32_n_40\,
      S(2) => \trunc_ln2_reg_3080[24]_i_33_n_40\,
      S(1) => \trunc_ln2_reg_3080[24]_i_34_n_40\,
      S(0) => \trunc_ln2_reg_3080[24]_i_35_n_40\
    );
\trunc_ln2_reg_3080_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(40),
      Q => trunc_ln2_reg_3080(25),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(41),
      Q => trunc_ln2_reg_3080(26),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(42),
      Q => trunc_ln2_reg_3080(27),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(43),
      Q => trunc_ln2_reg_3080(28),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(44),
      Q => trunc_ln2_reg_3080(29),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(17),
      Q => trunc_ln2_reg_3080(2),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(45),
      Q => trunc_ln2_reg_3080(30),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(46),
      Q => trunc_ln2_reg_3080(31),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[31]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[31]_i_16_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln2_reg_3080_reg[31]_i_15_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln2_reg_3080_reg[31]_i_15_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[31]_i_15_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[31]_i_15_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[31]_i_15_n_47\,
      DI(7 downto 4) => B"0000",
      DI(3 downto 0) => trunc_ln255_reg_3005(44 downto 41),
      O(7 downto 5) => \NLW_trunc_ln2_reg_3080_reg[31]_i_15_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => xb_4_fu_1191_p2(46 downto 42),
      S(7 downto 5) => B"000",
      S(4) => \trunc_ln2_reg_3080[31]_i_17_n_40\,
      S(3) => \trunc_ln2_reg_3080[31]_i_18_n_40\,
      S(2) => \trunc_ln2_reg_3080[31]_i_19_n_40\,
      S(1) => \trunc_ln2_reg_3080[31]_i_20_n_40\,
      S(0) => \trunc_ln2_reg_3080[31]_i_21_n_40\
    );
\trunc_ln2_reg_3080_reg[31]_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[24]_i_18_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[31]_i_16_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[31]_i_16_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[31]_i_16_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[31]_i_16_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[31]_i_16_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[31]_i_16_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[31]_i_16_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[31]_i_16_n_47\,
      DI(7 downto 3) => trunc_ln255_reg_3005(40 downto 36),
      DI(2) => \trunc_ln2_reg_3080_reg[31]_i_22_n_44\,
      DI(1 downto 0) => sub_ln263_fu_1181_p2(35 downto 34),
      O(7 downto 0) => xb_4_fu_1191_p2(41 downto 34),
      S(7) => \trunc_ln2_reg_3080[31]_i_23_n_40\,
      S(6) => \trunc_ln2_reg_3080[31]_i_24_n_40\,
      S(5) => \trunc_ln2_reg_3080[31]_i_25_n_40\,
      S(4) => \trunc_ln2_reg_3080[31]_i_26_n_40\,
      S(3) => \trunc_ln2_reg_3080[31]_i_27_n_40\,
      S(2) => \trunc_ln2_reg_3080[31]_i_28_n_40\,
      S(1) => \trunc_ln2_reg_3080[31]_i_29_n_40\,
      S(0) => \trunc_ln2_reg_3080[31]_i_30_n_40\
    );
\trunc_ln2_reg_3080_reg[31]_i_22\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[24]_i_19_n_40\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_trunc_ln2_reg_3080_reg[31]_i_22_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \trunc_ln2_reg_3080_reg[31]_i_22_n_44\,
      CO(2) => \NLW_trunc_ln2_reg_3080_reg[31]_i_22_CO_UNCONNECTED\(2),
      CO(1) => \trunc_ln2_reg_3080_reg[31]_i_22_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[31]_i_22_n_47\,
      DI(7 downto 3) => B"00000",
      DI(2) => sext_ln263_fu_1166_p1(34),
      DI(1) => sext_ln263_fu_1166_p1(35),
      DI(0) => sext_ln263_fu_1166_p1(33),
      O(7 downto 3) => \NLW_trunc_ln2_reg_3080_reg[31]_i_22_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln263_fu_1181_p2(35 downto 33),
      S(7 downto 3) => B"00001",
      S(2) => \trunc_ln2_reg_3080[31]_i_31_n_40\,
      S(1) => \trunc_ln2_reg_3080[31]_i_32_n_40\,
      S(0) => \trunc_ln2_reg_3080[31]_i_33_n_40\
    );
\trunc_ln2_reg_3080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(18),
      Q => trunc_ln2_reg_3080(3),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(19),
      Q => trunc_ln2_reg_3080(4),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(20),
      Q => trunc_ln2_reg_3080(5),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(21),
      Q => trunc_ln2_reg_3080(6),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(22),
      Q => trunc_ln2_reg_3080(7),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(23),
      Q => trunc_ln2_reg_3080(8),
      R => '0'
    );
\trunc_ln2_reg_3080_reg[8]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[0]_i_34_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[8]_i_18_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[8]_i_18_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[8]_i_18_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[8]_i_18_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[8]_i_18_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[8]_i_18_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[8]_i_18_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[8]_i_18_n_47\,
      DI(7 downto 0) => sub_ln263_fu_1181_p2(17 downto 10),
      O(7 downto 0) => xb_4_fu_1191_p2(17 downto 10),
      S(7) => \trunc_ln2_reg_3080[8]_i_20_n_40\,
      S(6) => \trunc_ln2_reg_3080[8]_i_21_n_40\,
      S(5) => \trunc_ln2_reg_3080[8]_i_22_n_40\,
      S(4) => \trunc_ln2_reg_3080[8]_i_23_n_40\,
      S(3) => \trunc_ln2_reg_3080[8]_i_24_n_40\,
      S(2) => \trunc_ln2_reg_3080[8]_i_25_n_40\,
      S(1) => \trunc_ln2_reg_3080[8]_i_26_n_40\,
      S(0) => \trunc_ln2_reg_3080[8]_i_27_n_40\
    );
\trunc_ln2_reg_3080_reg[8]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln2_reg_3080_reg[0]_i_36_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln2_reg_3080_reg[8]_i_19_n_40\,
      CO(6) => \trunc_ln2_reg_3080_reg[8]_i_19_n_41\,
      CO(5) => \trunc_ln2_reg_3080_reg[8]_i_19_n_42\,
      CO(4) => \trunc_ln2_reg_3080_reg[8]_i_19_n_43\,
      CO(3) => \trunc_ln2_reg_3080_reg[8]_i_19_n_44\,
      CO(2) => \trunc_ln2_reg_3080_reg[8]_i_19_n_45\,
      CO(1) => \trunc_ln2_reg_3080_reg[8]_i_19_n_46\,
      CO(0) => \trunc_ln2_reg_3080_reg[8]_i_19_n_47\,
      DI(7 downto 0) => sext_ln263_fu_1166_p1(16 downto 9),
      O(7 downto 0) => sub_ln263_fu_1181_p2(16 downto 9),
      S(7) => \trunc_ln2_reg_3080[8]_i_28_n_40\,
      S(6) => \trunc_ln2_reg_3080[8]_i_29_n_40\,
      S(5) => \trunc_ln2_reg_3080[8]_i_30_n_40\,
      S(4) => \trunc_ln2_reg_3080[8]_i_31_n_40\,
      S(3) => \trunc_ln2_reg_3080[8]_i_32_n_40\,
      S(2) => \trunc_ln2_reg_3080[8]_i_33_n_40\,
      S(1) => \trunc_ln2_reg_3080[8]_i_34_n_40\,
      S(0) => \trunc_ln2_reg_3080[8]_i_35_n_40\
    );
\trunc_ln2_reg_3080_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln278_fu_1196_p2(24),
      Q => trunc_ln2_reg_3080(9),
      R => '0'
    );
\trunc_ln304_reg_3331[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(15),
      I1 => trunc_ln469_1_fu_2192_p4(15),
      O => \trunc_ln304_reg_3331[15]_i_2_n_40\
    );
\trunc_ln304_reg_3331[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(14),
      I1 => trunc_ln469_1_fu_2192_p4(14),
      O => \trunc_ln304_reg_3331[15]_i_3_n_40\
    );
\trunc_ln304_reg_3331[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(13),
      I1 => trunc_ln469_1_fu_2192_p4(13),
      O => \trunc_ln304_reg_3331[15]_i_4_n_40\
    );
\trunc_ln304_reg_3331[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(12),
      I1 => trunc_ln469_1_fu_2192_p4(12),
      O => \trunc_ln304_reg_3331[15]_i_5_n_40\
    );
\trunc_ln304_reg_3331[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(11),
      I1 => trunc_ln469_1_fu_2192_p4(11),
      O => \trunc_ln304_reg_3331[15]_i_6_n_40\
    );
\trunc_ln304_reg_3331[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(10),
      I1 => trunc_ln469_1_fu_2192_p4(10),
      O => \trunc_ln304_reg_3331[15]_i_7_n_40\
    );
\trunc_ln304_reg_3331[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(9),
      I1 => trunc_ln469_1_fu_2192_p4(9),
      O => \trunc_ln304_reg_3331[15]_i_8_n_40\
    );
\trunc_ln304_reg_3331[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(8),
      I1 => trunc_ln469_1_fu_2192_p4(8),
      O => \trunc_ln304_reg_3331[15]_i_9_n_40\
    );
\trunc_ln304_reg_3331[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(23),
      I1 => trunc_ln469_1_fu_2192_p4(23),
      O => \trunc_ln304_reg_3331[23]_i_2_n_40\
    );
\trunc_ln304_reg_3331[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(22),
      I1 => trunc_ln469_1_fu_2192_p4(22),
      O => \trunc_ln304_reg_3331[23]_i_3_n_40\
    );
\trunc_ln304_reg_3331[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(21),
      I1 => trunc_ln469_1_fu_2192_p4(21),
      O => \trunc_ln304_reg_3331[23]_i_4_n_40\
    );
\trunc_ln304_reg_3331[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(20),
      I1 => trunc_ln469_1_fu_2192_p4(20),
      O => \trunc_ln304_reg_3331[23]_i_5_n_40\
    );
\trunc_ln304_reg_3331[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(19),
      I1 => trunc_ln469_1_fu_2192_p4(19),
      O => \trunc_ln304_reg_3331[23]_i_6_n_40\
    );
\trunc_ln304_reg_3331[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(18),
      I1 => trunc_ln469_1_fu_2192_p4(18),
      O => \trunc_ln304_reg_3331[23]_i_7_n_40\
    );
\trunc_ln304_reg_3331[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(17),
      I1 => trunc_ln469_1_fu_2192_p4(17),
      O => \trunc_ln304_reg_3331[23]_i_8_n_40\
    );
\trunc_ln304_reg_3331[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(16),
      I1 => trunc_ln469_1_fu_2192_p4(16),
      O => \trunc_ln304_reg_3331[23]_i_9_n_40\
    );
\trunc_ln304_reg_3331[30]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(31),
      I1 => trunc_ln469_1_fu_2192_p4(31),
      O => \trunc_ln304_reg_3331[30]_i_2_n_40\
    );
\trunc_ln304_reg_3331[30]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(30),
      I1 => trunc_ln469_1_fu_2192_p4(30),
      O => \trunc_ln304_reg_3331[30]_i_3_n_40\
    );
\trunc_ln304_reg_3331[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(29),
      I1 => trunc_ln469_1_fu_2192_p4(29),
      O => \trunc_ln304_reg_3331[30]_i_4_n_40\
    );
\trunc_ln304_reg_3331[30]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(28),
      I1 => trunc_ln469_1_fu_2192_p4(28),
      O => \trunc_ln304_reg_3331[30]_i_5_n_40\
    );
\trunc_ln304_reg_3331[30]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(27),
      I1 => trunc_ln469_1_fu_2192_p4(27),
      O => \trunc_ln304_reg_3331[30]_i_6_n_40\
    );
\trunc_ln304_reg_3331[30]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(26),
      I1 => trunc_ln469_1_fu_2192_p4(26),
      O => \trunc_ln304_reg_3331[30]_i_7_n_40\
    );
\trunc_ln304_reg_3331[30]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(25),
      I1 => trunc_ln469_1_fu_2192_p4(25),
      O => \trunc_ln304_reg_3331[30]_i_8_n_40\
    );
\trunc_ln304_reg_3331[30]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(24),
      I1 => trunc_ln469_1_fu_2192_p4(24),
      O => \trunc_ln304_reg_3331[30]_i_9_n_40\
    );
\trunc_ln304_reg_3331[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(7),
      I1 => trunc_ln469_1_fu_2192_p4(7),
      O => \trunc_ln304_reg_3331[7]_i_2_n_40\
    );
\trunc_ln304_reg_3331[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(6),
      I1 => trunc_ln469_1_fu_2192_p4(6),
      O => \trunc_ln304_reg_3331[7]_i_3_n_40\
    );
\trunc_ln304_reg_3331[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(5),
      I1 => trunc_ln469_1_fu_2192_p4(5),
      O => \trunc_ln304_reg_3331[7]_i_4_n_40\
    );
\trunc_ln304_reg_3331[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(4),
      I1 => trunc_ln469_1_fu_2192_p4(4),
      O => \trunc_ln304_reg_3331[7]_i_5_n_40\
    );
\trunc_ln304_reg_3331[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(3),
      I1 => trunc_ln469_1_fu_2192_p4(3),
      O => \trunc_ln304_reg_3331[7]_i_6_n_40\
    );
\trunc_ln304_reg_3331[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(2),
      I1 => trunc_ln469_1_fu_2192_p4(2),
      O => \trunc_ln304_reg_3331[7]_i_7_n_40\
    );
\trunc_ln304_reg_3331[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(1),
      I1 => trunc_ln469_1_fu_2192_p4(1),
      O => \trunc_ln304_reg_3331[7]_i_8_n_40\
    );
\trunc_ln304_reg_3331[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_824(0),
      I1 => trunc_ln469_1_fu_2192_p4(0),
      O => \trunc_ln304_reg_3331[7]_i_9_n_40\
    );
\trunc_ln304_reg_3331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(0),
      Q => trunc_ln304_reg_3331(0),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(10),
      Q => trunc_ln304_reg_3331(10),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(11),
      Q => trunc_ln304_reg_3331(11),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(12),
      Q => trunc_ln304_reg_3331(12),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(13),
      Q => trunc_ln304_reg_3331(13),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(14),
      Q => trunc_ln304_reg_3331(14),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(15),
      Q => trunc_ln304_reg_3331(15),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln304_reg_3331_reg[7]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln304_reg_3331_reg[15]_i_1_n_40\,
      CO(6) => \trunc_ln304_reg_3331_reg[15]_i_1_n_41\,
      CO(5) => \trunc_ln304_reg_3331_reg[15]_i_1_n_42\,
      CO(4) => \trunc_ln304_reg_3331_reg[15]_i_1_n_43\,
      CO(3) => \trunc_ln304_reg_3331_reg[15]_i_1_n_44\,
      CO(2) => \trunc_ln304_reg_3331_reg[15]_i_1_n_45\,
      CO(1) => \trunc_ln304_reg_3331_reg[15]_i_1_n_46\,
      CO(0) => \trunc_ln304_reg_3331_reg[15]_i_1_n_47\,
      DI(7 downto 0) => reg_824(15 downto 8),
      O(7 downto 0) => trunc_ln304_fu_2208_p1(15 downto 8),
      S(7) => \trunc_ln304_reg_3331[15]_i_2_n_40\,
      S(6) => \trunc_ln304_reg_3331[15]_i_3_n_40\,
      S(5) => \trunc_ln304_reg_3331[15]_i_4_n_40\,
      S(4) => \trunc_ln304_reg_3331[15]_i_5_n_40\,
      S(3) => \trunc_ln304_reg_3331[15]_i_6_n_40\,
      S(2) => \trunc_ln304_reg_3331[15]_i_7_n_40\,
      S(1) => \trunc_ln304_reg_3331[15]_i_8_n_40\,
      S(0) => \trunc_ln304_reg_3331[15]_i_9_n_40\
    );
\trunc_ln304_reg_3331_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(16),
      Q => trunc_ln304_reg_3331(16),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(17),
      Q => trunc_ln304_reg_3331(17),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(18),
      Q => trunc_ln304_reg_3331(18),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(19),
      Q => trunc_ln304_reg_3331(19),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(1),
      Q => trunc_ln304_reg_3331(1),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(20),
      Q => trunc_ln304_reg_3331(20),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(21),
      Q => trunc_ln304_reg_3331(21),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(22),
      Q => trunc_ln304_reg_3331(22),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(23),
      Q => trunc_ln304_reg_3331(23),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln304_reg_3331_reg[15]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \trunc_ln304_reg_3331_reg[23]_i_1_n_40\,
      CO(6) => \trunc_ln304_reg_3331_reg[23]_i_1_n_41\,
      CO(5) => \trunc_ln304_reg_3331_reg[23]_i_1_n_42\,
      CO(4) => \trunc_ln304_reg_3331_reg[23]_i_1_n_43\,
      CO(3) => \trunc_ln304_reg_3331_reg[23]_i_1_n_44\,
      CO(2) => \trunc_ln304_reg_3331_reg[23]_i_1_n_45\,
      CO(1) => \trunc_ln304_reg_3331_reg[23]_i_1_n_46\,
      CO(0) => \trunc_ln304_reg_3331_reg[23]_i_1_n_47\,
      DI(7 downto 0) => reg_824(23 downto 16),
      O(7 downto 0) => trunc_ln304_fu_2208_p1(23 downto 16),
      S(7) => \trunc_ln304_reg_3331[23]_i_2_n_40\,
      S(6) => \trunc_ln304_reg_3331[23]_i_3_n_40\,
      S(5) => \trunc_ln304_reg_3331[23]_i_4_n_40\,
      S(4) => \trunc_ln304_reg_3331[23]_i_5_n_40\,
      S(3) => \trunc_ln304_reg_3331[23]_i_6_n_40\,
      S(2) => \trunc_ln304_reg_3331[23]_i_7_n_40\,
      S(1) => \trunc_ln304_reg_3331[23]_i_8_n_40\,
      S(0) => \trunc_ln304_reg_3331[23]_i_9_n_40\
    );
\trunc_ln304_reg_3331_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(24),
      Q => trunc_ln304_reg_3331(24),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(25),
      Q => trunc_ln304_reg_3331(25),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(26),
      Q => trunc_ln304_reg_3331(26),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(27),
      Q => trunc_ln304_reg_3331(27),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(28),
      Q => trunc_ln304_reg_3331(28),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(29),
      Q => trunc_ln304_reg_3331(29),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(2),
      Q => trunc_ln304_reg_3331(2),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(30),
      Q => trunc_ln304_reg_3331(30),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln304_reg_3331_reg[23]_i_1_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln304_reg_3331_reg[30]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln304_reg_3331_reg[30]_i_1_n_41\,
      CO(5) => \trunc_ln304_reg_3331_reg[30]_i_1_n_42\,
      CO(4) => \trunc_ln304_reg_3331_reg[30]_i_1_n_43\,
      CO(3) => \trunc_ln304_reg_3331_reg[30]_i_1_n_44\,
      CO(2) => \trunc_ln304_reg_3331_reg[30]_i_1_n_45\,
      CO(1) => \trunc_ln304_reg_3331_reg[30]_i_1_n_46\,
      CO(0) => \trunc_ln304_reg_3331_reg[30]_i_1_n_47\,
      DI(7) => '0',
      DI(6 downto 0) => reg_824(30 downto 24),
      O(7) => \trunc_ln304_fu_2208_p1__0\(31),
      O(6 downto 0) => trunc_ln304_fu_2208_p1(30 downto 24),
      S(7) => \trunc_ln304_reg_3331[30]_i_2_n_40\,
      S(6) => \trunc_ln304_reg_3331[30]_i_3_n_40\,
      S(5) => \trunc_ln304_reg_3331[30]_i_4_n_40\,
      S(4) => \trunc_ln304_reg_3331[30]_i_5_n_40\,
      S(3) => \trunc_ln304_reg_3331[30]_i_6_n_40\,
      S(2) => \trunc_ln304_reg_3331[30]_i_7_n_40\,
      S(1) => \trunc_ln304_reg_3331[30]_i_8_n_40\,
      S(0) => \trunc_ln304_reg_3331[30]_i_9_n_40\
    );
\trunc_ln304_reg_3331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(3),
      Q => trunc_ln304_reg_3331(3),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(4),
      Q => trunc_ln304_reg_3331(4),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(5),
      Q => trunc_ln304_reg_3331(5),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(6),
      Q => trunc_ln304_reg_3331(6),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(7),
      Q => trunc_ln304_reg_3331(7),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln304_reg_3331_reg[7]_i_1_n_40\,
      CO(6) => \trunc_ln304_reg_3331_reg[7]_i_1_n_41\,
      CO(5) => \trunc_ln304_reg_3331_reg[7]_i_1_n_42\,
      CO(4) => \trunc_ln304_reg_3331_reg[7]_i_1_n_43\,
      CO(3) => \trunc_ln304_reg_3331_reg[7]_i_1_n_44\,
      CO(2) => \trunc_ln304_reg_3331_reg[7]_i_1_n_45\,
      CO(1) => \trunc_ln304_reg_3331_reg[7]_i_1_n_46\,
      CO(0) => \trunc_ln304_reg_3331_reg[7]_i_1_n_47\,
      DI(7 downto 0) => reg_824(7 downto 0),
      O(7 downto 0) => trunc_ln304_fu_2208_p1(7 downto 0),
      S(7) => \trunc_ln304_reg_3331[7]_i_2_n_40\,
      S(6) => \trunc_ln304_reg_3331[7]_i_3_n_40\,
      S(5) => \trunc_ln304_reg_3331[7]_i_4_n_40\,
      S(4) => \trunc_ln304_reg_3331[7]_i_5_n_40\,
      S(3) => \trunc_ln304_reg_3331[7]_i_6_n_40\,
      S(2) => \trunc_ln304_reg_3331[7]_i_7_n_40\,
      S(1) => \trunc_ln304_reg_3331[7]_i_8_n_40\,
      S(0) => \trunc_ln304_reg_3331[7]_i_9_n_40\
    );
\trunc_ln304_reg_3331_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(8),
      Q => trunc_ln304_reg_3331(8),
      R => '0'
    );
\trunc_ln304_reg_3331_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln304_fu_2208_p1(9),
      Q => trunc_ln304_reg_3331(9),
      R => '0'
    );
\trunc_ln3_reg_3085[1]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => xb_4_fu_1191_p2(3),
      I1 => trunc_ln255_1_reg_3010(3),
      I2 => tqmf_load_2_reg_3015(1),
      I3 => ap_CS_fsm_state9,
      I4 => DOUTBDOUT(1),
      O => \trunc_ln3_reg_3085[1]_i_23_n_40\
    );
\trunc_ln3_reg_3085[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => xb_4_fu_1191_p2(2),
      I1 => trunc_ln255_1_reg_3010(2),
      I2 => tqmf_load_2_reg_3015(0),
      I3 => ap_CS_fsm_state9,
      I4 => DOUTBDOUT(0),
      O => \trunc_ln3_reg_3085[1]_i_24_n_40\
    );
\trunc_ln3_reg_3085[1]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DE2E21D"
    )
        port map (
      I0 => DOUTBDOUT(0),
      I1 => ap_CS_fsm_state9,
      I2 => tqmf_load_2_reg_3015(0),
      I3 => xb_4_fu_1191_p2(2),
      I4 => trunc_ln255_1_reg_3010(2),
      O => \trunc_ln3_reg_3085[1]_i_25_n_40\
    );
\trunc_ln3_reg_3085[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => trunc_ln255_1_reg_3010(0),
      I1 => trunc_ln255_reg_3005(0),
      O => \trunc_ln3_reg_3085[1]_i_26_n_40\
    );
\trunc_ln3_reg_3085[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => grp_fu_730_p0(0),
      I1 => trunc_ln255_1_reg_3010(2),
      I2 => xb_4_fu_1191_p2(2),
      I3 => trunc_ln255_1_reg_3010(3),
      I4 => xb_4_fu_1191_p2(3),
      I5 => grp_fu_730_p0(1),
      O => \trunc_ln3_reg_3085[1]_i_32_n_40\
    );
\trunc_ln3_reg_3085[1]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => trunc_ln255_reg_3005(1),
      I1 => trunc_ln255_1_reg_3010(1),
      I2 => trunc_ln255_1_reg_3010(2),
      I3 => xb_4_fu_1191_p2(2),
      I4 => grp_fu_730_p0(0),
      O => \trunc_ln3_reg_3085[1]_i_33_n_40\
    );
\trunc_ln3_reg_3085[1]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => trunc_ln255_reg_3005(0),
      I1 => trunc_ln255_1_reg_3010(0),
      I2 => trunc_ln255_reg_3005(1),
      I3 => trunc_ln255_1_reg_3010(1),
      O => \trunc_ln3_reg_3085[1]_i_34_n_40\
    );
\trunc_ln3_reg_3085[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_1191_p2(38),
      I1 => trunc_ln255_1_reg_3010(38),
      I2 => xb_4_fu_1191_p2(40),
      I3 => trunc_ln255_1_reg_3010(40),
      I4 => trunc_ln255_1_reg_3010(39),
      I5 => xb_4_fu_1191_p2(39),
      O => \trunc_ln3_reg_3085[25]_i_10_n_40\
    );
\trunc_ln3_reg_3085[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_1191_p2(39),
      I1 => trunc_ln255_1_reg_3010(39),
      I2 => trunc_ln255_1_reg_3010(38),
      I3 => xb_4_fu_1191_p2(38),
      O => \trunc_ln3_reg_3085[25]_i_2_n_40\
    );
\trunc_ln3_reg_3085[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_1191_p2(41),
      I1 => trunc_ln255_1_reg_3010(41),
      I2 => xb_4_fu_1191_p2(43),
      I3 => trunc_ln255_1_reg_3010(43),
      I4 => trunc_ln255_1_reg_3010(42),
      I5 => xb_4_fu_1191_p2(42),
      O => \trunc_ln3_reg_3085[31]_i_10_n_40\
    );
\trunc_ln3_reg_3085[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_1191_p2(40),
      I1 => trunc_ln255_1_reg_3010(40),
      I2 => xb_4_fu_1191_p2(42),
      I3 => trunc_ln255_1_reg_3010(42),
      I4 => trunc_ln255_1_reg_3010(41),
      I5 => xb_4_fu_1191_p2(41),
      O => \trunc_ln3_reg_3085[31]_i_11_n_40\
    );
\trunc_ln3_reg_3085[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_1191_p2(39),
      I1 => trunc_ln255_1_reg_3010(39),
      I2 => xb_4_fu_1191_p2(41),
      I3 => trunc_ln255_1_reg_3010(41),
      I4 => trunc_ln255_1_reg_3010(40),
      I5 => xb_4_fu_1191_p2(40),
      O => \trunc_ln3_reg_3085[31]_i_12_n_40\
    );
\trunc_ln3_reg_3085[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_1191_p2(44),
      I1 => trunc_ln255_1_reg_3010(44),
      I2 => trunc_ln255_1_reg_3010(43),
      I3 => xb_4_fu_1191_p2(43),
      O => \trunc_ln3_reg_3085[31]_i_2_n_40\
    );
\trunc_ln3_reg_3085[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_1191_p2(43),
      I1 => trunc_ln255_1_reg_3010(43),
      I2 => trunc_ln255_1_reg_3010(42),
      I3 => xb_4_fu_1191_p2(42),
      O => \trunc_ln3_reg_3085[31]_i_3_n_40\
    );
\trunc_ln3_reg_3085[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_1191_p2(42),
      I1 => trunc_ln255_1_reg_3010(42),
      I2 => trunc_ln255_1_reg_3010(41),
      I3 => xb_4_fu_1191_p2(41),
      O => \trunc_ln3_reg_3085[31]_i_4_n_40\
    );
\trunc_ln3_reg_3085[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_1191_p2(41),
      I1 => trunc_ln255_1_reg_3010(41),
      I2 => trunc_ln255_1_reg_3010(40),
      I3 => xb_4_fu_1191_p2(40),
      O => \trunc_ln3_reg_3085[31]_i_5_n_40\
    );
\trunc_ln3_reg_3085[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => xb_4_fu_1191_p2(40),
      I1 => trunc_ln255_1_reg_3010(40),
      I2 => trunc_ln255_1_reg_3010(39),
      I3 => xb_4_fu_1191_p2(39),
      O => \trunc_ln3_reg_3085[31]_i_6_n_40\
    );
\trunc_ln3_reg_3085[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00F4BB4B44BF00F"
    )
        port map (
      I0 => trunc_ln255_1_reg_3010(44),
      I1 => xb_4_fu_1191_p2(44),
      I2 => trunc_ln255_1_reg_3010(46),
      I3 => xb_4_fu_1191_p2(46),
      I4 => xb_4_fu_1191_p2(45),
      I5 => trunc_ln255_1_reg_3010(45),
      O => \trunc_ln3_reg_3085[31]_i_7_n_40\
    );
\trunc_ln3_reg_3085[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => \trunc_ln3_reg_3085[31]_i_2_n_40\,
      I1 => trunc_ln255_1_reg_3010(45),
      I2 => xb_4_fu_1191_p2(45),
      I3 => trunc_ln255_1_reg_3010(44),
      I4 => xb_4_fu_1191_p2(44),
      O => \trunc_ln3_reg_3085[31]_i_8_n_40\
    );
\trunc_ln3_reg_3085[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FD22D2DD2F00F"
    )
        port map (
      I0 => xb_4_fu_1191_p2(42),
      I1 => trunc_ln255_1_reg_3010(42),
      I2 => xb_4_fu_1191_p2(44),
      I3 => trunc_ln255_1_reg_3010(44),
      I4 => trunc_ln255_1_reg_3010(43),
      I5 => xb_4_fu_1191_p2(43),
      O => \trunc_ln3_reg_3085[31]_i_9_n_40\
    );
\trunc_ln3_reg_3085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(15),
      Q => trunc_ln3_reg_3085(0),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(25),
      Q => trunc_ln3_reg_3085(10),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(26),
      Q => trunc_ln3_reg_3085(11),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(27),
      Q => trunc_ln3_reg_3085(12),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(28),
      Q => trunc_ln3_reg_3085(13),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(29),
      Q => trunc_ln3_reg_3085(14),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(30),
      Q => trunc_ln3_reg_3085(15),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(31),
      Q => trunc_ln3_reg_3085(16),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(32),
      Q => trunc_ln3_reg_3085(17),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(33),
      Q => trunc_ln3_reg_3085(18),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(34),
      Q => trunc_ln3_reg_3085(19),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(16),
      Q => trunc_ln3_reg_3085(1),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(35),
      Q => trunc_ln3_reg_3085(20),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(36),
      Q => trunc_ln3_reg_3085(21),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(37),
      Q => trunc_ln3_reg_3085(22),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(38),
      Q => trunc_ln3_reg_3085(23),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(39),
      Q => trunc_ln3_reg_3085(24),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(40),
      Q => trunc_ln3_reg_3085(25),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(41),
      Q => trunc_ln3_reg_3085(26),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(42),
      Q => trunc_ln3_reg_3085(27),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(43),
      Q => trunc_ln3_reg_3085(28),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(44),
      Q => trunc_ln3_reg_3085(29),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(17),
      Q => trunc_ln3_reg_3085(2),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(45),
      Q => trunc_ln3_reg_3085(30),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(46),
      Q => trunc_ln3_reg_3085(31),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(18),
      Q => trunc_ln3_reg_3085(3),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(19),
      Q => trunc_ln3_reg_3085(4),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(20),
      Q => trunc_ln3_reg_3085(5),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(21),
      Q => trunc_ln3_reg_3085(6),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(22),
      Q => trunc_ln3_reg_3085(7),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(23),
      Q => trunc_ln3_reg_3085(8),
      R => '0'
    );
\trunc_ln3_reg_3085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln279_fu_1202_p20_out(24),
      Q => trunc_ln3_reg_3085(9),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(0),
      Q => trunc_ln469_1_reg_3326(0),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(10),
      Q => trunc_ln469_1_reg_3326(10),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(11),
      Q => trunc_ln469_1_reg_3326(11),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(12),
      Q => trunc_ln469_1_reg_3326(12),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(13),
      Q => trunc_ln469_1_reg_3326(13),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(14),
      Q => trunc_ln469_1_reg_3326(14),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(15),
      Q => trunc_ln469_1_reg_3326(15),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(16),
      Q => trunc_ln469_1_reg_3326(16),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(17),
      Q => trunc_ln469_1_reg_3326(17),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(18),
      Q => trunc_ln469_1_reg_3326(18),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(19),
      Q => trunc_ln469_1_reg_3326(19),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(1),
      Q => trunc_ln469_1_reg_3326(1),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(20),
      Q => trunc_ln469_1_reg_3326(20),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(21),
      Q => trunc_ln469_1_reg_3326(21),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(22),
      Q => trunc_ln469_1_reg_3326(22),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(23),
      Q => trunc_ln469_1_reg_3326(23),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(24),
      Q => trunc_ln469_1_reg_3326(24),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(25),
      Q => trunc_ln469_1_reg_3326(25),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(26),
      Q => trunc_ln469_1_reg_3326(26),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(27),
      Q => trunc_ln469_1_reg_3326(27),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(28),
      Q => trunc_ln469_1_reg_3326(28),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(29),
      Q => trunc_ln469_1_reg_3326(29),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(2),
      Q => trunc_ln469_1_reg_3326(2),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(30),
      Q => trunc_ln469_1_reg_3326(30),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(31),
      Q => trunc_ln469_1_reg_3326(31),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(3),
      Q => trunc_ln469_1_reg_3326(3),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(4),
      Q => trunc_ln469_1_reg_3326(4),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(5),
      Q => trunc_ln469_1_reg_3326(5),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(6),
      Q => trunc_ln469_1_reg_3326(6),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(7),
      Q => trunc_ln469_1_reg_3326(7),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(8),
      Q => trunc_ln469_1_reg_3326(8),
      R => '0'
    );
\trunc_ln469_1_reg_3326_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state26,
      D => trunc_ln469_1_fu_2192_p4(9),
      Q => trunc_ln469_1_reg_3326(9),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(0),
      Q => trunc_ln4_reg_3099(0),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(10),
      Q => trunc_ln4_reg_3099(10),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(11),
      Q => trunc_ln4_reg_3099(11),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(12),
      Q => trunc_ln4_reg_3099(12),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(13),
      Q => trunc_ln4_reg_3099(13),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(14),
      Q => trunc_ln4_reg_3099(14),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(15),
      Q => trunc_ln4_reg_3099(15),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(16),
      Q => trunc_ln4_reg_3099(16),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(17),
      Q => trunc_ln4_reg_3099(17),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(18),
      Q => trunc_ln4_reg_3099(18),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(19),
      Q => trunc_ln4_reg_3099(19),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(1),
      Q => trunc_ln4_reg_3099(1),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(20),
      Q => trunc_ln4_reg_3099(20),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(21),
      Q => trunc_ln4_reg_3099(21),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(22),
      Q => trunc_ln4_reg_3099(22),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(23),
      Q => trunc_ln4_reg_3099(23),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(24),
      Q => trunc_ln4_reg_3099(24),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(25),
      Q => trunc_ln4_reg_3099(25),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(26),
      Q => trunc_ln4_reg_3099(26),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(27),
      Q => trunc_ln4_reg_3099(27),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(28),
      Q => trunc_ln4_reg_3099(28),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(29),
      Q => trunc_ln4_reg_3099(29),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(2),
      Q => trunc_ln4_reg_3099(2),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(30),
      Q => trunc_ln4_reg_3099(30),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(31),
      Q => trunc_ln4_reg_3099(31),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(3),
      Q => trunc_ln4_reg_3099(3),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(4),
      Q => trunc_ln4_reg_3099(4),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(5),
      Q => trunc_ln4_reg_3099(5),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(6),
      Q => trunc_ln4_reg_3099(6),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(7),
      Q => trunc_ln4_reg_3099(7),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(8),
      Q => trunc_ln4_reg_3099(8),
      R => '0'
    );
\trunc_ln4_reg_3099_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => trunc_ln4_fu_1310_p4(9),
      Q => trunc_ln4_reg_3099(9),
      R => '0'
    );
\trunc_ln522_1_reg_3355[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(11),
      I1 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      O => \select_ln624_fu_2424_p3__0\(11)
    );
\trunc_ln522_1_reg_3355[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(12),
      I1 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      O => \select_ln624_fu_2424_p3__0\(12)
    );
\trunc_ln522_1_reg_3355[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(13),
      I1 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_2_n_40\,
      O => \select_ln624_fu_2424_p3__0\(13)
    );
\trunc_ln522_1_reg_3355[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444455545555"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355[2]_i_3_n_40\,
      I1 => \trunc_ln522_1_reg_3355[2]_i_4_n_40\,
      I2 => \trunc_ln522_1_reg_3355[2]_i_5_n_40\,
      I3 => \trunc_ln522_1_reg_3355[2]_i_6_n_40\,
      I4 => \trunc_ln522_1_reg_3355[2]_i_7_n_40\,
      I5 => \trunc_ln522_1_reg_3355[2]_i_8_n_40\,
      O => \trunc_ln522_1_reg_3355[2]_i_2_n_40\
    );
\trunc_ln522_1_reg_3355[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(15),
      I1 => sext_ln617_fu_2394_p1(14),
      O => \trunc_ln522_1_reg_3355[2]_i_3_n_40\
    );
\trunc_ln522_1_reg_3355[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(15),
      I1 => sext_ln617_fu_2394_p1(13),
      O => \trunc_ln522_1_reg_3355[2]_i_4_n_40\
    );
\trunc_ln522_1_reg_3355[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0D0"
    )
        port map (
      I0 => sext_ln618_fu_2367_p1(1),
      I1 => sext_ln617_fu_2394_p1(7),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(2),
      I4 => sext_ln617_fu_2394_p1(9),
      O => \trunc_ln522_1_reg_3355[2]_i_5_n_40\
    );
\trunc_ln522_1_reg_3355[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F0E0"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(6),
      I1 => sext_ln617_fu_2394_p1(5),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I3 => sext_ln617_fu_2394_p1(4),
      I4 => sext_ln617_fu_2394_p1(10),
      O => \trunc_ln522_1_reg_3355[2]_i_6_n_40\
    );
\trunc_ln522_1_reg_3355[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(3),
      I1 => sext_ln618_fu_2367_p1(0),
      I2 => sext_ln617_fu_2394_p1(8),
      I3 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      O => \trunc_ln522_1_reg_3355[2]_i_7_n_40\
    );
\trunc_ln522_1_reg_3355[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sext_ln617_fu_2394_p1(11),
      I1 => sext_ln617_fu_2394_p1(12),
      I2 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      O => \trunc_ln522_1_reg_3355[2]_i_8_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      I1 => sext_ln617_fu_2394_p1(14),
      I2 => sext_ln617_fu_2394_p1(15),
      O => \select_ln624_fu_2424_p3__0\(14)
    );
\trunc_ln522_1_reg_3355[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln314_reg_3339_reg[1]_0\(0),
      I1 => sext_ln618_fu_2367_p1(10),
      O => \trunc_ln522_1_reg_3355[3]_i_10_n_40\
    );
\trunc_ln522_1_reg_3355[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_ln314_reg_3339_reg[1]_0\(0),
      I1 => sext_ln618_fu_2367_p1(11),
      O => \trunc_ln522_1_reg_3355[3]_i_9_n_40\
    );
\trunc_ln522_1_reg_3355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => \select_ln624_fu_2424_p3__0\(11),
      Q => \^trunc_ln522_1_reg_3355_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln522_1_reg_3355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => \select_ln624_fu_2424_p3__0\(12),
      Q => \^trunc_ln522_1_reg_3355_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln522_1_reg_3355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => \select_ln624_fu_2424_p3__0\(13),
      Q => \^trunc_ln522_1_reg_3355_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln522_1_reg_3355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(6),
      D => \select_ln624_fu_2424_p3__0\(14),
      Q => \^trunc_ln522_1_reg_3355_reg[3]_0\(3),
      R => '0'
    );
\trunc_ln522_1_reg_3355_reg[3]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \nbh_reg[9]_i_2_n_40\,
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_41\,
      CO(5) => \NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_CO_UNCONNECTED\(5),
      CO(4) => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_43\,
      CO(3) => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_44\,
      CO(2) => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_45\,
      CO(1) => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_46\,
      CO(0) => \trunc_ln522_1_reg_3355_reg[3]_i_2_n_47\,
      DI(7 downto 6) => B"00",
      DI(5 downto 2) => sext_ln618_fu_2367_p1(14 downto 11),
      DI(1) => mux_1_1(12),
      DI(0) => \^add_ln314_reg_3339_reg[1]_0\(0),
      O(7 downto 6) => \NLW_trunc_ln522_1_reg_3355_reg[3]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => sext_ln617_fu_2394_p1(15 downto 10),
      S(7 downto 6) => B"01",
      S(5 downto 2) => \nbh_reg[10]\(3 downto 0),
      S(1) => \trunc_ln522_1_reg_3355[3]_i_9_n_40\,
      S(0) => \trunc_ln522_1_reg_3355[3]_i_10_n_40\
    );
\trunc_ln7_reg_3193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_55,
      Q => trunc_ln7_reg_3193(0),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_45,
      Q => trunc_ln7_reg_3193(10),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_44,
      Q => trunc_ln7_reg_3193(11),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_43,
      Q => trunc_ln7_reg_3193(12),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_42,
      Q => trunc_ln7_reg_3193(13),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_41,
      Q => trunc_ln7_reg_3193(14),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_40,
      Q => trunc_ln7_reg_3193(15),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_54,
      Q => trunc_ln7_reg_3193(1),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_53,
      Q => trunc_ln7_reg_3193(2),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_52,
      Q => trunc_ln7_reg_3193(3),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_51,
      Q => trunc_ln7_reg_3193(4),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_50,
      Q => trunc_ln7_reg_3193(5),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_49,
      Q => trunc_ln7_reg_3193(6),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_48,
      Q => trunc_ln7_reg_3193(7),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_47,
      Q => trunc_ln7_reg_3193(8),
      R => '0'
    );
\trunc_ln7_reg_3193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => mul_16s_15ns_31_1_1_U10_n_46,
      Q => trunc_ln7_reg_3193(9),
      R => '0'
    );
\trunc_ln_reg_3201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => \trunc_ln_reg_3201_reg[3]_1\(0),
      Q => \^trunc_ln_reg_3201_reg[3]_0\(0),
      R => '0'
    );
\trunc_ln_reg_3201_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => \trunc_ln_reg_3201_reg[3]_1\(1),
      Q => \^trunc_ln_reg_3201_reg[3]_0\(1),
      R => '0'
    );
\trunc_ln_reg_3201_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => \trunc_ln_reg_3201_reg[3]_1\(2),
      Q => \^trunc_ln_reg_3201_reg[3]_0\(2),
      R => '0'
    );
\trunc_ln_reg_3201_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[31]_0\(3),
      D => \trunc_ln_reg_3201_reg[3]_1\(3),
      Q => \^trunc_ln_reg_3201_reg[3]_0\(3),
      R => '0'
    );
\xa_1_fu_338_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_80,
      Q => xa_1_fu_338_reg(0),
      R => '0'
    );
\xa_1_fu_338_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_86,
      Q => xa_1_fu_338_reg(10),
      R => '0'
    );
\xa_1_fu_338_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_85,
      Q => xa_1_fu_338_reg(11),
      R => '0'
    );
\xa_1_fu_338_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_84,
      Q => xa_1_fu_338_reg(12),
      R => '0'
    );
\xa_1_fu_338_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_83,
      Q => xa_1_fu_338_reg(13),
      R => '0'
    );
\xa_1_fu_338_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_82,
      Q => xa_1_fu_338_reg(14),
      R => '0'
    );
\xa_1_fu_338_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_81,
      Q => xa_1_fu_338_reg(15),
      R => '0'
    );
\xa_1_fu_338_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_96,
      Q => xa_1_fu_338_reg(16),
      R => '0'
    );
\xa_1_fu_338_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_95,
      Q => xa_1_fu_338_reg(17),
      R => '0'
    );
\xa_1_fu_338_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_94,
      Q => xa_1_fu_338_reg(18),
      R => '0'
    );
\xa_1_fu_338_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_93,
      Q => xa_1_fu_338_reg(19),
      R => '0'
    );
\xa_1_fu_338_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_79,
      Q => xa_1_fu_338_reg(1),
      R => '0'
    );
\xa_1_fu_338_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_92,
      Q => xa_1_fu_338_reg(20),
      R => '0'
    );
\xa_1_fu_338_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_91,
      Q => xa_1_fu_338_reg(21),
      R => '0'
    );
\xa_1_fu_338_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_90,
      Q => xa_1_fu_338_reg(22),
      R => '0'
    );
\xa_1_fu_338_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_89,
      Q => xa_1_fu_338_reg(23),
      R => '0'
    );
\xa_1_fu_338_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_104,
      Q => xa_1_fu_338_reg(24),
      R => '0'
    );
\xa_1_fu_338_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_103,
      Q => xa_1_fu_338_reg(25),
      R => '0'
    );
\xa_1_fu_338_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_102,
      Q => xa_1_fu_338_reg(26),
      R => '0'
    );
\xa_1_fu_338_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_101,
      Q => xa_1_fu_338_reg(27),
      R => '0'
    );
\xa_1_fu_338_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_100,
      Q => xa_1_fu_338_reg(28),
      R => '0'
    );
\xa_1_fu_338_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_99,
      Q => xa_1_fu_338_reg(29),
      R => '0'
    );
\xa_1_fu_338_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_78,
      Q => xa_1_fu_338_reg(2),
      R => '0'
    );
\xa_1_fu_338_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_98,
      Q => xa_1_fu_338_reg(30),
      R => '0'
    );
\xa_1_fu_338_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_97,
      Q => xa_1_fu_338_reg(31),
      R => '0'
    );
\xa_1_fu_338_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_112,
      Q => xa_1_fu_338_reg(32),
      R => '0'
    );
\xa_1_fu_338_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_111,
      Q => xa_1_fu_338_reg(33),
      R => '0'
    );
\xa_1_fu_338_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_110,
      Q => xa_1_fu_338_reg(34),
      R => '0'
    );
\xa_1_fu_338_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_109,
      Q => xa_1_fu_338_reg(35),
      R => '0'
    );
\xa_1_fu_338_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_108,
      Q => xa_1_fu_338_reg(36),
      R => '0'
    );
\xa_1_fu_338_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_107,
      Q => xa_1_fu_338_reg(37),
      R => '0'
    );
\xa_1_fu_338_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_106,
      Q => xa_1_fu_338_reg(38),
      R => '0'
    );
\xa_1_fu_338_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_105,
      Q => xa_1_fu_338_reg(39),
      R => '0'
    );
\xa_1_fu_338_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_77,
      Q => xa_1_fu_338_reg(3),
      R => '0'
    );
\xa_1_fu_338_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_119,
      Q => xa_1_fu_338_reg(40),
      R => '0'
    );
\xa_1_fu_338_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_118,
      Q => xa_1_fu_338_reg(41),
      R => '0'
    );
\xa_1_fu_338_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_117,
      Q => xa_1_fu_338_reg(42),
      R => '0'
    );
\xa_1_fu_338_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_116,
      Q => xa_1_fu_338_reg(43),
      R => '0'
    );
\xa_1_fu_338_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_115,
      Q => xa_1_fu_338_reg(44),
      R => '0'
    );
\xa_1_fu_338_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_114,
      Q => xa_1_fu_338_reg(45),
      R => '0'
    );
\xa_1_fu_338_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_113,
      Q => xa_1_fu_338_reg(46),
      R => '0'
    );
\xa_1_fu_338_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_76,
      Q => xa_1_fu_338_reg(4),
      R => '0'
    );
\xa_1_fu_338_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_75,
      Q => xa_1_fu_338_reg(5),
      R => '0'
    );
\xa_1_fu_338_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_74,
      Q => xa_1_fu_338_reg(6),
      R => '0'
    );
\xa_1_fu_338_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_73,
      Q => xa_1_fu_338_reg(7),
      R => '0'
    );
\xa_1_fu_338_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_88,
      Q => xa_1_fu_338_reg(8),
      R => '0'
    );
\xa_1_fu_338_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U2_n_87,
      Q => xa_1_fu_338_reg(9),
      R => '0'
    );
\xb_1_fu_342_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_48,
      Q => xb_1_fu_342_reg(0),
      R => '0'
    );
\xb_1_fu_342_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_54,
      Q => xb_1_fu_342_reg(10),
      R => '0'
    );
\xb_1_fu_342_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_53,
      Q => xb_1_fu_342_reg(11),
      R => '0'
    );
\xb_1_fu_342_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_52,
      Q => xb_1_fu_342_reg(12),
      R => '0'
    );
\xb_1_fu_342_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_51,
      Q => xb_1_fu_342_reg(13),
      R => '0'
    );
\xb_1_fu_342_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_50,
      Q => xb_1_fu_342_reg(14),
      R => '0'
    );
\xb_1_fu_342_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_49,
      Q => xb_1_fu_342_reg(15),
      R => '0'
    );
\xb_1_fu_342_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_64,
      Q => xb_1_fu_342_reg(16),
      R => '0'
    );
\xb_1_fu_342_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_63,
      Q => xb_1_fu_342_reg(17),
      R => '0'
    );
\xb_1_fu_342_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_62,
      Q => xb_1_fu_342_reg(18),
      R => '0'
    );
\xb_1_fu_342_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_61,
      Q => xb_1_fu_342_reg(19),
      R => '0'
    );
\xb_1_fu_342_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_47,
      Q => xb_1_fu_342_reg(1),
      R => '0'
    );
\xb_1_fu_342_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_60,
      Q => xb_1_fu_342_reg(20),
      R => '0'
    );
\xb_1_fu_342_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_59,
      Q => xb_1_fu_342_reg(21),
      R => '0'
    );
\xb_1_fu_342_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_58,
      Q => xb_1_fu_342_reg(22),
      R => '0'
    );
\xb_1_fu_342_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_57,
      Q => xb_1_fu_342_reg(23),
      R => '0'
    );
\xb_1_fu_342_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_72,
      Q => xb_1_fu_342_reg(24),
      R => '0'
    );
\xb_1_fu_342_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_71,
      Q => xb_1_fu_342_reg(25),
      R => '0'
    );
\xb_1_fu_342_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_70,
      Q => xb_1_fu_342_reg(26),
      R => '0'
    );
\xb_1_fu_342_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_69,
      Q => xb_1_fu_342_reg(27),
      R => '0'
    );
\xb_1_fu_342_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_68,
      Q => xb_1_fu_342_reg(28),
      R => '0'
    );
\xb_1_fu_342_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_67,
      Q => xb_1_fu_342_reg(29),
      R => '0'
    );
\xb_1_fu_342_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_46,
      Q => xb_1_fu_342_reg(2),
      R => '0'
    );
\xb_1_fu_342_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_66,
      Q => xb_1_fu_342_reg(30),
      R => '0'
    );
\xb_1_fu_342_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_65,
      Q => xb_1_fu_342_reg(31),
      R => '0'
    );
\xb_1_fu_342_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_80,
      Q => xb_1_fu_342_reg(32),
      R => '0'
    );
\xb_1_fu_342_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_79,
      Q => xb_1_fu_342_reg(33),
      R => '0'
    );
\xb_1_fu_342_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_78,
      Q => xb_1_fu_342_reg(34),
      R => '0'
    );
\xb_1_fu_342_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_77,
      Q => xb_1_fu_342_reg(35),
      R => '0'
    );
\xb_1_fu_342_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_76,
      Q => xb_1_fu_342_reg(36),
      R => '0'
    );
\xb_1_fu_342_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_75,
      Q => xb_1_fu_342_reg(37),
      R => '0'
    );
\xb_1_fu_342_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_74,
      Q => xb_1_fu_342_reg(38),
      R => '0'
    );
\xb_1_fu_342_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_73,
      Q => xb_1_fu_342_reg(39),
      R => '0'
    );
\xb_1_fu_342_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_45,
      Q => xb_1_fu_342_reg(3),
      R => '0'
    );
\xb_1_fu_342_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_87,
      Q => xb_1_fu_342_reg(40),
      R => '0'
    );
\xb_1_fu_342_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_86,
      Q => xb_1_fu_342_reg(41),
      R => '0'
    );
\xb_1_fu_342_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_85,
      Q => xb_1_fu_342_reg(42),
      R => '0'
    );
\xb_1_fu_342_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_84,
      Q => xb_1_fu_342_reg(43),
      R => '0'
    );
\xb_1_fu_342_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_83,
      Q => xb_1_fu_342_reg(44),
      R => '0'
    );
\xb_1_fu_342_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_82,
      Q => xb_1_fu_342_reg(45),
      R => '0'
    );
\xb_1_fu_342_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_81,
      Q => xb_1_fu_342_reg(46),
      R => '0'
    );
\xb_1_fu_342_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_44,
      Q => xb_1_fu_342_reg(4),
      R => '0'
    );
\xb_1_fu_342_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_43,
      Q => xb_1_fu_342_reg(5),
      R => '0'
    );
\xb_1_fu_342_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_42,
      Q => xb_1_fu_342_reg(6),
      R => '0'
    );
\xb_1_fu_342_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_41,
      Q => xb_1_fu_342_reg(7),
      R => '0'
    );
\xb_1_fu_342_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_56,
      Q => xb_1_fu_342_reg(8),
      R => '0'
    );
\xb_1_fu_342_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => mul_15s_32s_47_1_1_U3_n_55,
      Q => xb_1_fu_342_reg(9),
      R => '0'
    );
\zl_1_fu_358_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_85,
      Q => \zl_1_fu_358_reg_n_40_[0]\,
      R => '0'
    );
\zl_1_fu_358_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_75,
      Q => \zl_1_fu_358_reg_n_40_[10]\,
      R => '0'
    );
\zl_1_fu_358_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_74,
      Q => \zl_1_fu_358_reg_n_40_[11]\,
      R => '0'
    );
\zl_1_fu_358_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_73,
      Q => \zl_1_fu_358_reg_n_40_[12]\,
      R => '0'
    );
\zl_1_fu_358_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_72,
      Q => \zl_1_fu_358_reg_n_40_[13]\,
      R => '0'
    );
\zl_1_fu_358_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_71,
      Q => trunc_ln4_fu_1310_p4(0),
      R => '0'
    );
\zl_1_fu_358_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_70,
      Q => trunc_ln4_fu_1310_p4(1),
      R => '0'
    );
\zl_1_fu_358_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_69,
      Q => trunc_ln4_fu_1310_p4(2),
      R => '0'
    );
\zl_1_fu_358_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_68,
      Q => trunc_ln4_fu_1310_p4(3),
      R => '0'
    );
\zl_1_fu_358_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_67,
      Q => trunc_ln4_fu_1310_p4(4),
      R => '0'
    );
\zl_1_fu_358_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_66,
      Q => trunc_ln4_fu_1310_p4(5),
      R => '0'
    );
\zl_1_fu_358_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_84,
      Q => \zl_1_fu_358_reg_n_40_[1]\,
      R => '0'
    );
\zl_1_fu_358_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_65,
      Q => trunc_ln4_fu_1310_p4(6),
      R => '0'
    );
\zl_1_fu_358_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_64,
      Q => trunc_ln4_fu_1310_p4(7),
      R => '0'
    );
\zl_1_fu_358_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_63,
      Q => trunc_ln4_fu_1310_p4(8),
      R => '0'
    );
\zl_1_fu_358_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_62,
      Q => trunc_ln4_fu_1310_p4(9),
      R => '0'
    );
\zl_1_fu_358_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_61,
      Q => trunc_ln4_fu_1310_p4(10),
      R => '0'
    );
\zl_1_fu_358_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_60,
      Q => trunc_ln4_fu_1310_p4(11),
      R => '0'
    );
\zl_1_fu_358_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_59,
      Q => trunc_ln4_fu_1310_p4(12),
      R => '0'
    );
\zl_1_fu_358_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_58,
      Q => trunc_ln4_fu_1310_p4(13),
      R => '0'
    );
\zl_1_fu_358_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_57,
      Q => trunc_ln4_fu_1310_p4(14),
      R => '0'
    );
\zl_1_fu_358_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_56,
      Q => trunc_ln4_fu_1310_p4(15),
      R => '0'
    );
\zl_1_fu_358_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_83,
      Q => \zl_1_fu_358_reg_n_40_[2]\,
      R => '0'
    );
\zl_1_fu_358_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_55,
      Q => trunc_ln4_fu_1310_p4(16),
      R => '0'
    );
\zl_1_fu_358_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_54,
      Q => trunc_ln4_fu_1310_p4(17),
      R => '0'
    );
\zl_1_fu_358_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_53,
      Q => trunc_ln4_fu_1310_p4(18),
      R => '0'
    );
\zl_1_fu_358_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_52,
      Q => trunc_ln4_fu_1310_p4(19),
      R => '0'
    );
\zl_1_fu_358_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_51,
      Q => trunc_ln4_fu_1310_p4(20),
      R => '0'
    );
\zl_1_fu_358_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_50,
      Q => trunc_ln4_fu_1310_p4(21),
      R => '0'
    );
\zl_1_fu_358_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_49,
      Q => trunc_ln4_fu_1310_p4(22),
      R => '0'
    );
\zl_1_fu_358_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_48,
      Q => trunc_ln4_fu_1310_p4(23),
      R => '0'
    );
\zl_1_fu_358_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_47,
      Q => trunc_ln4_fu_1310_p4(24),
      R => '0'
    );
\zl_1_fu_358_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_46,
      Q => trunc_ln4_fu_1310_p4(25),
      R => '0'
    );
\zl_1_fu_358_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_82,
      Q => \zl_1_fu_358_reg_n_40_[3]\,
      R => '0'
    );
\zl_1_fu_358_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_45,
      Q => trunc_ln4_fu_1310_p4(26),
      R => '0'
    );
\zl_1_fu_358_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_44,
      Q => trunc_ln4_fu_1310_p4(27),
      R => '0'
    );
\zl_1_fu_358_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_43,
      Q => trunc_ln4_fu_1310_p4(28),
      R => '0'
    );
\zl_1_fu_358_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_42,
      Q => trunc_ln4_fu_1310_p4(29),
      R => '0'
    );
\zl_1_fu_358_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_41,
      Q => trunc_ln4_fu_1310_p4(30),
      R => '0'
    );
\zl_1_fu_358_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_40,
      Q => trunc_ln4_fu_1310_p4(31),
      R => '0'
    );
\zl_1_fu_358_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_81,
      Q => \zl_1_fu_358_reg_n_40_[4]\,
      R => '0'
    );
\zl_1_fu_358_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_80,
      Q => \zl_1_fu_358_reg_n_40_[5]\,
      R => '0'
    );
\zl_1_fu_358_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_79,
      Q => \zl_1_fu_358_reg_n_40_[6]\,
      R => '0'
    );
\zl_1_fu_358_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_78,
      Q => \zl_1_fu_358_reg_n_40_[7]\,
      R => '0'
    );
\zl_1_fu_358_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_77,
      Q => \zl_1_fu_358_reg_n_40_[8]\,
      R => '0'
    );
\zl_1_fu_358_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(8),
      D => mul_16s_32s_48_1_1_U5_n_76,
      Q => \zl_1_fu_358_reg_n_40_[9]\,
      R => '0'
    );
\zl_4_fu_378_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_85,
      Q => \zl_4_fu_378_reg_n_40_[0]\,
      R => '0'
    );
\zl_4_fu_378_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_75,
      Q => \zl_4_fu_378_reg_n_40_[10]\,
      R => '0'
    );
\zl_4_fu_378_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_74,
      Q => \zl_4_fu_378_reg_n_40_[11]\,
      R => '0'
    );
\zl_4_fu_378_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_73,
      Q => \zl_4_fu_378_reg_n_40_[12]\,
      R => '0'
    );
\zl_4_fu_378_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_72,
      Q => \zl_4_fu_378_reg_n_40_[13]\,
      R => '0'
    );
\zl_4_fu_378_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_71,
      Q => trunc_ln469_1_fu_2192_p4(0),
      R => '0'
    );
\zl_4_fu_378_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_70,
      Q => trunc_ln469_1_fu_2192_p4(1),
      R => '0'
    );
\zl_4_fu_378_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_69,
      Q => trunc_ln469_1_fu_2192_p4(2),
      R => '0'
    );
\zl_4_fu_378_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_68,
      Q => trunc_ln469_1_fu_2192_p4(3),
      R => '0'
    );
\zl_4_fu_378_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_67,
      Q => trunc_ln469_1_fu_2192_p4(4),
      R => '0'
    );
\zl_4_fu_378_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_66,
      Q => trunc_ln469_1_fu_2192_p4(5),
      R => '0'
    );
\zl_4_fu_378_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_84,
      Q => \zl_4_fu_378_reg_n_40_[1]\,
      R => '0'
    );
\zl_4_fu_378_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_65,
      Q => trunc_ln469_1_fu_2192_p4(6),
      R => '0'
    );
\zl_4_fu_378_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_64,
      Q => trunc_ln469_1_fu_2192_p4(7),
      R => '0'
    );
\zl_4_fu_378_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_63,
      Q => trunc_ln469_1_fu_2192_p4(8),
      R => '0'
    );
\zl_4_fu_378_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_62,
      Q => trunc_ln469_1_fu_2192_p4(9),
      R => '0'
    );
\zl_4_fu_378_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_61,
      Q => trunc_ln469_1_fu_2192_p4(10),
      R => '0'
    );
\zl_4_fu_378_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_60,
      Q => trunc_ln469_1_fu_2192_p4(11),
      R => '0'
    );
\zl_4_fu_378_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_59,
      Q => trunc_ln469_1_fu_2192_p4(12),
      R => '0'
    );
\zl_4_fu_378_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_58,
      Q => trunc_ln469_1_fu_2192_p4(13),
      R => '0'
    );
\zl_4_fu_378_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_57,
      Q => trunc_ln469_1_fu_2192_p4(14),
      R => '0'
    );
\zl_4_fu_378_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_56,
      Q => trunc_ln469_1_fu_2192_p4(15),
      R => '0'
    );
\zl_4_fu_378_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_83,
      Q => \zl_4_fu_378_reg_n_40_[2]\,
      R => '0'
    );
\zl_4_fu_378_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_55,
      Q => trunc_ln469_1_fu_2192_p4(16),
      R => '0'
    );
\zl_4_fu_378_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_54,
      Q => trunc_ln469_1_fu_2192_p4(17),
      R => '0'
    );
\zl_4_fu_378_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_53,
      Q => trunc_ln469_1_fu_2192_p4(18),
      R => '0'
    );
\zl_4_fu_378_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_52,
      Q => trunc_ln469_1_fu_2192_p4(19),
      R => '0'
    );
\zl_4_fu_378_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_51,
      Q => trunc_ln469_1_fu_2192_p4(20),
      R => '0'
    );
\zl_4_fu_378_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_50,
      Q => trunc_ln469_1_fu_2192_p4(21),
      R => '0'
    );
\zl_4_fu_378_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_49,
      Q => trunc_ln469_1_fu_2192_p4(22),
      R => '0'
    );
\zl_4_fu_378_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_48,
      Q => trunc_ln469_1_fu_2192_p4(23),
      R => '0'
    );
\zl_4_fu_378_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_47,
      Q => trunc_ln469_1_fu_2192_p4(24),
      R => '0'
    );
\zl_4_fu_378_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_46,
      Q => trunc_ln469_1_fu_2192_p4(25),
      R => '0'
    );
\zl_4_fu_378_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_82,
      Q => \zl_4_fu_378_reg_n_40_[3]\,
      R => '0'
    );
\zl_4_fu_378_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_45,
      Q => trunc_ln469_1_fu_2192_p4(26),
      R => '0'
    );
\zl_4_fu_378_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_44,
      Q => trunc_ln469_1_fu_2192_p4(27),
      R => '0'
    );
\zl_4_fu_378_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_43,
      Q => trunc_ln469_1_fu_2192_p4(28),
      R => '0'
    );
\zl_4_fu_378_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_42,
      Q => trunc_ln469_1_fu_2192_p4(29),
      R => '0'
    );
\zl_4_fu_378_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_41,
      Q => trunc_ln469_1_fu_2192_p4(30),
      R => '0'
    );
\zl_4_fu_378_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_40,
      Q => trunc_ln469_1_fu_2192_p4(31),
      R => '0'
    );
\zl_4_fu_378_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_81,
      Q => \zl_4_fu_378_reg_n_40_[4]\,
      R => '0'
    );
\zl_4_fu_378_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_80,
      Q => \zl_4_fu_378_reg_n_40_[5]\,
      R => '0'
    );
\zl_4_fu_378_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_79,
      Q => \zl_4_fu_378_reg_n_40_[6]\,
      R => '0'
    );
\zl_4_fu_378_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_78,
      Q => \zl_4_fu_378_reg_n_40_[7]\,
      R => '0'
    );
\zl_4_fu_378_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_77,
      Q => \zl_4_fu_378_reg_n_40_[8]\,
      R => '0'
    );
\zl_4_fu_378_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[23]_i_1_n_40\,
      D => mul_14s_32s_46_1_1_U1_n_76,
      Q => \zl_4_fu_378_reg_n_40_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_adpcm_main is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_ce0 : out STD_LOGIC;
    in_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_ce1 : out STD_LOGIC;
    in_data_q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    encoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_ce0 : out STD_LOGIC;
    decoded_we0 : out STD_LOGIC;
    decoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_ce1 : out STD_LOGIC;
    decoded_we1 : out STD_LOGIC;
    decoded_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_adpcm_main : entity is "adpcm_main";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of bd_0_hls_inst_0_adpcm_main : entity is "12'b001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of bd_0_hls_inst_0_adpcm_main : entity is "12'b010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of bd_0_hls_inst_0_adpcm_main : entity is "12'b100000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of bd_0_hls_inst_0_adpcm_main : entity is "12'b000100000000";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_adpcm_main : entity is "yes";
end bd_0_hls_inst_0_adpcm_main;

architecture STRUCTURE of bd_0_hls_inst_0_adpcm_main is
  signal accumc_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumc_we01 : STD_LOGIC;
  signal accumd_U_n_72 : STD_LOGIC;
  signal accumd_U_n_95 : STD_LOGIC;
  signal accumd_U_n_96 : STD_LOGIC;
  signal accumd_U_n_97 : STD_LOGIC;
  signal accumd_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal accumd_ce0 : STD_LOGIC;
  signal accumd_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln217_fu_917_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln223_fu_975_p2 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal add_ln290_reg_3221 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln294_fu_1831_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln317_reg_3380 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln321_fu_2709_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln350_reg_2874 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln354_fu_1389_p2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal add_ln367_reg_3004 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln427_fu_790_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln436_fu_823_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln445_fu_856_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal add_ln451_fu_886_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ah1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ah10 : STD_LOGIC;
  signal ah2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal al10 : STD_LOGIC;
  signal al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ap_CS_fsm_reg_n_40_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state19 : STD_LOGIC;
  signal ap_CS_fsm_state19_2 : STD_LOGIC;
  signal \ap_CS_fsm_state2__0\ : STD_LOGIC;
  signal ap_CS_fsm_state31 : STD_LOGIC;
  signal \ap_CS_fsm_state3__0\ : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state7_1 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_CS_fsm_state9_0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_NS_fsm12_out : STD_LOGIC;
  signal ap_NS_fsm13_out : STD_LOGIC;
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal ap_NS_fsm15_out : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_ready_INST_0_i_1_n_40 : STD_LOGIC;
  signal dec_ah1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_ah2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_ah20 : STD_LOGIC;
  signal dec_al1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_al2 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_al20 : STD_LOGIC;
  signal dec_del_bph_U_n_96 : STD_LOGIC;
  signal dec_del_bph_ce0 : STD_LOGIC;
  signal dec_del_bpl_ce0 : STD_LOGIC;
  signal dec_del_dhx_U_n_68 : STD_LOGIC;
  signal dec_del_dhx_U_n_69 : STD_LOGIC;
  signal dec_del_dhx_U_n_70 : STD_LOGIC;
  signal dec_del_dhx_U_n_71 : STD_LOGIC;
  signal dec_del_dhx_U_n_72 : STD_LOGIC;
  signal dec_del_dhx_U_n_73 : STD_LOGIC;
  signal dec_del_dhx_U_n_74 : STD_LOGIC;
  signal dec_del_dhx_U_n_75 : STD_LOGIC;
  signal dec_del_dhx_U_n_76 : STD_LOGIC;
  signal dec_del_dhx_U_n_77 : STD_LOGIC;
  signal dec_del_dhx_U_n_78 : STD_LOGIC;
  signal dec_del_dhx_U_n_79 : STD_LOGIC;
  signal dec_del_dhx_U_n_80 : STD_LOGIC;
  signal dec_del_dhx_U_n_81 : STD_LOGIC;
  signal dec_del_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dhx_ce0 : STD_LOGIC;
  signal dec_del_dhx_ce1 : STD_LOGIC;
  signal dec_del_dhx_d0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal dec_del_dhx_q0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal dec_del_dhx_q1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal dec_del_dhx_we0 : STD_LOGIC;
  signal dec_del_dltx_U_n_72 : STD_LOGIC;
  signal dec_del_dltx_U_n_73 : STD_LOGIC;
  signal dec_del_dltx_U_n_74 : STD_LOGIC;
  signal dec_del_dltx_U_n_75 : STD_LOGIC;
  signal dec_del_dltx_U_n_76 : STD_LOGIC;
  signal dec_del_dltx_U_n_77 : STD_LOGIC;
  signal dec_del_dltx_U_n_78 : STD_LOGIC;
  signal dec_del_dltx_U_n_79 : STD_LOGIC;
  signal dec_del_dltx_U_n_80 : STD_LOGIC;
  signal dec_del_dltx_U_n_81 : STD_LOGIC;
  signal dec_del_dltx_U_n_82 : STD_LOGIC;
  signal dec_del_dltx_U_n_83 : STD_LOGIC;
  signal dec_del_dltx_U_n_84 : STD_LOGIC;
  signal dec_del_dltx_U_n_85 : STD_LOGIC;
  signal dec_del_dltx_U_n_86 : STD_LOGIC;
  signal dec_del_dltx_U_n_87 : STD_LOGIC;
  signal dec_del_dltx_U_n_88 : STD_LOGIC;
  signal dec_del_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dec_del_dltx_ce0 : STD_LOGIC;
  signal dec_del_dltx_ce1 : STD_LOGIC;
  signal dec_del_dltx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dec_del_dltx_we0 : STD_LOGIC;
  signal dec_deth : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal dec_deth0 : STD_LOGIC;
  signal dec_detl : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal dec_detl0 : STD_LOGIC;
  signal dec_nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_nbh0 : STD_LOGIC;
  signal dec_nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal dec_nbl0 : STD_LOGIC;
  signal dec_ph1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_ph2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dec_rh1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rh2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rh20 : STD_LOGIC;
  signal dec_rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal dec_rlt20 : STD_LOGIC;
  signal \^decoded_address1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^decoded_ce0\ : STD_LOGIC;
  signal delay_bph_ce0 : STD_LOGIC;
  signal delay_bpl_ce0 : STD_LOGIC;
  signal delay_dhx_U_n_68 : STD_LOGIC;
  signal delay_dhx_U_n_69 : STD_LOGIC;
  signal delay_dhx_U_n_70 : STD_LOGIC;
  signal delay_dhx_U_n_71 : STD_LOGIC;
  signal delay_dhx_U_n_72 : STD_LOGIC;
  signal delay_dhx_U_n_73 : STD_LOGIC;
  signal delay_dhx_U_n_74 : STD_LOGIC;
  signal delay_dhx_U_n_75 : STD_LOGIC;
  signal delay_dhx_U_n_76 : STD_LOGIC;
  signal delay_dhx_U_n_77 : STD_LOGIC;
  signal delay_dhx_U_n_78 : STD_LOGIC;
  signal delay_dhx_U_n_79 : STD_LOGIC;
  signal delay_dhx_U_n_80 : STD_LOGIC;
  signal delay_dhx_U_n_81 : STD_LOGIC;
  signal delay_dhx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dhx_ce0 : STD_LOGIC;
  signal delay_dhx_ce1 : STD_LOGIC;
  signal delay_dhx_d0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal delay_dhx_q0 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal delay_dhx_q1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal delay_dhx_we0 : STD_LOGIC;
  signal delay_dltx_U_n_72 : STD_LOGIC;
  signal delay_dltx_U_n_73 : STD_LOGIC;
  signal delay_dltx_U_n_74 : STD_LOGIC;
  signal delay_dltx_U_n_75 : STD_LOGIC;
  signal delay_dltx_U_n_76 : STD_LOGIC;
  signal delay_dltx_U_n_77 : STD_LOGIC;
  signal delay_dltx_U_n_78 : STD_LOGIC;
  signal delay_dltx_U_n_79 : STD_LOGIC;
  signal delay_dltx_U_n_80 : STD_LOGIC;
  signal delay_dltx_U_n_81 : STD_LOGIC;
  signal delay_dltx_U_n_82 : STD_LOGIC;
  signal delay_dltx_U_n_83 : STD_LOGIC;
  signal delay_dltx_U_n_84 : STD_LOGIC;
  signal delay_dltx_U_n_85 : STD_LOGIC;
  signal delay_dltx_U_n_86 : STD_LOGIC;
  signal delay_dltx_U_n_87 : STD_LOGIC;
  signal delay_dltx_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal delay_dltx_ce0 : STD_LOGIC;
  signal delay_dltx_ce1 : STD_LOGIC;
  signal delay_dltx_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal delay_dltx_we0 : STD_LOGIC;
  signal deth : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal deth0 : STD_LOGIC;
  signal detl : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal detl0 : STD_LOGIC;
  signal \^encoded_d0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_519_ap_start_reg : STD_LOGIC;
  signal grp_decode_fu_519_dec_ah1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_519_dec_ah2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_519_dec_ah2_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_519_dec_al1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_519_dec_al2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_519_dec_al2_o_ap_vld : STD_LOGIC;
  signal grp_decode_fu_519_dec_del_dhx_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_decode_fu_519_dec_del_dhx_d1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_decode_fu_519_dec_del_dltx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_decode_fu_519_dec_del_dltx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_decode_fu_519_dec_deth_o : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grp_decode_fu_519_dec_detl_o : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grp_decode_fu_519_dec_nbh_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_519_dec_nbl_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_decode_fu_519_ilb_table_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_decode_fu_519_n_116 : STD_LOGIC;
  signal grp_decode_fu_519_n_117 : STD_LOGIC;
  signal grp_decode_fu_519_n_118 : STD_LOGIC;
  signal grp_decode_fu_519_n_119 : STD_LOGIC;
  signal grp_decode_fu_519_n_413 : STD_LOGIC;
  signal grp_decode_fu_519_n_414 : STD_LOGIC;
  signal grp_decode_fu_519_n_415 : STD_LOGIC;
  signal grp_decode_fu_519_n_416 : STD_LOGIC;
  signal grp_decode_fu_519_n_417 : STD_LOGIC;
  signal grp_decode_fu_519_n_418 : STD_LOGIC;
  signal grp_decode_fu_519_n_419 : STD_LOGIC;
  signal grp_decode_fu_519_n_420 : STD_LOGIC;
  signal grp_decode_fu_519_n_421 : STD_LOGIC;
  signal grp_decode_fu_519_n_422 : STD_LOGIC;
  signal grp_decode_fu_519_n_423 : STD_LOGIC;
  signal grp_decode_fu_519_n_424 : STD_LOGIC;
  signal grp_decode_fu_519_n_425 : STD_LOGIC;
  signal grp_decode_fu_519_n_426 : STD_LOGIC;
  signal grp_decode_fu_519_n_427 : STD_LOGIC;
  signal grp_decode_fu_519_n_428 : STD_LOGIC;
  signal grp_decode_fu_519_n_429 : STD_LOGIC;
  signal grp_decode_fu_519_n_430 : STD_LOGIC;
  signal grp_decode_fu_519_n_431 : STD_LOGIC;
  signal grp_decode_fu_519_n_432 : STD_LOGIC;
  signal grp_decode_fu_519_n_433 : STD_LOGIC;
  signal grp_decode_fu_519_n_434 : STD_LOGIC;
  signal grp_decode_fu_519_n_435 : STD_LOGIC;
  signal grp_decode_fu_519_n_436 : STD_LOGIC;
  signal grp_decode_fu_519_n_437 : STD_LOGIC;
  signal grp_decode_fu_519_n_438 : STD_LOGIC;
  signal grp_decode_fu_519_n_439 : STD_LOGIC;
  signal grp_decode_fu_519_n_440 : STD_LOGIC;
  signal grp_decode_fu_519_n_441 : STD_LOGIC;
  signal grp_decode_fu_519_n_442 : STD_LOGIC;
  signal grp_decode_fu_519_n_443 : STD_LOGIC;
  signal grp_decode_fu_519_n_444 : STD_LOGIC;
  signal grp_decode_fu_519_n_445 : STD_LOGIC;
  signal grp_decode_fu_519_n_446 : STD_LOGIC;
  signal grp_decode_fu_519_n_447 : STD_LOGIC;
  signal grp_decode_fu_519_n_448 : STD_LOGIC;
  signal grp_decode_fu_519_n_449 : STD_LOGIC;
  signal grp_decode_fu_519_n_45 : STD_LOGIC;
  signal grp_decode_fu_519_n_450 : STD_LOGIC;
  signal grp_decode_fu_519_n_451 : STD_LOGIC;
  signal grp_decode_fu_519_n_452 : STD_LOGIC;
  signal grp_decode_fu_519_n_453 : STD_LOGIC;
  signal grp_decode_fu_519_n_454 : STD_LOGIC;
  signal grp_decode_fu_519_n_455 : STD_LOGIC;
  signal grp_decode_fu_519_n_456 : STD_LOGIC;
  signal grp_decode_fu_519_n_46 : STD_LOGIC;
  signal grp_decode_fu_519_n_465 : STD_LOGIC;
  signal grp_decode_fu_519_n_466 : STD_LOGIC;
  signal grp_decode_fu_519_n_467 : STD_LOGIC;
  signal grp_decode_fu_519_n_47 : STD_LOGIC;
  signal grp_decode_fu_519_n_474 : STD_LOGIC;
  signal grp_decode_fu_519_n_475 : STD_LOGIC;
  signal grp_decode_fu_519_n_476 : STD_LOGIC;
  signal grp_decode_fu_519_n_48 : STD_LOGIC;
  signal grp_decode_fu_519_n_49 : STD_LOGIC;
  signal grp_decode_fu_519_n_50 : STD_LOGIC;
  signal grp_decode_fu_519_n_51 : STD_LOGIC;
  signal grp_decode_fu_519_n_517 : STD_LOGIC;
  signal grp_decode_fu_519_n_518 : STD_LOGIC;
  signal grp_decode_fu_519_n_519 : STD_LOGIC;
  signal grp_decode_fu_519_n_52 : STD_LOGIC;
  signal grp_decode_fu_519_n_520 : STD_LOGIC;
  signal grp_decode_fu_519_n_521 : STD_LOGIC;
  signal grp_decode_fu_519_n_522 : STD_LOGIC;
  signal grp_decode_fu_519_n_523 : STD_LOGIC;
  signal grp_decode_fu_519_n_524 : STD_LOGIC;
  signal grp_decode_fu_519_n_525 : STD_LOGIC;
  signal grp_decode_fu_519_n_526 : STD_LOGIC;
  signal grp_decode_fu_519_n_527 : STD_LOGIC;
  signal grp_decode_fu_519_n_528 : STD_LOGIC;
  signal grp_decode_fu_519_n_529 : STD_LOGIC;
  signal grp_decode_fu_519_n_53 : STD_LOGIC;
  signal grp_decode_fu_519_n_530 : STD_LOGIC;
  signal grp_decode_fu_519_n_531 : STD_LOGIC;
  signal grp_decode_fu_519_n_532 : STD_LOGIC;
  signal grp_decode_fu_519_n_533 : STD_LOGIC;
  signal grp_decode_fu_519_n_534 : STD_LOGIC;
  signal grp_decode_fu_519_n_535 : STD_LOGIC;
  signal grp_decode_fu_519_n_536 : STD_LOGIC;
  signal grp_decode_fu_519_n_537 : STD_LOGIC;
  signal grp_decode_fu_519_n_538 : STD_LOGIC;
  signal grp_decode_fu_519_n_539 : STD_LOGIC;
  signal grp_decode_fu_519_n_54 : STD_LOGIC;
  signal grp_decode_fu_519_n_540 : STD_LOGIC;
  signal grp_decode_fu_519_n_541 : STD_LOGIC;
  signal grp_decode_fu_519_n_542 : STD_LOGIC;
  signal grp_decode_fu_519_n_543 : STD_LOGIC;
  signal grp_decode_fu_519_n_544 : STD_LOGIC;
  signal grp_decode_fu_519_n_545 : STD_LOGIC;
  signal grp_decode_fu_519_n_546 : STD_LOGIC;
  signal grp_decode_fu_519_n_547 : STD_LOGIC;
  signal grp_decode_fu_519_n_548 : STD_LOGIC;
  signal grp_decode_fu_519_n_549 : STD_LOGIC;
  signal grp_decode_fu_519_n_55 : STD_LOGIC;
  signal grp_decode_fu_519_n_550 : STD_LOGIC;
  signal grp_decode_fu_519_n_551 : STD_LOGIC;
  signal grp_decode_fu_519_n_552 : STD_LOGIC;
  signal grp_decode_fu_519_n_553 : STD_LOGIC;
  signal grp_decode_fu_519_n_554 : STD_LOGIC;
  signal grp_decode_fu_519_n_555 : STD_LOGIC;
  signal grp_decode_fu_519_n_556 : STD_LOGIC;
  signal grp_decode_fu_519_n_557 : STD_LOGIC;
  signal grp_decode_fu_519_n_558 : STD_LOGIC;
  signal grp_decode_fu_519_n_559 : STD_LOGIC;
  signal grp_decode_fu_519_n_56 : STD_LOGIC;
  signal grp_decode_fu_519_n_560 : STD_LOGIC;
  signal grp_decode_fu_519_n_561 : STD_LOGIC;
  signal grp_decode_fu_519_n_562 : STD_LOGIC;
  signal grp_decode_fu_519_n_563 : STD_LOGIC;
  signal grp_decode_fu_519_n_564 : STD_LOGIC;
  signal grp_decode_fu_519_n_565 : STD_LOGIC;
  signal grp_decode_fu_519_n_566 : STD_LOGIC;
  signal grp_decode_fu_519_n_567 : STD_LOGIC;
  signal grp_decode_fu_519_n_568 : STD_LOGIC;
  signal grp_decode_fu_519_n_569 : STD_LOGIC;
  signal grp_decode_fu_519_n_570 : STD_LOGIC;
  signal grp_decode_fu_519_n_571 : STD_LOGIC;
  signal grp_decode_fu_519_n_572 : STD_LOGIC;
  signal grp_decode_fu_519_n_573 : STD_LOGIC;
  signal grp_decode_fu_519_n_574 : STD_LOGIC;
  signal grp_decode_fu_519_n_575 : STD_LOGIC;
  signal grp_decode_fu_519_n_576 : STD_LOGIC;
  signal grp_decode_fu_519_n_577 : STD_LOGIC;
  signal grp_decode_fu_519_n_578 : STD_LOGIC;
  signal grp_decode_fu_519_n_579 : STD_LOGIC;
  signal grp_decode_fu_519_n_580 : STD_LOGIC;
  signal grp_decode_fu_519_n_588 : STD_LOGIC;
  signal grp_decode_fu_519_n_589 : STD_LOGIC;
  signal grp_decode_fu_519_n_590 : STD_LOGIC;
  signal grp_decode_fu_519_n_591 : STD_LOGIC;
  signal grp_decode_fu_519_n_592 : STD_LOGIC;
  signal grp_decode_fu_519_n_593 : STD_LOGIC;
  signal grp_decode_fu_519_n_594 : STD_LOGIC;
  signal grp_decode_fu_519_n_595 : STD_LOGIC;
  signal grp_decode_fu_519_n_596 : STD_LOGIC;
  signal grp_decode_fu_519_n_597 : STD_LOGIC;
  signal grp_decode_fu_519_n_598 : STD_LOGIC;
  signal grp_decode_fu_519_n_599 : STD_LOGIC;
  signal grp_decode_fu_519_n_600 : STD_LOGIC;
  signal grp_decode_fu_519_n_601 : STD_LOGIC;
  signal grp_decode_fu_519_n_602 : STD_LOGIC;
  signal grp_decode_fu_519_n_93 : STD_LOGIC;
  signal grp_decode_fu_519_xout1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_decode_fu_519_xout2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_encode_fu_453_ah1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_453_ah1_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_453_ah2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_453_al1_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_453_al1_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_453_al2_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_453_ap_start_reg : STD_LOGIC;
  signal grp_encode_fu_453_delay_dhx_address1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_encode_fu_453_delay_dhx_d1 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal grp_encode_fu_453_delay_dltx_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_encode_fu_453_delay_dltx_d1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_encode_fu_453_deth_o : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grp_encode_fu_453_detl_o : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal grp_encode_fu_453_h_address1 : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal grp_encode_fu_453_h_ce1 : STD_LOGIC;
  signal grp_encode_fu_453_n_278 : STD_LOGIC;
  signal grp_encode_fu_453_n_279 : STD_LOGIC;
  signal grp_encode_fu_453_n_280 : STD_LOGIC;
  signal grp_encode_fu_453_n_281 : STD_LOGIC;
  signal grp_encode_fu_453_n_344 : STD_LOGIC;
  signal grp_encode_fu_453_n_345 : STD_LOGIC;
  signal grp_encode_fu_453_n_346 : STD_LOGIC;
  signal grp_encode_fu_453_n_347 : STD_LOGIC;
  signal grp_encode_fu_453_n_348 : STD_LOGIC;
  signal grp_encode_fu_453_n_349 : STD_LOGIC;
  signal grp_encode_fu_453_n_350 : STD_LOGIC;
  signal grp_encode_fu_453_n_351 : STD_LOGIC;
  signal grp_encode_fu_453_n_352 : STD_LOGIC;
  signal grp_encode_fu_453_n_353 : STD_LOGIC;
  signal grp_encode_fu_453_n_354 : STD_LOGIC;
  signal grp_encode_fu_453_n_355 : STD_LOGIC;
  signal grp_encode_fu_453_n_356 : STD_LOGIC;
  signal grp_encode_fu_453_n_357 : STD_LOGIC;
  signal grp_encode_fu_453_n_358 : STD_LOGIC;
  signal grp_encode_fu_453_n_359 : STD_LOGIC;
  signal grp_encode_fu_453_n_360 : STD_LOGIC;
  signal grp_encode_fu_453_n_361 : STD_LOGIC;
  signal grp_encode_fu_453_n_362 : STD_LOGIC;
  signal grp_encode_fu_453_n_363 : STD_LOGIC;
  signal grp_encode_fu_453_n_364 : STD_LOGIC;
  signal grp_encode_fu_453_n_365 : STD_LOGIC;
  signal grp_encode_fu_453_n_366 : STD_LOGIC;
  signal grp_encode_fu_453_n_367 : STD_LOGIC;
  signal grp_encode_fu_453_n_368 : STD_LOGIC;
  signal grp_encode_fu_453_n_369 : STD_LOGIC;
  signal grp_encode_fu_453_n_370 : STD_LOGIC;
  signal grp_encode_fu_453_n_371 : STD_LOGIC;
  signal grp_encode_fu_453_n_372 : STD_LOGIC;
  signal grp_encode_fu_453_n_373 : STD_LOGIC;
  signal grp_encode_fu_453_n_374 : STD_LOGIC;
  signal grp_encode_fu_453_n_375 : STD_LOGIC;
  signal grp_encode_fu_453_n_376 : STD_LOGIC;
  signal grp_encode_fu_453_n_377 : STD_LOGIC;
  signal grp_encode_fu_453_n_378 : STD_LOGIC;
  signal grp_encode_fu_453_n_379 : STD_LOGIC;
  signal grp_encode_fu_453_n_380 : STD_LOGIC;
  signal grp_encode_fu_453_n_381 : STD_LOGIC;
  signal grp_encode_fu_453_n_382 : STD_LOGIC;
  signal grp_encode_fu_453_n_383 : STD_LOGIC;
  signal grp_encode_fu_453_n_384 : STD_LOGIC;
  signal grp_encode_fu_453_n_385 : STD_LOGIC;
  signal grp_encode_fu_453_n_386 : STD_LOGIC;
  signal grp_encode_fu_453_n_387 : STD_LOGIC;
  signal grp_encode_fu_453_n_404 : STD_LOGIC;
  signal grp_encode_fu_453_n_405 : STD_LOGIC;
  signal grp_encode_fu_453_n_406 : STD_LOGIC;
  signal grp_encode_fu_453_n_41 : STD_LOGIC;
  signal grp_encode_fu_453_n_412 : STD_LOGIC;
  signal grp_encode_fu_453_n_413 : STD_LOGIC;
  signal grp_encode_fu_453_n_414 : STD_LOGIC;
  signal grp_encode_fu_453_n_42 : STD_LOGIC;
  signal grp_encode_fu_453_n_420 : STD_LOGIC;
  signal grp_encode_fu_453_n_43 : STD_LOGIC;
  signal grp_encode_fu_453_n_44 : STD_LOGIC;
  signal grp_encode_fu_453_n_45 : STD_LOGIC;
  signal grp_encode_fu_453_n_46 : STD_LOGIC;
  signal grp_encode_fu_453_n_460 : STD_LOGIC;
  signal grp_encode_fu_453_n_461 : STD_LOGIC;
  signal grp_encode_fu_453_n_462 : STD_LOGIC;
  signal grp_encode_fu_453_n_469 : STD_LOGIC;
  signal grp_encode_fu_453_n_47 : STD_LOGIC;
  signal grp_encode_fu_453_n_470 : STD_LOGIC;
  signal grp_encode_fu_453_n_471 : STD_LOGIC;
  signal grp_encode_fu_453_n_472 : STD_LOGIC;
  signal grp_encode_fu_453_n_473 : STD_LOGIC;
  signal grp_encode_fu_453_n_474 : STD_LOGIC;
  signal grp_encode_fu_453_n_475 : STD_LOGIC;
  signal grp_encode_fu_453_n_476 : STD_LOGIC;
  signal grp_encode_fu_453_n_477 : STD_LOGIC;
  signal grp_encode_fu_453_n_478 : STD_LOGIC;
  signal grp_encode_fu_453_n_479 : STD_LOGIC;
  signal grp_encode_fu_453_n_48 : STD_LOGIC;
  signal grp_encode_fu_453_n_49 : STD_LOGIC;
  signal grp_encode_fu_453_n_50 : STD_LOGIC;
  signal grp_encode_fu_453_n_51 : STD_LOGIC;
  signal grp_encode_fu_453_n_52 : STD_LOGIC;
  signal grp_encode_fu_453_n_53 : STD_LOGIC;
  signal grp_encode_fu_453_n_78 : STD_LOGIC;
  signal grp_encode_fu_453_n_80 : STD_LOGIC;
  signal grp_encode_fu_453_nbh_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_453_nbh_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_453_nbl_o : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal grp_encode_fu_453_nbl_o_ap_vld : STD_LOGIC;
  signal grp_encode_fu_453_tqmf_address1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_encode_fu_453_wl_code_table_ce0 : STD_LOGIC;
  signal h_ce1 : STD_LOGIC;
  signal h_q1 : STD_LOGIC_VECTOR ( 14 downto 2 );
  signal i_22_fu_208 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i_23_fu_212_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal i_24_fu_216_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i_25_fu_220[0]_i_1_n_40\ : STD_LOGIC;
  signal \i_25_fu_220[5]_i_4_n_40\ : STD_LOGIC;
  signal \i_26_fu_224[0]_i_1_n_40\ : STD_LOGIC;
  signal \i_26_fu_224[5]_i_1_n_40\ : STD_LOGIC;
  signal i_26_fu_224_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_38_reg_1076 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal i_fu_204 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_fu_330_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal il : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ilb_table_U_n_100 : STD_LOGIC;
  signal ilb_table_U_n_101 : STD_LOGIC;
  signal ilb_table_U_n_102 : STD_LOGIC;
  signal ilb_table_U_n_103 : STD_LOGIC;
  signal ilb_table_U_n_104 : STD_LOGIC;
  signal ilb_table_U_n_108 : STD_LOGIC;
  signal ilb_table_U_n_109 : STD_LOGIC;
  signal ilb_table_U_n_110 : STD_LOGIC;
  signal ilb_table_U_n_111 : STD_LOGIC;
  signal ilb_table_U_n_127 : STD_LOGIC;
  signal ilb_table_U_n_128 : STD_LOGIC;
  signal ilb_table_U_n_129 : STD_LOGIC;
  signal ilb_table_U_n_130 : STD_LOGIC;
  signal ilb_table_U_n_131 : STD_LOGIC;
  signal ilb_table_U_n_132 : STD_LOGIC;
  signal ilb_table_U_n_133 : STD_LOGIC;
  signal ilb_table_U_n_134 : STD_LOGIC;
  signal ilb_table_U_n_135 : STD_LOGIC;
  signal ilb_table_U_n_154 : STD_LOGIC;
  signal ilb_table_U_n_155 : STD_LOGIC;
  signal ilb_table_U_n_156 : STD_LOGIC;
  signal ilb_table_U_n_157 : STD_LOGIC;
  signal ilb_table_U_n_158 : STD_LOGIC;
  signal ilb_table_U_n_159 : STD_LOGIC;
  signal ilb_table_U_n_160 : STD_LOGIC;
  signal ilb_table_U_n_43 : STD_LOGIC;
  signal ilb_table_U_n_44 : STD_LOGIC;
  signal ilb_table_U_n_45 : STD_LOGIC;
  signal ilb_table_U_n_46 : STD_LOGIC;
  signal ilb_table_U_n_62 : STD_LOGIC;
  signal ilb_table_U_n_72 : STD_LOGIC;
  signal ilb_table_U_n_73 : STD_LOGIC;
  signal ilb_table_U_n_74 : STD_LOGIC;
  signal ilb_table_U_n_75 : STD_LOGIC;
  signal ilb_table_U_n_76 : STD_LOGIC;
  signal ilb_table_U_n_77 : STD_LOGIC;
  signal ilb_table_U_n_78 : STD_LOGIC;
  signal ilb_table_U_n_79 : STD_LOGIC;
  signal ilb_table_U_n_98 : STD_LOGIC;
  signal ilb_table_U_n_99 : STD_LOGIC;
  signal ilb_table_ce0 : STD_LOGIC;
  signal ilb_table_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^in_data_address0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^in_data_ce1\ : STD_LOGIC;
  signal in_data_load_1_reg_1106 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_load_reg_1101 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nbh : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal nbh0 : STD_LOGIC;
  signal nbl : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal nbl0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ph1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ph2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plt1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal plt2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q00__3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rh1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rh10 : STD_LOGIC;
  signal rh2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rlt1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal rlt10 : STD_LOGIC;
  signal rlt2 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \select_ln515_fu_1036_p3__0\ : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal \select_ln515_fu_1560_p3__0\ : STD_LOGIC_VECTOR ( 14 downto 11 );
  signal sext_ln244_fu_875_p1 : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal sext_ln512_fu_1516_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln512_fu_992_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln618_fu_1709_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sext_ln618_fu_2367_p1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sub_ln396_fu_2636_p2 : STD_LOGIC_VECTOR ( 35 downto 34 );
  signal tqmf_U_n_138 : STD_LOGIC;
  signal tqmf_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal tqmf_ce0 : STD_LOGIC;
  signal tqmf_ce1 : STD_LOGIC;
  signal tqmf_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tqmf_we0 : STD_LOGIC;
  signal tqmf_we01 : STD_LOGIC;
  signal tqmf_we1 : STD_LOGIC;
  signal trunc_ln15_reg_2828 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln225_reg_1124 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal trunc_ln372_fu_2187_p1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal trunc_ln522_1_reg_3355 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln522_2_reg_2961 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln_reg_3201 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wd3_1_fu_1914_p4 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal wd3_4_fu_2782_p4 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal wd3_6_fu_1472_p4 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal wd3_9_fu_2270_p4 : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal wl_code_table_U_n_44 : STD_LOGIC;
  signal wl_code_table_U_n_45 : STD_LOGIC;
  signal wl_code_table_U_n_46 : STD_LOGIC;
  signal wl_code_table_U_n_47 : STD_LOGIC;
  signal wl_code_table_U_n_48 : STD_LOGIC;
  signal wl_code_table_U_n_49 : STD_LOGIC;
  signal wl_code_table_U_n_69 : STD_LOGIC;
  signal wl_code_table_U_n_70 : STD_LOGIC;
  signal wl_code_table_U_n_71 : STD_LOGIC;
  signal wl_code_table_U_n_72 : STD_LOGIC;
  signal wl_code_table_U_n_73 : STD_LOGIC;
  signal wl_code_table_U_n_74 : STD_LOGIC;
  signal wl_code_table_ce0 : STD_LOGIC;
  signal xa2_2_fu_334_reg : STD_LOGIC_VECTOR ( 35 downto 2 );
  signal xout20 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair548";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_ready_INST_0 : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \encoded_address0[0]_INST_0\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \encoded_address0[1]_INST_0\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \encoded_address0[2]_INST_0\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \encoded_address0[3]_INST_0\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \encoded_address0[4]_INST_0\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \encoded_address0[5]_INST_0\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \i_22_fu_208[1]_i_1\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \i_22_fu_208[2]_i_3\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \i_23_fu_212[1]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \i_23_fu_212[2]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \i_23_fu_212[3]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \i_23_fu_212[4]_i_3\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \i_24_fu_216[0]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \i_24_fu_216[1]_i_1\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \i_24_fu_216[2]_i_1\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \i_24_fu_216[3]_i_3\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \i_25_fu_220[1]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \i_25_fu_220[2]_i_1\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \i_25_fu_220[3]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \i_25_fu_220[4]_i_1\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \i_26_fu_224[1]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \i_26_fu_224[2]_i_1\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \i_26_fu_224[3]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \i_26_fu_224[4]_i_1\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \i_fu_204[1]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \i_fu_204[2]_i_3\ : label is "soft_lutpair550";
begin
  ap_done <= \^ap_ready\;
  ap_ready <= \^ap_ready\;
  decoded_address0(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address1(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_ce0 <= \^decoded_ce0\;
  decoded_ce1 <= \^decoded_ce0\;
  decoded_we0 <= \^decoded_ce0\;
  decoded_we1 <= \^decoded_ce0\;
  encoded_d0(7 downto 0) <= \^encoded_d0\(7 downto 0);
  in_data_address0(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address1(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_ce0 <= \^in_data_ce1\;
  in_data_ce1 <= \^in_data_ce1\;
accumc_U: entity work.bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W
     port map (
      CEB2 => accumd_ce0,
      E(0) => accumc_we01,
      Q(3 downto 0) => i_24_fu_216_reg(3 downto 0),
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      ap_clk => ap_clk,
      d0(31) => grp_decode_fu_519_n_517,
      d0(30) => grp_decode_fu_519_n_518,
      d0(29) => grp_decode_fu_519_n_519,
      d0(28) => grp_decode_fu_519_n_520,
      d0(27) => grp_decode_fu_519_n_521,
      d0(26) => grp_decode_fu_519_n_522,
      d0(25) => grp_decode_fu_519_n_523,
      d0(24) => grp_decode_fu_519_n_524,
      d0(23) => grp_decode_fu_519_n_525,
      d0(22) => grp_decode_fu_519_n_526,
      d0(21) => grp_decode_fu_519_n_527,
      d0(20) => grp_decode_fu_519_n_528,
      d0(19) => grp_decode_fu_519_n_529,
      d0(18) => grp_decode_fu_519_n_530,
      d0(17) => grp_decode_fu_519_n_531,
      d0(16) => grp_decode_fu_519_n_532,
      d0(15) => grp_decode_fu_519_n_533,
      d0(14) => grp_decode_fu_519_n_534,
      d0(13) => grp_decode_fu_519_n_535,
      d0(12) => grp_decode_fu_519_n_536,
      d0(11) => grp_decode_fu_519_n_537,
      d0(10) => grp_decode_fu_519_n_538,
      d0(9) => grp_decode_fu_519_n_539,
      d0(8) => grp_decode_fu_519_n_540,
      d0(7) => grp_decode_fu_519_n_541,
      d0(6) => grp_decode_fu_519_n_542,
      d0(5) => grp_decode_fu_519_n_543,
      d0(4) => grp_decode_fu_519_n_544,
      d0(3) => grp_decode_fu_519_n_545,
      d0(2) => grp_decode_fu_519_n_546,
      d0(1) => grp_decode_fu_519_n_547,
      d0(0) => grp_decode_fu_519_n_548,
      \i_24_fu_216_reg[0]\(0) => ap_CS_fsm_state5,
      p_0_in => \p_0_in__3\,
      q0(31 downto 0) => accumc_q0(31 downto 0)
    );
accumd_U: entity work.bd_0_hls_inst_0_adpcm_main_accumc_RAM_AUTO_1R1W_0
     port map (
      CEB2 => accumd_ce0,
      CO(0) => accumd_U_n_95,
      D(19 downto 0) => grp_decode_fu_519_xout2(19 downto 0),
      DI(2) => accumd_U_n_72,
      DI(1 downto 0) => sub_ln396_fu_2636_p2(35 downto 34),
      S(1) => accumd_U_n_96,
      S(0) => accumd_U_n_97,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      ap_clk => ap_clk,
      d0(31) => grp_decode_fu_519_n_549,
      d0(30) => grp_decode_fu_519_n_550,
      d0(29) => grp_decode_fu_519_n_551,
      d0(28) => grp_decode_fu_519_n_552,
      d0(27) => grp_decode_fu_519_n_553,
      d0(26) => grp_decode_fu_519_n_554,
      d0(25) => grp_decode_fu_519_n_555,
      d0(24) => grp_decode_fu_519_n_556,
      d0(23) => grp_decode_fu_519_n_557,
      d0(22) => grp_decode_fu_519_n_558,
      d0(21) => grp_decode_fu_519_n_559,
      d0(20) => grp_decode_fu_519_n_560,
      d0(19) => grp_decode_fu_519_n_561,
      d0(18) => grp_decode_fu_519_n_562,
      d0(17) => grp_decode_fu_519_n_563,
      d0(16) => grp_decode_fu_519_n_564,
      d0(15) => grp_decode_fu_519_n_565,
      d0(14) => grp_decode_fu_519_n_566,
      d0(13) => grp_decode_fu_519_n_567,
      d0(12) => grp_decode_fu_519_n_568,
      d0(11) => grp_decode_fu_519_n_569,
      d0(10) => grp_decode_fu_519_n_570,
      d0(9) => grp_decode_fu_519_n_571,
      d0(8) => grp_decode_fu_519_n_572,
      d0(7) => grp_decode_fu_519_n_573,
      d0(6) => grp_decode_fu_519_n_574,
      d0(5) => grp_decode_fu_519_n_575,
      d0(4) => grp_decode_fu_519_n_576,
      d0(3) => grp_decode_fu_519_n_577,
      d0(2) => grp_decode_fu_519_n_578,
      d0(1) => grp_decode_fu_519_n_579,
      d0(0) => grp_decode_fu_519_n_580,
      p_0_in => \p_0_in__3\,
      q0(31 downto 0) => accumd_q0(31 downto 0),
      q00(31 downto 0) => \q00__3\(31 downto 0),
      xa2_2_fu_334_reg(33 downto 0) => xa2_2_fu_334_reg(35 downto 2)
    );
\ah1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(0),
      Q => ah1(0),
      R => ap_NS_fsm15_out
    );
\ah1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(10),
      Q => ah1(10),
      R => ap_NS_fsm15_out
    );
\ah1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(11),
      Q => ah1(11),
      R => ap_NS_fsm15_out
    );
\ah1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(12),
      Q => ah1(12),
      R => ap_NS_fsm15_out
    );
\ah1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(13),
      Q => ah1(13),
      R => ap_NS_fsm15_out
    );
\ah1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(14),
      Q => ah1(14),
      R => ap_NS_fsm15_out
    );
\ah1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(15),
      Q => ah1(15),
      R => ap_NS_fsm15_out
    );
\ah1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(1),
      Q => ah1(1),
      R => ap_NS_fsm15_out
    );
\ah1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(2),
      Q => ah1(2),
      R => ap_NS_fsm15_out
    );
\ah1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(3),
      Q => ah1(3),
      R => ap_NS_fsm15_out
    );
\ah1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(4),
      Q => ah1(4),
      R => ap_NS_fsm15_out
    );
\ah1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(5),
      Q => ah1(5),
      R => ap_NS_fsm15_out
    );
\ah1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(6),
      Q => ah1(6),
      R => ap_NS_fsm15_out
    );
\ah1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(7),
      Q => ah1(7),
      R => ap_NS_fsm15_out
    );
\ah1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(8),
      Q => ah1(8),
      R => ap_NS_fsm15_out
    );
\ah1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah1_o(9),
      Q => ah1(9),
      R => ap_NS_fsm15_out
    );
\ah2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(0),
      Q => ah2(0),
      R => ap_NS_fsm15_out
    );
\ah2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(10),
      Q => ah2(10),
      R => ap_NS_fsm15_out
    );
\ah2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(11),
      Q => ah2(11),
      R => ap_NS_fsm15_out
    );
\ah2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(12),
      Q => ah2(12),
      R => ap_NS_fsm15_out
    );
\ah2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(13),
      Q => ah2(13),
      R => ap_NS_fsm15_out
    );
\ah2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(14),
      Q => ah2(14),
      R => ap_NS_fsm15_out
    );
\ah2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(1),
      Q => ah2(1),
      R => ap_NS_fsm15_out
    );
\ah2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(2),
      Q => ah2(2),
      R => ap_NS_fsm15_out
    );
\ah2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(3),
      Q => ah2(3),
      R => ap_NS_fsm15_out
    );
\ah2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(4),
      Q => ah2(4),
      R => ap_NS_fsm15_out
    );
\ah2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(5),
      Q => ah2(5),
      R => ap_NS_fsm15_out
    );
\ah2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(6),
      Q => ah2(6),
      R => ap_NS_fsm15_out
    );
\ah2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(7),
      Q => ah2(7),
      R => ap_NS_fsm15_out
    );
\ah2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(8),
      Q => ah2(8),
      R => ap_NS_fsm15_out
    );
\ah2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ah10,
      D => grp_encode_fu_453_ah2_o(9),
      Q => ah2(9),
      R => ap_NS_fsm15_out
    );
\al1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(0),
      Q => al1(0),
      R => ap_NS_fsm15_out
    );
\al1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(10),
      Q => al1(10),
      R => ap_NS_fsm15_out
    );
\al1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(11),
      Q => al1(11),
      R => ap_NS_fsm15_out
    );
\al1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(12),
      Q => al1(12),
      R => ap_NS_fsm15_out
    );
\al1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(13),
      Q => al1(13),
      R => ap_NS_fsm15_out
    );
\al1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(14),
      Q => al1(14),
      R => ap_NS_fsm15_out
    );
\al1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(15),
      Q => al1(15),
      R => ap_NS_fsm15_out
    );
\al1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(1),
      Q => al1(1),
      R => ap_NS_fsm15_out
    );
\al1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(2),
      Q => al1(2),
      R => ap_NS_fsm15_out
    );
\al1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(3),
      Q => al1(3),
      R => ap_NS_fsm15_out
    );
\al1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(4),
      Q => al1(4),
      R => ap_NS_fsm15_out
    );
\al1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(5),
      Q => al1(5),
      R => ap_NS_fsm15_out
    );
\al1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(6),
      Q => al1(6),
      R => ap_NS_fsm15_out
    );
\al1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(7),
      Q => al1(7),
      R => ap_NS_fsm15_out
    );
\al1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(8),
      Q => al1(8),
      R => ap_NS_fsm15_out
    );
\al1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al1_o(9),
      Q => al1(9),
      R => ap_NS_fsm15_out
    );
\al2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(0),
      Q => al2(0),
      R => ap_NS_fsm15_out
    );
\al2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(10),
      Q => al2(10),
      R => ap_NS_fsm15_out
    );
\al2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(11),
      Q => al2(11),
      R => ap_NS_fsm15_out
    );
\al2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(12),
      Q => al2(12),
      R => ap_NS_fsm15_out
    );
\al2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(13),
      Q => al2(13),
      R => ap_NS_fsm15_out
    );
\al2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(14),
      Q => al2(14),
      R => ap_NS_fsm15_out
    );
\al2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(1),
      Q => al2(1),
      R => ap_NS_fsm15_out
    );
\al2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(2),
      Q => al2(2),
      R => ap_NS_fsm15_out
    );
\al2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(3),
      Q => al2(3),
      R => ap_NS_fsm15_out
    );
\al2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(4),
      Q => al2(4),
      R => ap_NS_fsm15_out
    );
\al2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(5),
      Q => al2(5),
      R => ap_NS_fsm15_out
    );
\al2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(6),
      Q => al2(6),
      R => ap_NS_fsm15_out
    );
\al2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(7),
      Q => al2(7),
      R => ap_NS_fsm15_out
    );
\al2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(8),
      Q => al2(8),
      R => ap_NS_fsm15_out
    );
\al2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => al10,
      D => grp_encode_fu_453_al2_o(9),
      Q => al2(9),
      R => ap_NS_fsm15_out
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_ready_INST_0_i_1_n_40,
      I1 => ap_CS_fsm_state9,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg_n_40_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F888F8F8F8F8F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_40_[0]\,
      I1 => ap_start,
      I2 => \ap_CS_fsm_state2__0\,
      I3 => i_fu_204(2),
      I4 => i_fu_204(0),
      I5 => i_fu_204(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => i_fu_204(2),
      I1 => i_fu_204(0),
      I2 => i_fu_204(1),
      I3 => \ap_CS_fsm_state2__0\,
      I4 => dec_del_bph_U_n_96,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => i_22_fu_208(2),
      I1 => i_22_fu_208(0),
      I2 => i_22_fu_208(1),
      I3 => \ap_CS_fsm_state3__0\,
      I4 => tqmf_we01,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEAEEEEEEEEEEEEE"
    )
        port map (
      I0 => ap_NS_fsm12_out,
      I1 => ap_CS_fsm_state5,
      I2 => i_24_fu_216_reg(3),
      I3 => i_24_fu_216_reg(2),
      I4 => i_24_fu_216_reg(1),
      I5 => i_24_fu_216_reg(0),
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^in_data_ce1\,
      I1 => \i_25_fu_220[5]_i_4_n_40\,
      I2 => \^decoded_ce0\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_ready_INST_0_i_1_n_40,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_40_[0]\,
      S => ap_rst
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^decoded_ce0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_state2__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_state3__0\,
      R => ap_rst
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^in_data_ce1\,
      R => ap_rst
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst
    );
ap_idle_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_40_[0]\,
      I1 => ap_start,
      O => ap_idle
    );
ap_ready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_ready_INST_0_i_1_n_40,
      O => \^ap_ready\
    );
ap_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => i_26_fu_224_reg(3),
      I1 => i_26_fu_224_reg(5),
      I2 => i_26_fu_224_reg(0),
      I3 => i_26_fu_224_reg(1),
      I4 => i_26_fu_224_reg(4),
      I5 => i_26_fu_224_reg(2),
      O => ap_ready_INST_0_i_1_n_40
    );
\dec_ah1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(0),
      Q => dec_ah1(0),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(10),
      Q => dec_ah1(10),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(11),
      Q => dec_ah1(11),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(12),
      Q => dec_ah1(12),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(13),
      Q => dec_ah1(13),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(14),
      Q => dec_ah1(14),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(15),
      Q => dec_ah1(15),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(1),
      Q => dec_ah1(1),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(2),
      Q => dec_ah1(2),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(3),
      Q => dec_ah1(3),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(4),
      Q => dec_ah1(4),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(5),
      Q => dec_ah1(5),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(6),
      Q => dec_ah1(6),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(7),
      Q => dec_ah1(7),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(8),
      Q => dec_ah1(8),
      R => ap_NS_fsm15_out
    );
\dec_ah1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah1_o(9),
      Q => dec_ah1(9),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(0),
      Q => dec_ah2(0),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(10),
      Q => dec_ah2(10),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(11),
      Q => dec_ah2(11),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(12),
      Q => dec_ah2(12),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(13),
      Q => dec_ah2(13),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(14),
      Q => dec_ah2(14),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(1),
      Q => dec_ah2(1),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(2),
      Q => dec_ah2(2),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(3),
      Q => dec_ah2(3),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(4),
      Q => dec_ah2(4),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(5),
      Q => dec_ah2(5),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(6),
      Q => dec_ah2(6),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(7),
      Q => dec_ah2(7),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(8),
      Q => dec_ah2(8),
      R => ap_NS_fsm15_out
    );
\dec_ah2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_ah20,
      D => grp_decode_fu_519_dec_ah2_o(9),
      Q => dec_ah2(9),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(0),
      Q => dec_al1(0),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(10),
      Q => dec_al1(10),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(11),
      Q => dec_al1(11),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(12),
      Q => dec_al1(12),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(13),
      Q => dec_al1(13),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(14),
      Q => dec_al1(14),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(15),
      Q => dec_al1(15),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(1),
      Q => dec_al1(1),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(2),
      Q => dec_al1(2),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(3),
      Q => dec_al1(3),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(4),
      Q => dec_al1(4),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(5),
      Q => dec_al1(5),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(6),
      Q => dec_al1(6),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(7),
      Q => dec_al1(7),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(8),
      Q => dec_al1(8),
      R => ap_NS_fsm15_out
    );
\dec_al1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al1_o(9),
      Q => dec_al1(9),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(0),
      Q => dec_al2(0),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(10),
      Q => dec_al2(10),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(11),
      Q => dec_al2(11),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(12),
      Q => dec_al2(12),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(13),
      Q => dec_al2(13),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(14),
      Q => dec_al2(14),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(1),
      Q => dec_al2(1),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(2),
      Q => dec_al2(2),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(3),
      Q => dec_al2(3),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(4),
      Q => dec_al2(4),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(5),
      Q => dec_al2(5),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(6),
      Q => dec_al2(6),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(7),
      Q => dec_al2(7),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(8),
      Q => dec_al2(8),
      R => ap_NS_fsm15_out
    );
\dec_al2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_al20,
      D => grp_decode_fu_519_dec_al2_o(9),
      Q => dec_al2(9),
      R => ap_NS_fsm15_out
    );
dec_del_bph_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W
     port map (
      CEA2 => dec_del_bph_ce0,
      D(31 downto 0) => \q00__2\(31 downto 0),
      Q(2 downto 0) => i_22_fu_208(2 downto 0),
      S(5) => grp_decode_fu_519_n_435,
      S(4) => grp_decode_fu_519_n_436,
      S(3) => grp_decode_fu_519_n_437,
      S(2) => grp_decode_fu_519_n_438,
      S(1) => grp_decode_fu_519_n_439,
      S(0) => grp_decode_fu_519_n_440,
      ap_clk => ap_clk,
      \i_22_fu_208_reg[0]\(0) => \ap_CS_fsm_state3__0\,
      \i_22_fu_208_reg[1]\ => dec_del_bph_U_n_96,
      p_0_in => \p_0_in__2\,
      \q0_reg[29]_0\(23 downto 0) => wd3_9_fu_2270_p4(31 downto 8),
      \q0_reg[31]_0\ => grp_decode_fu_519_n_474,
      \q0_reg[31]_1\ => grp_decode_fu_519_n_476,
      \q0_reg[31]_2\ => grp_decode_fu_519_n_475,
      \ram_reg_0_7_14_14_i_1__2_0\(7) => grp_decode_fu_519_n_441,
      \ram_reg_0_7_14_14_i_1__2_0\(6) => grp_decode_fu_519_n_442,
      \ram_reg_0_7_14_14_i_1__2_0\(5) => grp_decode_fu_519_n_443,
      \ram_reg_0_7_14_14_i_1__2_0\(4) => grp_decode_fu_519_n_444,
      \ram_reg_0_7_14_14_i_1__2_0\(3) => grp_decode_fu_519_n_445,
      \ram_reg_0_7_14_14_i_1__2_0\(2) => grp_decode_fu_519_n_446,
      \ram_reg_0_7_14_14_i_1__2_0\(1) => grp_decode_fu_519_n_447,
      \ram_reg_0_7_14_14_i_1__2_0\(0) => grp_decode_fu_519_n_448,
      \ram_reg_0_7_22_22_i_1__2_0\(7) => grp_decode_fu_519_n_449,
      \ram_reg_0_7_22_22_i_1__2_0\(6) => grp_decode_fu_519_n_450,
      \ram_reg_0_7_22_22_i_1__2_0\(5) => grp_decode_fu_519_n_451,
      \ram_reg_0_7_22_22_i_1__2_0\(4) => grp_decode_fu_519_n_452,
      \ram_reg_0_7_22_22_i_1__2_0\(3) => grp_decode_fu_519_n_453,
      \ram_reg_0_7_22_22_i_1__2_0\(2) => grp_decode_fu_519_n_454,
      \ram_reg_0_7_22_22_i_1__2_0\(1) => grp_decode_fu_519_n_455,
      \ram_reg_0_7_22_22_i_1__2_0\(0) => grp_decode_fu_519_n_456,
      \ram_reg_0_7_30_30_i_1__2_0\(1) => grp_decode_fu_519_n_118,
      \ram_reg_0_7_30_30_i_1__2_0\(0) => grp_decode_fu_519_n_119,
      \ram_reg_0_7_6_6_i_2__2_0\(0) => ap_CS_fsm_state19
    );
dec_del_bpl_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_1
     port map (
      CEB2 => dec_del_bpl_ce0,
      D(31 downto 0) => \q00__1\(31 downto 0),
      Q(0) => \ap_CS_fsm_state3__0\,
      S(5) => grp_decode_fu_519_n_413,
      S(4) => grp_decode_fu_519_n_414,
      S(3) => grp_decode_fu_519_n_415,
      S(2) => grp_decode_fu_519_n_416,
      S(1) => grp_decode_fu_519_n_417,
      S(0) => grp_decode_fu_519_n_418,
      ap_clk => ap_clk,
      p_0_in => \p_0_in__1\,
      \q0_reg[29]_0\(23 downto 0) => wd3_6_fu_1472_p4(31 downto 8),
      \q0_reg[31]_0\ => grp_decode_fu_519_n_467,
      \q0_reg[31]_1\ => grp_decode_fu_519_n_466,
      \q0_reg[31]_2\ => grp_decode_fu_519_n_465,
      \ram_reg_0_7_14_14_i_1__1_0\(7) => grp_decode_fu_519_n_419,
      \ram_reg_0_7_14_14_i_1__1_0\(6) => grp_decode_fu_519_n_420,
      \ram_reg_0_7_14_14_i_1__1_0\(5) => grp_decode_fu_519_n_421,
      \ram_reg_0_7_14_14_i_1__1_0\(4) => grp_decode_fu_519_n_422,
      \ram_reg_0_7_14_14_i_1__1_0\(3) => grp_decode_fu_519_n_423,
      \ram_reg_0_7_14_14_i_1__1_0\(2) => grp_decode_fu_519_n_424,
      \ram_reg_0_7_14_14_i_1__1_0\(1) => grp_decode_fu_519_n_425,
      \ram_reg_0_7_14_14_i_1__1_0\(0) => grp_decode_fu_519_n_426,
      \ram_reg_0_7_22_22_i_1__1_0\(7) => grp_decode_fu_519_n_427,
      \ram_reg_0_7_22_22_i_1__1_0\(6) => grp_decode_fu_519_n_428,
      \ram_reg_0_7_22_22_i_1__1_0\(5) => grp_decode_fu_519_n_429,
      \ram_reg_0_7_22_22_i_1__1_0\(4) => grp_decode_fu_519_n_430,
      \ram_reg_0_7_22_22_i_1__1_0\(3) => grp_decode_fu_519_n_431,
      \ram_reg_0_7_22_22_i_1__1_0\(2) => grp_decode_fu_519_n_432,
      \ram_reg_0_7_22_22_i_1__1_0\(1) => grp_decode_fu_519_n_433,
      \ram_reg_0_7_22_22_i_1__1_0\(0) => grp_decode_fu_519_n_434,
      \ram_reg_0_7_30_30_i_1__1_0\(1) => grp_decode_fu_519_n_116,
      \ram_reg_0_7_30_30_i_1__1_0\(0) => grp_decode_fu_519_n_117,
      \ram_reg_0_7_6_6_i_2__1_0\(0) => ap_CS_fsm_state9_0
    );
dec_del_dhx_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W
     port map (
      A(13 downto 0) => dec_del_dhx_q0(13 downto 0),
      ADDRARDADDR(2 downto 1) => grp_decode_fu_519_dec_del_dhx_address1(2 downto 1),
      ADDRARDADDR(0) => grp_decode_fu_519_n_93,
      ADDRBWRADDR(2 downto 0) => dec_del_dhx_address0(2 downto 0),
      D(13 downto 0) => dec_del_dhx_q1(13 downto 0),
      DINADIN(13 downto 0) => grp_decode_fu_519_dec_del_dhx_d1(13 downto 0),
      DINBDIN(13 downto 0) => dec_del_dhx_d0(13 downto 0),
      Q(0) => grp_decode_fu_519_dec_ah2_o_ap_vld,
      WEA(0) => grp_decode_fu_519_n_590,
      WEBWE(0) => dec_del_dhx_we0,
      ap_clk => ap_clk,
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      ram_reg_bram_0_0(13) => dec_del_dhx_U_n_68,
      ram_reg_bram_0_0(12) => dec_del_dhx_U_n_69,
      ram_reg_bram_0_0(11) => dec_del_dhx_U_n_70,
      ram_reg_bram_0_0(10) => dec_del_dhx_U_n_71,
      ram_reg_bram_0_0(9) => dec_del_dhx_U_n_72,
      ram_reg_bram_0_0(8) => dec_del_dhx_U_n_73,
      ram_reg_bram_0_0(7) => dec_del_dhx_U_n_74,
      ram_reg_bram_0_0(6) => dec_del_dhx_U_n_75,
      ram_reg_bram_0_0(5) => dec_del_dhx_U_n_76,
      ram_reg_bram_0_0(4) => dec_del_dhx_U_n_77,
      ram_reg_bram_0_0(3) => dec_del_dhx_U_n_78,
      ram_reg_bram_0_0(2) => dec_del_dhx_U_n_79,
      ram_reg_bram_0_0(1) => dec_del_dhx_U_n_80,
      ram_reg_bram_0_0(0) => dec_del_dhx_U_n_81
    );
dec_del_dltx_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W
     port map (
      A(15 downto 0) => dec_del_dltx_q0(15 downto 0),
      ADDRARDADDR(2 downto 0) => grp_decode_fu_519_dec_del_dltx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => dec_del_dltx_address0(2 downto 0),
      D(15 downto 0) => dec_del_dltx_q1(15 downto 0),
      DINADIN(15 downto 0) => grp_decode_fu_519_dec_del_dltx_d1(15 downto 0),
      DINBDIN(15 downto 0) => dec_del_dltx_d0(15 downto 0),
      Q(0) => grp_decode_fu_519_dec_al2_o_ap_vld,
      WEA(0) => grp_decode_fu_519_n_589,
      WEBWE(0) => dec_del_dltx_we0,
      ap_clk => ap_clk,
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \i_fu_204_reg[0]\(2 downto 0) => i_fu_204(2 downto 0),
      \i_fu_204_reg[0]_0\(0) => \ap_CS_fsm_state2__0\,
      \i_fu_204_reg[1]\ => dec_del_dltx_U_n_88,
      ram_reg_bram_0_0(15) => dec_del_dltx_U_n_72,
      ram_reg_bram_0_0(14) => dec_del_dltx_U_n_73,
      ram_reg_bram_0_0(13) => dec_del_dltx_U_n_74,
      ram_reg_bram_0_0(12) => dec_del_dltx_U_n_75,
      ram_reg_bram_0_0(11) => dec_del_dltx_U_n_76,
      ram_reg_bram_0_0(10) => dec_del_dltx_U_n_77,
      ram_reg_bram_0_0(9) => dec_del_dltx_U_n_78,
      ram_reg_bram_0_0(8) => dec_del_dltx_U_n_79,
      ram_reg_bram_0_0(7) => dec_del_dltx_U_n_80,
      ram_reg_bram_0_0(6) => dec_del_dltx_U_n_81,
      ram_reg_bram_0_0(5) => dec_del_dltx_U_n_82,
      ram_reg_bram_0_0(4) => dec_del_dltx_U_n_83,
      ram_reg_bram_0_0(3) => dec_del_dltx_U_n_84,
      ram_reg_bram_0_0(2) => dec_del_dltx_U_n_85,
      ram_reg_bram_0_0(1) => dec_del_dltx_U_n_86,
      ram_reg_bram_0_0(0) => dec_del_dltx_U_n_87
    );
\dec_deth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(10),
      Q => dec_deth(10),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(11),
      Q => dec_deth(11),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(12),
      Q => dec_deth(12),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(13),
      Q => dec_deth(13),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(14),
      Q => dec_deth(14),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(3),
      Q => dec_deth(3),
      S => ap_NS_fsm15_out
    );
\dec_deth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(4),
      Q => dec_deth(4),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(5),
      Q => dec_deth(5),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(6),
      Q => dec_deth(6),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(7),
      Q => dec_deth(7),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(8),
      Q => dec_deth(8),
      R => ap_NS_fsm15_out
    );
\dec_deth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_deth0,
      D => grp_decode_fu_519_dec_deth_o(9),
      Q => dec_deth(9),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(10),
      Q => dec_detl(10),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(11),
      Q => dec_detl(11),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(12),
      Q => dec_detl(12),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(13),
      Q => dec_detl(13),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(14),
      Q => dec_detl(14),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(3),
      Q => dec_detl(3),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(4),
      Q => dec_detl(4),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(5),
      Q => dec_detl(5),
      S => ap_NS_fsm15_out
    );
\dec_detl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(6),
      Q => dec_detl(6),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(7),
      Q => dec_detl(7),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(8),
      Q => dec_detl(8),
      R => ap_NS_fsm15_out
    );
\dec_detl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_detl0,
      D => grp_decode_fu_519_dec_detl_o(9),
      Q => dec_detl(9),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(0),
      Q => dec_nbh(0),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(10),
      Q => dec_nbh(10),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(11),
      Q => dec_nbh(11),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(12),
      Q => dec_nbh(12),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(13),
      Q => dec_nbh(13),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(14),
      Q => dec_nbh(14),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(1),
      Q => dec_nbh(1),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(2),
      Q => dec_nbh(2),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(3),
      Q => dec_nbh(3),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(4),
      Q => dec_nbh(4),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(5),
      Q => dec_nbh(5),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(6),
      Q => dec_nbh(6),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(7),
      Q => dec_nbh(7),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(8),
      Q => dec_nbh(8),
      R => ap_NS_fsm15_out
    );
\dec_nbh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbh0,
      D => grp_decode_fu_519_dec_nbh_o(9),
      Q => dec_nbh(9),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(0),
      Q => dec_nbl(0),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(10),
      Q => dec_nbl(10),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(11),
      Q => dec_nbl(11),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(12),
      Q => dec_nbl(12),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(13),
      Q => dec_nbl(13),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(14),
      Q => dec_nbl(14),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(1),
      Q => dec_nbl(1),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(2),
      Q => dec_nbl(2),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(3),
      Q => dec_nbl(3),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(4),
      Q => dec_nbl(4),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(5),
      Q => dec_nbl(5),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(6),
      Q => dec_nbl(6),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(7),
      Q => dec_nbl(7),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(8),
      Q => dec_nbl(8),
      R => ap_NS_fsm15_out
    );
\dec_nbl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_nbl0,
      D => grp_decode_fu_519_dec_nbl_o(9),
      Q => dec_nbl(9),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(0),
      Q => dec_ph1(0),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(10),
      Q => dec_ph1(10),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(11),
      Q => dec_ph1(11),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(12),
      Q => dec_ph1(12),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(13),
      Q => dec_ph1(13),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(14),
      Q => dec_ph1(14),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(15),
      Q => dec_ph1(15),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(16),
      Q => dec_ph1(16),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(17),
      Q => dec_ph1(17),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(18),
      Q => dec_ph1(18),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(19),
      Q => dec_ph1(19),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(1),
      Q => dec_ph1(1),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(20),
      Q => dec_ph1(20),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(21),
      Q => dec_ph1(21),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(22),
      Q => dec_ph1(22),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(23),
      Q => dec_ph1(23),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(24),
      Q => dec_ph1(24),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(25),
      Q => dec_ph1(25),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(26),
      Q => dec_ph1(26),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(27),
      Q => dec_ph1(27),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(28),
      Q => dec_ph1(28),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(29),
      Q => dec_ph1(29),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(2),
      Q => dec_ph1(2),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(30),
      Q => dec_ph1(30),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(31),
      Q => dec_ph1(31),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(3),
      Q => dec_ph1(3),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(4),
      Q => dec_ph1(4),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(5),
      Q => dec_ph1(5),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(6),
      Q => dec_ph1(6),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(7),
      Q => dec_ph1(7),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(8),
      Q => dec_ph1(8),
      R => ap_NS_fsm15_out
    );
\dec_ph1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => add_ln367_reg_3004(9),
      Q => dec_ph1(9),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(0),
      Q => dec_ph2(0),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(10),
      Q => dec_ph2(10),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(11),
      Q => dec_ph2(11),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(12),
      Q => dec_ph2(12),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(13),
      Q => dec_ph2(13),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(14),
      Q => dec_ph2(14),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(15),
      Q => dec_ph2(15),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(16),
      Q => dec_ph2(16),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(17),
      Q => dec_ph2(17),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(18),
      Q => dec_ph2(18),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(19),
      Q => dec_ph2(19),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(1),
      Q => dec_ph2(1),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(20),
      Q => dec_ph2(20),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(21),
      Q => dec_ph2(21),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(22),
      Q => dec_ph2(22),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(23),
      Q => dec_ph2(23),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(24),
      Q => dec_ph2(24),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(25),
      Q => dec_ph2(25),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(26),
      Q => dec_ph2(26),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(27),
      Q => dec_ph2(27),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(28),
      Q => dec_ph2(28),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(29),
      Q => dec_ph2(29),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(2),
      Q => dec_ph2(2),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(30),
      Q => dec_ph2(30),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(31),
      Q => dec_ph2(31),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(3),
      Q => dec_ph2(3),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(4),
      Q => dec_ph2(4),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(5),
      Q => dec_ph2(5),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(6),
      Q => dec_ph2(6),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(7),
      Q => dec_ph2(7),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(8),
      Q => dec_ph2(8),
      R => ap_NS_fsm15_out
    );
\dec_ph2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_ph1(9),
      Q => dec_ph2(9),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(0),
      Q => dec_plt1(0),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(10),
      Q => dec_plt1(10),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(11),
      Q => dec_plt1(11),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(12),
      Q => dec_plt1(12),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(13),
      Q => dec_plt1(13),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(14),
      Q => dec_plt1(14),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(15),
      Q => dec_plt1(15),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(16),
      Q => dec_plt1(16),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(17),
      Q => dec_plt1(17),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(18),
      Q => dec_plt1(18),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(19),
      Q => dec_plt1(19),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(1),
      Q => dec_plt1(1),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(20),
      Q => dec_plt1(20),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(21),
      Q => dec_plt1(21),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(22),
      Q => dec_plt1(22),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(23),
      Q => dec_plt1(23),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(24),
      Q => dec_plt1(24),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(25),
      Q => dec_plt1(25),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(26),
      Q => dec_plt1(26),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(27),
      Q => dec_plt1(27),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(28),
      Q => dec_plt1(28),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(29),
      Q => dec_plt1(29),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(2),
      Q => dec_plt1(2),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(30),
      Q => dec_plt1(30),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(31),
      Q => dec_plt1(31),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(3),
      Q => dec_plt1(3),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(4),
      Q => dec_plt1(4),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(5),
      Q => dec_plt1(5),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(6),
      Q => dec_plt1(6),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(7),
      Q => dec_plt1(7),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(8),
      Q => dec_plt1(8),
      R => ap_NS_fsm15_out
    );
\dec_plt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln350_reg_2874(9),
      Q => dec_plt1(9),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(0),
      Q => dec_plt2(0),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(10),
      Q => dec_plt2(10),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(11),
      Q => dec_plt2(11),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(12),
      Q => dec_plt2(12),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(13),
      Q => dec_plt2(13),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(14),
      Q => dec_plt2(14),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(15),
      Q => dec_plt2(15),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(16),
      Q => dec_plt2(16),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(17),
      Q => dec_plt2(17),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(18),
      Q => dec_plt2(18),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(19),
      Q => dec_plt2(19),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(1),
      Q => dec_plt2(1),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(20),
      Q => dec_plt2(20),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(21),
      Q => dec_plt2(21),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(22),
      Q => dec_plt2(22),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(23),
      Q => dec_plt2(23),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(24),
      Q => dec_plt2(24),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(25),
      Q => dec_plt2(25),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(26),
      Q => dec_plt2(26),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(27),
      Q => dec_plt2(27),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(28),
      Q => dec_plt2(28),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(29),
      Q => dec_plt2(29),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(2),
      Q => dec_plt2(2),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(30),
      Q => dec_plt2(30),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(31),
      Q => dec_plt2(31),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(3),
      Q => dec_plt2(3),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(4),
      Q => dec_plt2(4),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(5),
      Q => dec_plt2(5),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(6),
      Q => dec_plt2(6),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(7),
      Q => dec_plt2(7),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(8),
      Q => dec_plt2(8),
      R => ap_NS_fsm15_out
    );
\dec_plt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_plt1(9),
      Q => dec_plt2(9),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(0),
      Q => dec_rh1(0),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(10),
      Q => dec_rh1(10),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(11),
      Q => dec_rh1(11),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(12),
      Q => dec_rh1(12),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(13),
      Q => dec_rh1(13),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(14),
      Q => dec_rh1(14),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(15),
      Q => dec_rh1(15),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(16),
      Q => dec_rh1(16),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(17),
      Q => dec_rh1(17),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(18),
      Q => dec_rh1(18),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(19),
      Q => dec_rh1(19),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(1),
      Q => dec_rh1(1),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(20),
      Q => dec_rh1(20),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(21),
      Q => dec_rh1(21),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(22),
      Q => dec_rh1(22),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(23),
      Q => dec_rh1(23),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(24),
      Q => dec_rh1(24),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(25),
      Q => dec_rh1(25),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(26),
      Q => dec_rh1(26),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(27),
      Q => dec_rh1(27),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(28),
      Q => dec_rh1(28),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(29),
      Q => dec_rh1(29),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(2),
      Q => dec_rh1(2),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(30),
      Q => dec_rh1(30),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(3),
      Q => dec_rh1(3),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(4),
      Q => dec_rh1(4),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(5),
      Q => dec_rh1(5),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(6),
      Q => dec_rh1(6),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(7),
      Q => dec_rh1(7),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(8),
      Q => dec_rh1(8),
      R => ap_NS_fsm15_out
    );
\dec_rh1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => trunc_ln372_fu_2187_p1(9),
      Q => dec_rh1(9),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(0),
      Q => dec_rh2(0),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(10),
      Q => dec_rh2(10),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(11),
      Q => dec_rh2(11),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(12),
      Q => dec_rh2(12),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(13),
      Q => dec_rh2(13),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(14),
      Q => dec_rh2(14),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(15),
      Q => dec_rh2(15),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(16),
      Q => dec_rh2(16),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(17),
      Q => dec_rh2(17),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(18),
      Q => dec_rh2(18),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(19),
      Q => dec_rh2(19),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(1),
      Q => dec_rh2(1),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(20),
      Q => dec_rh2(20),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(21),
      Q => dec_rh2(21),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(22),
      Q => dec_rh2(22),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(23),
      Q => dec_rh2(23),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(24),
      Q => dec_rh2(24),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(25),
      Q => dec_rh2(25),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(26),
      Q => dec_rh2(26),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(27),
      Q => dec_rh2(27),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(28),
      Q => dec_rh2(28),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(29),
      Q => dec_rh2(29),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(2),
      Q => dec_rh2(2),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(30),
      Q => dec_rh2(30),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(3),
      Q => dec_rh2(3),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(4),
      Q => dec_rh2(4),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(5),
      Q => dec_rh2(5),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(6),
      Q => dec_rh2(6),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(7),
      Q => dec_rh2(7),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(8),
      Q => dec_rh2(8),
      R => ap_NS_fsm15_out
    );
\dec_rh2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rh20,
      D => dec_rh1(9),
      Q => dec_rh2(9),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(0),
      Q => dec_rlt1(0),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(10),
      Q => dec_rlt1(10),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(11),
      Q => dec_rlt1(11),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(12),
      Q => dec_rlt1(12),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(13),
      Q => dec_rlt1(13),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(14),
      Q => dec_rlt1(14),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(15),
      Q => dec_rlt1(15),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(16),
      Q => dec_rlt1(16),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(17),
      Q => dec_rlt1(17),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(18),
      Q => dec_rlt1(18),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(19),
      Q => dec_rlt1(19),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(1),
      Q => dec_rlt1(1),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(20),
      Q => dec_rlt1(20),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(21),
      Q => dec_rlt1(21),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(22),
      Q => dec_rlt1(22),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(23),
      Q => dec_rlt1(23),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(24),
      Q => dec_rlt1(24),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(25),
      Q => dec_rlt1(25),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(26),
      Q => dec_rlt1(26),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(27),
      Q => dec_rlt1(27),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(28),
      Q => dec_rlt1(28),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(29),
      Q => dec_rlt1(29),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(2),
      Q => dec_rlt1(2),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(30),
      Q => dec_rlt1(30),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(3),
      Q => dec_rlt1(3),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(4),
      Q => dec_rlt1(4),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(5),
      Q => dec_rlt1(5),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(6),
      Q => dec_rlt1(6),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(7),
      Q => dec_rlt1(7),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(8),
      Q => dec_rlt1(8),
      R => ap_NS_fsm15_out
    );
\dec_rlt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => add_ln354_fu_1389_p2(9),
      Q => dec_rlt1(9),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(0),
      Q => dec_rlt2(0),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(10),
      Q => dec_rlt2(10),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(11),
      Q => dec_rlt2(11),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(12),
      Q => dec_rlt2(12),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(13),
      Q => dec_rlt2(13),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(14),
      Q => dec_rlt2(14),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(15),
      Q => dec_rlt2(15),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(16),
      Q => dec_rlt2(16),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(17),
      Q => dec_rlt2(17),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(18),
      Q => dec_rlt2(18),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(19),
      Q => dec_rlt2(19),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(1),
      Q => dec_rlt2(1),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(20),
      Q => dec_rlt2(20),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(21),
      Q => dec_rlt2(21),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(22),
      Q => dec_rlt2(22),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(23),
      Q => dec_rlt2(23),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(24),
      Q => dec_rlt2(24),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(25),
      Q => dec_rlt2(25),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(26),
      Q => dec_rlt2(26),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(27),
      Q => dec_rlt2(27),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(28),
      Q => dec_rlt2(28),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(29),
      Q => dec_rlt2(29),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(2),
      Q => dec_rlt2(2),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(30),
      Q => dec_rlt2(30),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(3),
      Q => dec_rlt2(3),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(4),
      Q => dec_rlt2(4),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(5),
      Q => dec_rlt2(5),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(6),
      Q => dec_rlt2(6),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(7),
      Q => dec_rlt2(7),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(8),
      Q => dec_rlt2(8),
      R => ap_NS_fsm15_out
    );
\dec_rlt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_rlt20,
      D => dec_rlt1(9),
      Q => dec_rlt2(9),
      R => ap_NS_fsm15_out
    );
delay_bph_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_2
     port map (
      CEA2 => delay_bph_ce0,
      D(31 downto 0) => \q00__0\(31 downto 0),
      Q(0) => \ap_CS_fsm_state3__0\,
      S(5) => grp_encode_fu_453_n_366,
      S(4) => grp_encode_fu_453_n_367,
      S(3) => grp_encode_fu_453_n_368,
      S(2) => grp_encode_fu_453_n_369,
      S(1) => grp_encode_fu_453_n_370,
      S(0) => grp_encode_fu_453_n_371,
      ap_clk => ap_clk,
      p_0_in => \p_0_in__0\,
      \q0_reg[29]_0\(23 downto 0) => wd3_4_fu_2782_p4(31 downto 8),
      \q0_reg[31]_0\ => grp_encode_fu_453_n_404,
      \q0_reg[31]_1\ => grp_encode_fu_453_n_405,
      \q0_reg[31]_2\ => grp_encode_fu_453_n_406,
      \ram_reg_0_7_14_14_i_1__0_0\(7) => grp_encode_fu_453_n_372,
      \ram_reg_0_7_14_14_i_1__0_0\(6) => grp_encode_fu_453_n_373,
      \ram_reg_0_7_14_14_i_1__0_0\(5) => grp_encode_fu_453_n_374,
      \ram_reg_0_7_14_14_i_1__0_0\(4) => grp_encode_fu_453_n_375,
      \ram_reg_0_7_14_14_i_1__0_0\(3) => grp_encode_fu_453_n_376,
      \ram_reg_0_7_14_14_i_1__0_0\(2) => grp_encode_fu_453_n_377,
      \ram_reg_0_7_14_14_i_1__0_0\(1) => grp_encode_fu_453_n_378,
      \ram_reg_0_7_14_14_i_1__0_0\(0) => grp_encode_fu_453_n_379,
      \ram_reg_0_7_22_22_i_1__0_0\(7) => grp_encode_fu_453_n_380,
      \ram_reg_0_7_22_22_i_1__0_0\(6) => grp_encode_fu_453_n_381,
      \ram_reg_0_7_22_22_i_1__0_0\(5) => grp_encode_fu_453_n_382,
      \ram_reg_0_7_22_22_i_1__0_0\(4) => grp_encode_fu_453_n_383,
      \ram_reg_0_7_22_22_i_1__0_0\(3) => grp_encode_fu_453_n_384,
      \ram_reg_0_7_22_22_i_1__0_0\(2) => grp_encode_fu_453_n_385,
      \ram_reg_0_7_22_22_i_1__0_0\(1) => grp_encode_fu_453_n_386,
      \ram_reg_0_7_22_22_i_1__0_0\(0) => grp_encode_fu_453_n_387,
      \ram_reg_0_7_30_30_i_1__0_0\(1) => grp_encode_fu_453_n_280,
      \ram_reg_0_7_30_30_i_1__0_0\(0) => grp_encode_fu_453_n_281,
      \ram_reg_0_7_6_6_i_2__0_0\(0) => ap_CS_fsm_state31
    );
delay_bpl_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_bpl_RAM_AUTO_1R1W_3
     port map (
      CEB2 => delay_bpl_ce0,
      D(31 downto 0) => q00(31 downto 0),
      Q(0) => \ap_CS_fsm_state3__0\,
      S(5) => grp_encode_fu_453_n_344,
      S(4) => grp_encode_fu_453_n_345,
      S(3) => grp_encode_fu_453_n_346,
      S(2) => grp_encode_fu_453_n_347,
      S(1) => grp_encode_fu_453_n_348,
      S(0) => grp_encode_fu_453_n_349,
      ap_clk => ap_clk,
      p_0_in => p_0_in,
      \q0_reg[29]_0\(23 downto 0) => wd3_1_fu_1914_p4(31 downto 8),
      \q0_reg[31]_0\ => grp_encode_fu_453_n_412,
      \q0_reg[31]_1\ => grp_encode_fu_453_n_414,
      \q0_reg[31]_2\ => grp_encode_fu_453_n_413,
      ram_reg_0_7_14_14_i_1_0(7) => grp_encode_fu_453_n_350,
      ram_reg_0_7_14_14_i_1_0(6) => grp_encode_fu_453_n_351,
      ram_reg_0_7_14_14_i_1_0(5) => grp_encode_fu_453_n_352,
      ram_reg_0_7_14_14_i_1_0(4) => grp_encode_fu_453_n_353,
      ram_reg_0_7_14_14_i_1_0(3) => grp_encode_fu_453_n_354,
      ram_reg_0_7_14_14_i_1_0(2) => grp_encode_fu_453_n_355,
      ram_reg_0_7_14_14_i_1_0(1) => grp_encode_fu_453_n_356,
      ram_reg_0_7_14_14_i_1_0(0) => grp_encode_fu_453_n_357,
      ram_reg_0_7_22_22_i_1_0(7) => grp_encode_fu_453_n_358,
      ram_reg_0_7_22_22_i_1_0(6) => grp_encode_fu_453_n_359,
      ram_reg_0_7_22_22_i_1_0(5) => grp_encode_fu_453_n_360,
      ram_reg_0_7_22_22_i_1_0(4) => grp_encode_fu_453_n_361,
      ram_reg_0_7_22_22_i_1_0(3) => grp_encode_fu_453_n_362,
      ram_reg_0_7_22_22_i_1_0(2) => grp_encode_fu_453_n_363,
      ram_reg_0_7_22_22_i_1_0(1) => grp_encode_fu_453_n_364,
      ram_reg_0_7_22_22_i_1_0(0) => grp_encode_fu_453_n_365,
      ram_reg_0_7_30_30_i_1_0(1) => grp_encode_fu_453_n_278,
      ram_reg_0_7_30_30_i_1_0(0) => grp_encode_fu_453_n_279,
      ram_reg_0_7_6_6_i_2_0(0) => ap_CS_fsm_state19_2
    );
delay_dhx_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_dhx_RAM_AUTO_1R1W_4
     port map (
      A(13 downto 0) => delay_dhx_q0(13 downto 0),
      ADDRARDADDR(2 downto 0) => grp_encode_fu_453_delay_dhx_address1(2 downto 0),
      ADDRBWRADDR(2 downto 0) => delay_dhx_address0(2 downto 0),
      D(13 downto 0) => delay_dhx_q1(13 downto 0),
      DINADIN(13 downto 0) => grp_encode_fu_453_delay_dhx_d1(13 downto 0),
      DINBDIN(13 downto 0) => delay_dhx_d0(13 downto 0),
      Q(0) => grp_encode_fu_453_ah1_o_ap_vld,
      WEA(0) => grp_encode_fu_453_n_461,
      WEBWE(0) => delay_dhx_we0,
      ap_clk => ap_clk,
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      ram_reg_bram_0_0(13) => delay_dhx_U_n_68,
      ram_reg_bram_0_0(12) => delay_dhx_U_n_69,
      ram_reg_bram_0_0(11) => delay_dhx_U_n_70,
      ram_reg_bram_0_0(10) => delay_dhx_U_n_71,
      ram_reg_bram_0_0(9) => delay_dhx_U_n_72,
      ram_reg_bram_0_0(8) => delay_dhx_U_n_73,
      ram_reg_bram_0_0(7) => delay_dhx_U_n_74,
      ram_reg_bram_0_0(6) => delay_dhx_U_n_75,
      ram_reg_bram_0_0(5) => delay_dhx_U_n_76,
      ram_reg_bram_0_0(4) => delay_dhx_U_n_77,
      ram_reg_bram_0_0(3) => delay_dhx_U_n_78,
      ram_reg_bram_0_0(2) => delay_dhx_U_n_79,
      ram_reg_bram_0_0(1) => delay_dhx_U_n_80,
      ram_reg_bram_0_0(0) => delay_dhx_U_n_81
    );
delay_dltx_U: entity work.bd_0_hls_inst_0_adpcm_main_delay_dltx_RAM_AUTO_1R1W_5
     port map (
      A(15 downto 0) => delay_dltx_q0(15 downto 0),
      ADDRARDADDR(2) => grp_encode_fu_453_n_78,
      ADDRARDADDR(1) => grp_encode_fu_453_delay_dltx_address1(1),
      ADDRARDADDR(0) => grp_encode_fu_453_n_80,
      ADDRBWRADDR(2 downto 0) => delay_dltx_address0(2 downto 0),
      D(15 downto 0) => delay_dltx_q1(15 downto 0),
      DINADIN(15 downto 0) => grp_encode_fu_453_delay_dltx_d1(15 downto 0),
      DINBDIN(15 downto 0) => delay_dltx_d0(15 downto 0),
      Q(0) => grp_encode_fu_453_al1_o_ap_vld,
      WEA(0) => grp_encode_fu_453_n_460,
      WEBWE(0) => delay_dltx_we0,
      ap_clk => ap_clk,
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      ram_reg_bram_0_0(15) => delay_dltx_U_n_72,
      ram_reg_bram_0_0(14) => delay_dltx_U_n_73,
      ram_reg_bram_0_0(13) => delay_dltx_U_n_74,
      ram_reg_bram_0_0(12) => delay_dltx_U_n_75,
      ram_reg_bram_0_0(11) => delay_dltx_U_n_76,
      ram_reg_bram_0_0(10) => delay_dltx_U_n_77,
      ram_reg_bram_0_0(9) => delay_dltx_U_n_78,
      ram_reg_bram_0_0(8) => delay_dltx_U_n_79,
      ram_reg_bram_0_0(7) => delay_dltx_U_n_80,
      ram_reg_bram_0_0(6) => delay_dltx_U_n_81,
      ram_reg_bram_0_0(5) => delay_dltx_U_n_82,
      ram_reg_bram_0_0(4) => delay_dltx_U_n_83,
      ram_reg_bram_0_0(3) => delay_dltx_U_n_84,
      ram_reg_bram_0_0(2) => delay_dltx_U_n_85,
      ram_reg_bram_0_0(1) => delay_dltx_U_n_86,
      ram_reg_bram_0_0(0) => delay_dltx_U_n_87
    );
\deth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(10),
      Q => deth(10),
      R => ap_NS_fsm15_out
    );
\deth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(11),
      Q => deth(11),
      R => ap_NS_fsm15_out
    );
\deth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(12),
      Q => deth(12),
      R => ap_NS_fsm15_out
    );
\deth_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(13),
      Q => deth(13),
      R => ap_NS_fsm15_out
    );
\deth_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(14),
      Q => deth(14),
      R => ap_NS_fsm15_out
    );
\deth_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(3),
      Q => deth(3),
      S => ap_NS_fsm15_out
    );
\deth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(4),
      Q => deth(4),
      R => ap_NS_fsm15_out
    );
\deth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(5),
      Q => deth(5),
      R => ap_NS_fsm15_out
    );
\deth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(6),
      Q => deth(6),
      R => ap_NS_fsm15_out
    );
\deth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(7),
      Q => deth(7),
      R => ap_NS_fsm15_out
    );
\deth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(8),
      Q => deth(8),
      R => ap_NS_fsm15_out
    );
\deth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => deth0,
      D => grp_encode_fu_453_deth_o(9),
      Q => deth(9),
      R => ap_NS_fsm15_out
    );
\detl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(10),
      Q => detl(10),
      R => ap_NS_fsm15_out
    );
\detl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(11),
      Q => detl(11),
      R => ap_NS_fsm15_out
    );
\detl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(12),
      Q => detl(12),
      R => ap_NS_fsm15_out
    );
\detl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(13),
      Q => detl(13),
      R => ap_NS_fsm15_out
    );
\detl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(14),
      Q => detl(14),
      R => ap_NS_fsm15_out
    );
\detl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(3),
      Q => detl(3),
      R => ap_NS_fsm15_out
    );
\detl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(4),
      Q => detl(4),
      R => ap_NS_fsm15_out
    );
\detl_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(5),
      Q => detl(5),
      S => ap_NS_fsm15_out
    );
\detl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(6),
      Q => detl(6),
      R => ap_NS_fsm15_out
    );
\detl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(7),
      Q => detl(7),
      R => ap_NS_fsm15_out
    );
\detl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(8),
      Q => detl(8),
      R => ap_NS_fsm15_out
    );
\detl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => grp_encode_fu_453_detl_o(9),
      Q => detl(9),
      R => ap_NS_fsm15_out
    );
\encoded_address0[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_26_fu_224_reg(0),
      I1 => ap_CS_fsm_state9,
      I2 => i_38_reg_1076(0),
      O => encoded_address0(0)
    );
\encoded_address0[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_26_fu_224_reg(1),
      I1 => ap_CS_fsm_state9,
      I2 => i_38_reg_1076(1),
      O => encoded_address0(1)
    );
\encoded_address0[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_26_fu_224_reg(2),
      I1 => ap_CS_fsm_state9,
      I2 => i_38_reg_1076(2),
      O => encoded_address0(2)
    );
\encoded_address0[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_26_fu_224_reg(3),
      I1 => ap_CS_fsm_state9,
      I2 => i_38_reg_1076(3),
      O => encoded_address0(3)
    );
\encoded_address0[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_26_fu_224_reg(4),
      I1 => ap_CS_fsm_state9,
      I2 => i_38_reg_1076(4),
      O => encoded_address0(4)
    );
\encoded_address0[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => i_26_fu_224_reg(5),
      I1 => ap_CS_fsm_state9,
      I2 => i_38_reg_1076(5),
      O => encoded_address0(5)
    );
grp_decode_fu_519: entity work.bd_0_hls_inst_0_adpcm_main_decode
     port map (
      A(12) => grp_encode_fu_453_n_41,
      A(11) => grp_encode_fu_453_n_42,
      A(10) => grp_encode_fu_453_n_43,
      A(9) => grp_encode_fu_453_n_44,
      A(8) => grp_encode_fu_453_n_45,
      A(7) => grp_encode_fu_453_n_46,
      A(6) => grp_encode_fu_453_n_47,
      A(5) => grp_encode_fu_453_n_48,
      A(4) => grp_encode_fu_453_n_49,
      A(3) => grp_encode_fu_453_n_50,
      A(2) => grp_encode_fu_453_n_51,
      A(1) => grp_encode_fu_453_n_52,
      A(0) => grp_encode_fu_453_n_53,
      ADDRARDADDR(2 downto 1) => grp_decode_fu_519_dec_del_dhx_address1(2 downto 1),
      ADDRARDADDR(0) => grp_decode_fu_519_n_93,
      ADDRBWRADDR(2 downto 0) => dec_del_dltx_address0(2 downto 0),
      CEA2 => dec_del_bph_ce0,
      CEB2 => dec_del_bpl_ce0,
      CO(0) => accumd_U_n_95,
      D(31 downto 0) => \q00__1\(31 downto 0),
      DI(2) => accumd_U_n_72,
      DI(1 downto 0) => sub_ln396_fu_2636_p2(35 downto 34),
      DINADIN(15 downto 0) => grp_decode_fu_519_dec_del_dltx_d1(15 downto 0),
      DINBDIN(15 downto 0) => dec_del_dltx_d0(15 downto 0),
      DSP_ALU_INST(11 downto 0) => dec_deth(14 downto 3),
      DSP_ALU_INST_0(31 downto 0) => \q00__2\(31 downto 0),
      DSP_A_B_DATA_INST(11) => h_q1(14),
      DSP_A_B_DATA_INST(10 downto 0) => h_q1(12 downto 2),
      DSP_A_B_DATA_INST_0(30 downto 0) => dec_rh2(30 downto 0),
      DSP_A_B_DATA_INST_1(30 downto 0) => dec_rlt2(30 downto 0),
      DSP_A_B_DATA_INST_2(30 downto 0) => dec_rh1(30 downto 0),
      DSP_A_B_DATA_INST_3(30 downto 0) => dec_rlt1(30 downto 0),
      DSP_A_B_DATA_INST_4(31 downto 0) => dec_ph2(31 downto 0),
      DSP_A_B_DATA_INST_5(31 downto 0) => dec_plt2(31 downto 0),
      DSP_A_B_DATA_INST_6(31 downto 0) => dec_ph1(31 downto 0),
      DSP_A_B_DATA_INST_7(31 downto 0) => dec_plt1(31 downto 0),
      DSP_A_B_DATA_INST_8(5 downto 0) => il(5 downto 0),
      E(0) => wl_code_table_ce0,
      Q(11 downto 0) => dec_detl(14 downto 3),
      S(2) => ilb_table_U_n_109,
      S(1) => ilb_table_U_n_110,
      S(0) => ilb_table_U_n_111,
      WEA(0) => grp_decode_fu_519_n_589,
      WEBWE(0) => dec_del_dhx_we0,
      accumd_address0(3 downto 0) => accumd_address0(3 downto 0),
      \add_ln350_reg_2874_reg[31]_0\(31 downto 0) => add_ln350_reg_2874(31 downto 0),
      \add_ln367_reg_3004_reg[30]_0\(30 downto 0) => trunc_ln372_fu_2187_p1(30 downto 0),
      \add_ln367_reg_3004_reg[31]_0\(31 downto 0) => add_ln367_reg_3004(31 downto 0),
      \add_ln379_reg_3102_reg[31]_0\(31) => grp_decode_fu_519_n_549,
      \add_ln379_reg_3102_reg[31]_0\(30) => grp_decode_fu_519_n_550,
      \add_ln379_reg_3102_reg[31]_0\(29) => grp_decode_fu_519_n_551,
      \add_ln379_reg_3102_reg[31]_0\(28) => grp_decode_fu_519_n_552,
      \add_ln379_reg_3102_reg[31]_0\(27) => grp_decode_fu_519_n_553,
      \add_ln379_reg_3102_reg[31]_0\(26) => grp_decode_fu_519_n_554,
      \add_ln379_reg_3102_reg[31]_0\(25) => grp_decode_fu_519_n_555,
      \add_ln379_reg_3102_reg[31]_0\(24) => grp_decode_fu_519_n_556,
      \add_ln379_reg_3102_reg[31]_0\(23) => grp_decode_fu_519_n_557,
      \add_ln379_reg_3102_reg[31]_0\(22) => grp_decode_fu_519_n_558,
      \add_ln379_reg_3102_reg[31]_0\(21) => grp_decode_fu_519_n_559,
      \add_ln379_reg_3102_reg[31]_0\(20) => grp_decode_fu_519_n_560,
      \add_ln379_reg_3102_reg[31]_0\(19) => grp_decode_fu_519_n_561,
      \add_ln379_reg_3102_reg[31]_0\(18) => grp_decode_fu_519_n_562,
      \add_ln379_reg_3102_reg[31]_0\(17) => grp_decode_fu_519_n_563,
      \add_ln379_reg_3102_reg[31]_0\(16) => grp_decode_fu_519_n_564,
      \add_ln379_reg_3102_reg[31]_0\(15) => grp_decode_fu_519_n_565,
      \add_ln379_reg_3102_reg[31]_0\(14) => grp_decode_fu_519_n_566,
      \add_ln379_reg_3102_reg[31]_0\(13) => grp_decode_fu_519_n_567,
      \add_ln379_reg_3102_reg[31]_0\(12) => grp_decode_fu_519_n_568,
      \add_ln379_reg_3102_reg[31]_0\(11) => grp_decode_fu_519_n_569,
      \add_ln379_reg_3102_reg[31]_0\(10) => grp_decode_fu_519_n_570,
      \add_ln379_reg_3102_reg[31]_0\(9) => grp_decode_fu_519_n_571,
      \add_ln379_reg_3102_reg[31]_0\(8) => grp_decode_fu_519_n_572,
      \add_ln379_reg_3102_reg[31]_0\(7) => grp_decode_fu_519_n_573,
      \add_ln379_reg_3102_reg[31]_0\(6) => grp_decode_fu_519_n_574,
      \add_ln379_reg_3102_reg[31]_0\(5) => grp_decode_fu_519_n_575,
      \add_ln379_reg_3102_reg[31]_0\(4) => grp_decode_fu_519_n_576,
      \add_ln379_reg_3102_reg[31]_0\(3) => grp_decode_fu_519_n_577,
      \add_ln379_reg_3102_reg[31]_0\(2) => grp_decode_fu_519_n_578,
      \add_ln379_reg_3102_reg[31]_0\(1) => grp_decode_fu_519_n_579,
      \add_ln379_reg_3102_reg[31]_0\(0) => grp_decode_fu_519_n_580,
      \ap_CS_fsm_reg[10]_0\ => accumd_ce0,
      \ap_CS_fsm_reg[10]_1\ => \p_0_in__2\,
      \ap_CS_fsm_reg[10]_2\(0) => dec_rlt20,
      \ap_CS_fsm_reg[10]_3\(0) => dec_rh20,
      \ap_CS_fsm_reg[10]_4\(1 downto 0) => ap_NS_fsm(11 downto 10),
      \ap_CS_fsm_reg[10]_5\(0) => dec_del_dltx_we0,
      \ap_CS_fsm_reg[10]_6\ => \p_0_in__3\,
      \ap_CS_fsm_reg[10]_7\(0) => grp_decode_fu_519_n_590,
      \ap_CS_fsm_reg[13]_0\(0) => ilb_table_ce0,
      \ap_CS_fsm_reg[15]_0\(0) => dec_deth0,
      \ap_CS_fsm_reg[17]_0\ => grp_decode_fu_519_n_474,
      \ap_CS_fsm_reg[17]_1\ => grp_decode_fu_519_n_475,
      \ap_CS_fsm_reg[17]_2\ => grp_decode_fu_519_n_476,
      \ap_CS_fsm_reg[18]_0\(1) => grp_decode_fu_519_n_118,
      \ap_CS_fsm_reg[18]_0\(0) => grp_decode_fu_519_n_119,
      \ap_CS_fsm_reg[18]_1\(5) => grp_decode_fu_519_n_435,
      \ap_CS_fsm_reg[18]_1\(4) => grp_decode_fu_519_n_436,
      \ap_CS_fsm_reg[18]_1\(3) => grp_decode_fu_519_n_437,
      \ap_CS_fsm_reg[18]_1\(2) => grp_decode_fu_519_n_438,
      \ap_CS_fsm_reg[18]_1\(1) => grp_decode_fu_519_n_439,
      \ap_CS_fsm_reg[18]_1\(0) => grp_decode_fu_519_n_440,
      \ap_CS_fsm_reg[18]_2\(7) => grp_decode_fu_519_n_441,
      \ap_CS_fsm_reg[18]_2\(6) => grp_decode_fu_519_n_442,
      \ap_CS_fsm_reg[18]_2\(5) => grp_decode_fu_519_n_443,
      \ap_CS_fsm_reg[18]_2\(4) => grp_decode_fu_519_n_444,
      \ap_CS_fsm_reg[18]_2\(3) => grp_decode_fu_519_n_445,
      \ap_CS_fsm_reg[18]_2\(2) => grp_decode_fu_519_n_446,
      \ap_CS_fsm_reg[18]_2\(1) => grp_decode_fu_519_n_447,
      \ap_CS_fsm_reg[18]_2\(0) => grp_decode_fu_519_n_448,
      \ap_CS_fsm_reg[18]_3\(7) => grp_decode_fu_519_n_449,
      \ap_CS_fsm_reg[18]_3\(6) => grp_decode_fu_519_n_450,
      \ap_CS_fsm_reg[18]_3\(5) => grp_decode_fu_519_n_451,
      \ap_CS_fsm_reg[18]_3\(4) => grp_decode_fu_519_n_452,
      \ap_CS_fsm_reg[18]_3\(3) => grp_decode_fu_519_n_453,
      \ap_CS_fsm_reg[18]_3\(2) => grp_decode_fu_519_n_454,
      \ap_CS_fsm_reg[18]_3\(1) => grp_decode_fu_519_n_455,
      \ap_CS_fsm_reg[18]_3\(0) => grp_decode_fu_519_n_456,
      \ap_CS_fsm_reg[19]_0\(3) => grp_decode_fu_519_dec_ah2_o_ap_vld,
      \ap_CS_fsm_reg[19]_0\(2) => ap_CS_fsm_state19,
      \ap_CS_fsm_reg[19]_0\(1) => grp_decode_fu_519_dec_al2_o_ap_vld,
      \ap_CS_fsm_reg[19]_0\(0) => ap_CS_fsm_state9_0,
      \ap_CS_fsm_reg[19]_1\(0) => dec_ah20,
      \ap_CS_fsm_reg[20]_0\(2 downto 0) => dec_del_dhx_address0(2 downto 0),
      \ap_CS_fsm_reg[23]_0\ => h_ce1,
      \ap_CS_fsm_reg[25]_0\(0) => xout20,
      \ap_CS_fsm_reg[4]_0\(0) => dec_nbl0,
      \ap_CS_fsm_reg[5]_0\(0) => dec_detl0,
      \ap_CS_fsm_reg[7]_0\ => grp_decode_fu_519_n_465,
      \ap_CS_fsm_reg[7]_1\ => grp_decode_fu_519_n_466,
      \ap_CS_fsm_reg[7]_2\ => grp_decode_fu_519_n_467,
      \ap_CS_fsm_reg[8]_0\(1) => grp_decode_fu_519_n_116,
      \ap_CS_fsm_reg[8]_0\(0) => grp_decode_fu_519_n_117,
      \ap_CS_fsm_reg[8]_1\(5) => grp_decode_fu_519_n_413,
      \ap_CS_fsm_reg[8]_1\(4) => grp_decode_fu_519_n_414,
      \ap_CS_fsm_reg[8]_1\(3) => grp_decode_fu_519_n_415,
      \ap_CS_fsm_reg[8]_1\(2) => grp_decode_fu_519_n_416,
      \ap_CS_fsm_reg[8]_1\(1) => grp_decode_fu_519_n_417,
      \ap_CS_fsm_reg[8]_1\(0) => grp_decode_fu_519_n_418,
      \ap_CS_fsm_reg[8]_2\(7) => grp_decode_fu_519_n_419,
      \ap_CS_fsm_reg[8]_2\(6) => grp_decode_fu_519_n_420,
      \ap_CS_fsm_reg[8]_2\(5) => grp_decode_fu_519_n_421,
      \ap_CS_fsm_reg[8]_2\(4) => grp_decode_fu_519_n_422,
      \ap_CS_fsm_reg[8]_2\(3) => grp_decode_fu_519_n_423,
      \ap_CS_fsm_reg[8]_2\(2) => grp_decode_fu_519_n_424,
      \ap_CS_fsm_reg[8]_2\(1) => grp_decode_fu_519_n_425,
      \ap_CS_fsm_reg[8]_2\(0) => grp_decode_fu_519_n_426,
      \ap_CS_fsm_reg[8]_3\(7) => grp_decode_fu_519_n_427,
      \ap_CS_fsm_reg[8]_3\(6) => grp_decode_fu_519_n_428,
      \ap_CS_fsm_reg[8]_3\(5) => grp_decode_fu_519_n_429,
      \ap_CS_fsm_reg[8]_3\(4) => grp_decode_fu_519_n_430,
      \ap_CS_fsm_reg[8]_3\(3) => grp_decode_fu_519_n_431,
      \ap_CS_fsm_reg[8]_3\(2) => grp_decode_fu_519_n_432,
      \ap_CS_fsm_reg[8]_3\(1) => grp_decode_fu_519_n_433,
      \ap_CS_fsm_reg[8]_3\(0) => grp_decode_fu_519_n_434,
      \ap_CS_fsm_reg[9]_0\(2 downto 0) => grp_decode_fu_519_dec_del_dltx_address1(2 downto 0),
      \ap_CS_fsm_reg[9]_1\(0) => dec_al20,
      \ap_CS_fsm_reg[9]_2\ => grp_decode_fu_519_n_588,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \apl1_11_reg_3075_reg[15]_0\(15 downto 0) => grp_decode_fu_519_dec_ah1_o(15 downto 0),
      \apl1_reg_2932_reg[15]_0\(15 downto 0) => grp_decode_fu_519_dec_al1_o(15 downto 0),
      \apl2_8_reg_3069_reg[14]_0\(14 downto 0) => grp_decode_fu_519_dec_ah2_o(14 downto 0),
      \apl2_reg_2926_reg[14]_0\(14 downto 0) => grp_decode_fu_519_dec_al2_o(14 downto 0),
      d0(31) => grp_decode_fu_519_n_517,
      d0(30) => grp_decode_fu_519_n_518,
      d0(29) => grp_decode_fu_519_n_519,
      d0(28) => grp_decode_fu_519_n_520,
      d0(27) => grp_decode_fu_519_n_521,
      d0(26) => grp_decode_fu_519_n_522,
      d0(25) => grp_decode_fu_519_n_523,
      d0(24) => grp_decode_fu_519_n_524,
      d0(23) => grp_decode_fu_519_n_525,
      d0(22) => grp_decode_fu_519_n_526,
      d0(21) => grp_decode_fu_519_n_527,
      d0(20) => grp_decode_fu_519_n_528,
      d0(19) => grp_decode_fu_519_n_529,
      d0(18) => grp_decode_fu_519_n_530,
      d0(17) => grp_decode_fu_519_n_531,
      d0(16) => grp_decode_fu_519_n_532,
      d0(15) => grp_decode_fu_519_n_533,
      d0(14) => grp_decode_fu_519_n_534,
      d0(13) => grp_decode_fu_519_n_535,
      d0(12) => grp_decode_fu_519_n_536,
      d0(11) => grp_decode_fu_519_n_537,
      d0(10) => grp_decode_fu_519_n_538,
      d0(9) => grp_decode_fu_519_n_539,
      d0(8) => grp_decode_fu_519_n_540,
      d0(7) => grp_decode_fu_519_n_541,
      d0(6) => grp_decode_fu_519_n_542,
      d0(5) => grp_decode_fu_519_n_543,
      d0(4) => grp_decode_fu_519_n_544,
      d0(3) => grp_decode_fu_519_n_545,
      d0(2) => grp_decode_fu_519_n_546,
      d0(1) => grp_decode_fu_519_n_547,
      d0(0) => grp_decode_fu_519_n_548,
      dec_del_dhx_ce0 => dec_del_dhx_ce0,
      dec_del_dhx_ce1 => dec_del_dhx_ce1,
      \dec_del_dhx_load_3_reg_3087_reg[13]_0\(13 downto 0) => dec_del_dhx_q0(13 downto 0),
      \dec_del_dhx_load_5_reg_3092_reg[13]_0\(13 downto 0) => grp_decode_fu_519_dec_del_dhx_d1(13 downto 0),
      \dec_del_dhx_load_5_reg_3092_reg[13]_1\(13 downto 0) => dec_del_dhx_q1(13 downto 0),
      dec_del_dltx_ce0 => dec_del_dltx_ce0,
      dec_del_dltx_ce1 => dec_del_dltx_ce1,
      \dec_del_dltx_load_3_reg_2938_reg[15]_0\(15 downto 0) => dec_del_dltx_q0(15 downto 0),
      \dec_del_dltx_load_5_reg_2943_reg[15]_0\(15 downto 0) => dec_del_dltx_q1(15 downto 0),
      \dec_deth_reg[3]\ => ilb_table_U_n_133,
      \dec_deth_reg[3]_0\ => ilb_table_U_n_134,
      \dec_deth_reg[3]_1\ => ilb_table_U_n_135,
      \dec_deth_reg[9]\ => ilb_table_U_n_132,
      \dec_detl_reg[13]\(8 downto 1) => ilb_table_q0(10 downto 3),
      \dec_detl_reg[13]\(0) => ilb_table_q0(1),
      \dec_detl_reg[3]\ => ilb_table_U_n_127,
      \dec_detl_reg[3]_0\ => ilb_table_U_n_129,
      \dec_detl_reg[5]\ => ilb_table_U_n_128,
      \dec_detl_reg[7]\ => ilb_table_U_n_130,
      \dec_detl_reg[9]\ => ilb_table_U_n_131,
      \dec_nbh_reg[13]\(3) => ilb_table_U_n_157,
      \dec_nbh_reg[13]\(2) => ilb_table_U_n_158,
      \dec_nbh_reg[13]\(1) => ilb_table_U_n_159,
      \dec_nbh_reg[13]\(0) => ilb_table_U_n_160,
      \dec_nbh_reg[14]\(14 downto 0) => grp_decode_fu_519_dec_nbh_o(14 downto 0),
      \dec_nbh_reg[14]_0\(14 downto 0) => dec_nbh(14 downto 0),
      grp_decode_fu_519_ap_start_reg => grp_decode_fu_519_ap_start_reg,
      grp_decode_fu_519_ilb_table_address0(4 downto 0) => grp_decode_fu_519_ilb_table_address0(4 downto 0),
      \i_16_fu_322_reg[2]_0\(0) => dec_nbh0,
      \idx204_fu_330_reg[1]_0\(11) => grp_decode_fu_519_n_591,
      \idx204_fu_330_reg[1]_0\(10) => grp_decode_fu_519_n_592,
      \idx204_fu_330_reg[1]_0\(9) => grp_decode_fu_519_n_593,
      \idx204_fu_330_reg[1]_0\(8) => grp_decode_fu_519_n_594,
      \idx204_fu_330_reg[1]_0\(7) => grp_decode_fu_519_n_595,
      \idx204_fu_330_reg[1]_0\(6) => grp_decode_fu_519_n_596,
      \idx204_fu_330_reg[1]_0\(5) => grp_decode_fu_519_n_597,
      \idx204_fu_330_reg[1]_0\(4) => grp_decode_fu_519_n_598,
      \idx204_fu_330_reg[1]_0\(3) => grp_decode_fu_519_n_599,
      \idx204_fu_330_reg[1]_0\(2) => grp_decode_fu_519_n_600,
      \idx204_fu_330_reg[1]_0\(1) => grp_decode_fu_519_n_601,
      \idx204_fu_330_reg[1]_0\(0) => grp_decode_fu_519_n_602,
      \idx_fu_330_reg[1]\(11) => grp_decode_fu_519_n_45,
      \idx_fu_330_reg[1]\(10) => grp_decode_fu_519_n_46,
      \idx_fu_330_reg[1]\(9) => grp_decode_fu_519_n_47,
      \idx_fu_330_reg[1]\(8) => grp_decode_fu_519_n_48,
      \idx_fu_330_reg[1]\(7) => grp_decode_fu_519_n_49,
      \idx_fu_330_reg[1]\(6) => grp_decode_fu_519_n_50,
      \idx_fu_330_reg[1]\(5) => grp_decode_fu_519_n_51,
      \idx_fu_330_reg[1]\(4) => grp_decode_fu_519_n_52,
      \idx_fu_330_reg[1]\(3) => grp_decode_fu_519_n_53,
      \idx_fu_330_reg[1]\(2) => grp_decode_fu_519_n_54,
      \idx_fu_330_reg[1]\(1) => grp_decode_fu_519_n_55,
      \idx_fu_330_reg[1]\(0) => grp_decode_fu_519_n_56,
      \lshr_ln_reg_2785_reg[1]_0\(1 downto 0) => trunc_ln225_reg_1124(7 downto 6),
      p_0_in => \p_0_in__1\,
      q0(31 downto 0) => accumc_q0(31 downto 0),
      q00(31 downto 0) => \q00__3\(31 downto 0),
      \q0[10]_i_3\ => wl_code_table_U_n_70,
      \q0[10]_i_4\ => wl_code_table_U_n_74,
      \q0[10]_i_5\ => wl_code_table_U_n_72,
      \q0[10]_i_6\ => wl_code_table_U_n_73,
      \q0[10]_i_7\ => wl_code_table_U_n_69,
      \q0[10]_i_7_0\ => wl_code_table_U_n_71,
      \q0_reg[10]\(5) => ap_CS_fsm_state11,
      \q0_reg[10]\(4) => ap_CS_fsm_state10,
      \q0_reg[10]\(3) => ap_CS_fsm_state8,
      \q0_reg[10]\(2) => ap_CS_fsm_state5,
      \q0_reg[10]\(1) => \ap_CS_fsm_state3__0\,
      \q0_reg[10]\(0) => \ap_CS_fsm_state2__0\,
      \q0_reg[10]_0\(3) => grp_encode_fu_453_nbh_o_ap_vld,
      \q0_reg[10]_0\(2) => grp_encode_fu_453_nbl_o_ap_vld,
      \q0_reg[10]_0\(1) => grp_encode_fu_453_wl_code_table_ce0,
      \q0_reg[10]_0\(0) => grp_encode_fu_453_h_ce1,
      \q0_reg[31]\ => dec_del_bph_U_n_96,
      \q0_reg[31]_0\(2 downto 0) => i_22_fu_208(2 downto 0),
      \q0_reg[31]_1\(3 downto 0) => i_24_fu_216_reg(3 downto 0),
      \q0_reg[31]_2\(31 downto 0) => accumd_q0(31 downto 0),
      \q0_reg[31]_3\(0) => accumc_we01,
      \q1_reg[8]\(1 downto 0) => grp_encode_fu_453_h_address1(4 downto 3),
      \q1_reg[8]_0\(1 downto 0) => idx_fu_330_reg(2 downto 1),
      \ram_reg_0_7_30_30_i_2__1\(23 downto 0) => wd3_6_fu_1472_p4(31 downto 8),
      \ram_reg_0_7_30_30_i_2__2\(23 downto 0) => wd3_9_fu_2270_p4(31 downto 8),
      ram_reg_bram_0(2 downto 0) => i_fu_204(2 downto 0),
      ram_reg_bram_0_0 => dec_del_dltx_U_n_88,
      \reg_754_reg[15]_0\(15) => dec_del_dltx_U_n_72,
      \reg_754_reg[15]_0\(14) => dec_del_dltx_U_n_73,
      \reg_754_reg[15]_0\(13) => dec_del_dltx_U_n_74,
      \reg_754_reg[15]_0\(12) => dec_del_dltx_U_n_75,
      \reg_754_reg[15]_0\(11) => dec_del_dltx_U_n_76,
      \reg_754_reg[15]_0\(10) => dec_del_dltx_U_n_77,
      \reg_754_reg[15]_0\(9) => dec_del_dltx_U_n_78,
      \reg_754_reg[15]_0\(8) => dec_del_dltx_U_n_79,
      \reg_754_reg[15]_0\(7) => dec_del_dltx_U_n_80,
      \reg_754_reg[15]_0\(6) => dec_del_dltx_U_n_81,
      \reg_754_reg[15]_0\(5) => dec_del_dltx_U_n_82,
      \reg_754_reg[15]_0\(4) => dec_del_dltx_U_n_83,
      \reg_754_reg[15]_0\(3) => dec_del_dltx_U_n_84,
      \reg_754_reg[15]_0\(2) => dec_del_dltx_U_n_85,
      \reg_754_reg[15]_0\(1) => dec_del_dltx_U_n_86,
      \reg_754_reg[15]_0\(0) => dec_del_dltx_U_n_87,
      \reg_765_reg[13]_0\(13 downto 0) => dec_del_dhx_d0(13 downto 0),
      \reg_765_reg[13]_1\(13) => dec_del_dhx_U_n_68,
      \reg_765_reg[13]_1\(12) => dec_del_dhx_U_n_69,
      \reg_765_reg[13]_1\(11) => dec_del_dhx_U_n_70,
      \reg_765_reg[13]_1\(10) => dec_del_dhx_U_n_71,
      \reg_765_reg[13]_1\(9) => dec_del_dhx_U_n_72,
      \reg_765_reg[13]_1\(8) => dec_del_dhx_U_n_73,
      \reg_765_reg[13]_1\(7) => dec_del_dhx_U_n_74,
      \reg_765_reg[13]_1\(6) => dec_del_dhx_U_n_75,
      \reg_765_reg[13]_1\(5) => dec_del_dhx_U_n_76,
      \reg_765_reg[13]_1\(4) => dec_del_dhx_U_n_77,
      \reg_765_reg[13]_1\(3) => dec_del_dhx_U_n_78,
      \reg_765_reg[13]_1\(2) => dec_del_dhx_U_n_79,
      \reg_765_reg[13]_1\(1) => dec_del_dhx_U_n_80,
      \reg_765_reg[13]_1\(0) => dec_del_dhx_U_n_81,
      \sext_ln477_2_reg_2989_reg[15]_0\(15 downto 0) => dec_ah1(15 downto 0),
      \sext_ln477_reg_2838_reg[15]_0\(15 downto 0) => dec_al1(15 downto 0),
      \sext_ln479_5_reg_2994_reg[14]_0\(14 downto 0) => dec_ah2(14 downto 0),
      \sext_ln479_reg_2843_reg[14]_0\(14 downto 0) => dec_al2(14 downto 0),
      sext_ln618_fu_1709_p1(14 downto 0) => sext_ln618_fu_1709_p1(14 downto 0),
      \trunc_ln15_reg_2828_reg[0]_0\(10 downto 5) => grp_decode_fu_519_dec_detl_o(14 downto 9),
      \trunc_ln15_reg_2828_reg[0]_0\(4 downto 0) => grp_decode_fu_519_dec_detl_o(7 downto 3),
      \trunc_ln15_reg_2828_reg[3]_0\(3 downto 0) => trunc_ln15_reg_2828(3 downto 0),
      \trunc_ln15_reg_2828_reg[3]_1\(3 downto 0) => \select_ln515_fu_1036_p3__0\(14 downto 11),
      \trunc_ln345_reg_2848_reg[28]_0\(30 downto 0) => add_ln354_fu_1389_p2(30 downto 0),
      \trunc_ln522_2_reg_2961_reg[0]_0\(6 downto 1) => grp_decode_fu_519_dec_deth_o(14 downto 9),
      \trunc_ln522_2_reg_2961_reg[0]_0\(0) => grp_decode_fu_519_dec_deth_o(3),
      \trunc_ln522_2_reg_2961_reg[3]_0\(3 downto 0) => trunc_ln522_2_reg_2961(3 downto 0),
      \xa1_2_fu_338_reg[43]_0\(31 downto 0) => grp_decode_fu_519_xout1(31 downto 0),
      \xa2_2_fu_334_reg[35]_0\(33 downto 0) => xa2_2_fu_334_reg(35 downto 2),
      \xa2_2_fu_334_reg[43]_0\(11 downto 0) => grp_decode_fu_519_xout2(31 downto 20),
      \xout2_reg[27]\(1) => accumd_U_n_96,
      \xout2_reg[27]\(0) => accumd_U_n_97
    );
grp_decode_fu_519_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_decode_fu_519_n_588,
      Q => grp_decode_fu_519_ap_start_reg,
      R => ap_rst
    );
grp_encode_fu_453: entity work.bd_0_hls_inst_0_adpcm_main_encode
     port map (
      A(15 downto 0) => delay_dltx_q0(15 downto 0),
      ADDRARDADDR(4 downto 0) => grp_encode_fu_453_tqmf_address1(4 downto 0),
      ADDRBWRADDR(4 downto 0) => tqmf_address0(4 downto 0),
      CEA2 => delay_bph_ce0,
      CEB2 => delay_bpl_ce0,
      D(31 downto 0) => q00(31 downto 0),
      DINADIN(15 downto 0) => grp_encode_fu_453_delay_dltx_d1(15 downto 0),
      DINBDIN(15 downto 0) => delay_dltx_d0(15 downto 0),
      DOUTADOUT(31 downto 0) => tqmf_q1(31 downto 0),
      DOUTBDOUT(31 downto 0) => tqmf_q0(31 downto 0),
      DSP_ALU_INST(11) => grp_decode_fu_519_n_45,
      DSP_ALU_INST(10) => grp_decode_fu_519_n_46,
      DSP_ALU_INST(9) => grp_decode_fu_519_n_47,
      DSP_ALU_INST(8) => grp_decode_fu_519_n_48,
      DSP_ALU_INST(7) => grp_decode_fu_519_n_49,
      DSP_ALU_INST(6) => grp_decode_fu_519_n_50,
      DSP_ALU_INST(5) => grp_decode_fu_519_n_51,
      DSP_ALU_INST(4) => grp_decode_fu_519_n_52,
      DSP_ALU_INST(3) => grp_decode_fu_519_n_53,
      DSP_ALU_INST(2) => grp_decode_fu_519_n_54,
      DSP_ALU_INST(1) => grp_decode_fu_519_n_55,
      DSP_ALU_INST(0) => grp_decode_fu_519_n_56,
      DSP_ALU_INST_0(0) => wl_code_table_ce0,
      DSP_ALU_INST_1(11 downto 0) => deth(14 downto 3),
      DSP_ALU_INST_2(31 downto 0) => \q00__0\(31 downto 0),
      DSP_A_B_DATA_INST(30 downto 0) => rh1(30 downto 0),
      DSP_A_B_DATA_INST_0(30 downto 0) => rlt1(30 downto 0),
      DSP_A_B_DATA_INST_1(11) => h_q1(14),
      DSP_A_B_DATA_INST_1(10 downto 0) => h_q1(12 downto 2),
      DSP_A_B_DATA_INST_2(30 downto 0) => rh2(30 downto 0),
      DSP_A_B_DATA_INST_3(30 downto 0) => rlt2(30 downto 0),
      DSP_A_B_DATA_INST_4(31 downto 0) => ph2(31 downto 0),
      DSP_A_B_DATA_INST_5(31 downto 0) => plt2(31 downto 0),
      DSP_A_B_DATA_INST_6(31 downto 0) => ph1(31 downto 0),
      DSP_A_B_DATA_INST_7(31 downto 0) => plt1(31 downto 0),
      E(0) => h_ce1,
      O(3) => tqmf_U_n_138,
      O(2 downto 0) => sext_ln244_fu_875_p1(35 downto 33),
      Q(11 downto 0) => detl(14 downto 3),
      S(2) => ilb_table_U_n_44,
      S(1) => ilb_table_U_n_45,
      S(0) => ilb_table_U_n_46,
      SR(0) => grp_encode_fu_453_n_420,
      WEA(0) => tqmf_we1,
      WEBWE(0) => tqmf_we0,
      \add_ln290_reg_3221_reg[31]_0\(31 downto 0) => add_ln290_reg_3221(31 downto 0),
      \add_ln314_reg_3339_reg[0]_0\(14 downto 0) => grp_encode_fu_453_nbh_o(14 downto 0),
      \add_ln314_reg_3339_reg[1]_0\(1 downto 0) => \^encoded_d0\(7 downto 6),
      \add_ln317_reg_3380_reg[31]_0\(31 downto 0) => add_ln317_reg_3380(31 downto 0),
      \ap_CS_fsm_reg[10]_0\(10 downto 0) => p_0_out(10 downto 0),
      \ap_CS_fsm_reg[14]_0\(0) => nbl0,
      \ap_CS_fsm_reg[15]_0\(0) => detl0,
      \ap_CS_fsm_reg[17]_0\ => grp_encode_fu_453_n_413,
      \ap_CS_fsm_reg[17]_1\ => grp_encode_fu_453_n_414,
      \ap_CS_fsm_reg[18]_0\(1) => grp_encode_fu_453_n_278,
      \ap_CS_fsm_reg[18]_0\(0) => grp_encode_fu_453_n_279,
      \ap_CS_fsm_reg[18]_1\(5) => grp_encode_fu_453_n_344,
      \ap_CS_fsm_reg[18]_1\(4) => grp_encode_fu_453_n_345,
      \ap_CS_fsm_reg[18]_1\(3) => grp_encode_fu_453_n_346,
      \ap_CS_fsm_reg[18]_1\(2) => grp_encode_fu_453_n_347,
      \ap_CS_fsm_reg[18]_1\(1) => grp_encode_fu_453_n_348,
      \ap_CS_fsm_reg[18]_1\(0) => grp_encode_fu_453_n_349,
      \ap_CS_fsm_reg[18]_2\(7) => grp_encode_fu_453_n_350,
      \ap_CS_fsm_reg[18]_2\(6) => grp_encode_fu_453_n_351,
      \ap_CS_fsm_reg[18]_2\(5) => grp_encode_fu_453_n_352,
      \ap_CS_fsm_reg[18]_2\(4) => grp_encode_fu_453_n_353,
      \ap_CS_fsm_reg[18]_2\(3) => grp_encode_fu_453_n_354,
      \ap_CS_fsm_reg[18]_2\(2) => grp_encode_fu_453_n_355,
      \ap_CS_fsm_reg[18]_2\(1) => grp_encode_fu_453_n_356,
      \ap_CS_fsm_reg[18]_2\(0) => grp_encode_fu_453_n_357,
      \ap_CS_fsm_reg[18]_3\(7) => grp_encode_fu_453_n_358,
      \ap_CS_fsm_reg[18]_3\(6) => grp_encode_fu_453_n_359,
      \ap_CS_fsm_reg[18]_3\(5) => grp_encode_fu_453_n_360,
      \ap_CS_fsm_reg[18]_3\(4) => grp_encode_fu_453_n_361,
      \ap_CS_fsm_reg[18]_3\(3) => grp_encode_fu_453_n_362,
      \ap_CS_fsm_reg[18]_3\(2) => grp_encode_fu_453_n_363,
      \ap_CS_fsm_reg[18]_3\(1) => grp_encode_fu_453_n_364,
      \ap_CS_fsm_reg[18]_3\(0) => grp_encode_fu_453_n_365,
      \ap_CS_fsm_reg[19]_0\(0) => al10,
      \ap_CS_fsm_reg[20]_0\(0) => delay_dltx_we0,
      \ap_CS_fsm_reg[21]_0\(2 downto 0) => delay_dltx_address0(2 downto 0),
      \ap_CS_fsm_reg[22]_0\(2) => grp_encode_fu_453_n_78,
      \ap_CS_fsm_reg[22]_0\(1) => grp_encode_fu_453_delay_dltx_address1(1),
      \ap_CS_fsm_reg[22]_0\(0) => grp_encode_fu_453_n_80,
      \ap_CS_fsm_reg[23]_0\ => grp_encode_fu_453_n_404,
      \ap_CS_fsm_reg[23]_1\ => grp_encode_fu_453_n_405,
      \ap_CS_fsm_reg[26]_0\(0) => nbh0,
      \ap_CS_fsm_reg[27]_0\(0) => deth0,
      \ap_CS_fsm_reg[29]_0\ => grp_encode_fu_453_n_406,
      \ap_CS_fsm_reg[30]_0\(1) => grp_encode_fu_453_n_280,
      \ap_CS_fsm_reg[30]_0\(0) => grp_encode_fu_453_n_281,
      \ap_CS_fsm_reg[30]_1\(5) => grp_encode_fu_453_n_366,
      \ap_CS_fsm_reg[30]_1\(4) => grp_encode_fu_453_n_367,
      \ap_CS_fsm_reg[30]_1\(3) => grp_encode_fu_453_n_368,
      \ap_CS_fsm_reg[30]_1\(2) => grp_encode_fu_453_n_369,
      \ap_CS_fsm_reg[30]_1\(1) => grp_encode_fu_453_n_370,
      \ap_CS_fsm_reg[30]_1\(0) => grp_encode_fu_453_n_371,
      \ap_CS_fsm_reg[30]_2\(7) => grp_encode_fu_453_n_372,
      \ap_CS_fsm_reg[30]_2\(6) => grp_encode_fu_453_n_373,
      \ap_CS_fsm_reg[30]_2\(5) => grp_encode_fu_453_n_374,
      \ap_CS_fsm_reg[30]_2\(4) => grp_encode_fu_453_n_375,
      \ap_CS_fsm_reg[30]_2\(3) => grp_encode_fu_453_n_376,
      \ap_CS_fsm_reg[30]_2\(2) => grp_encode_fu_453_n_377,
      \ap_CS_fsm_reg[30]_2\(1) => grp_encode_fu_453_n_378,
      \ap_CS_fsm_reg[30]_2\(0) => grp_encode_fu_453_n_379,
      \ap_CS_fsm_reg[30]_3\(7) => grp_encode_fu_453_n_380,
      \ap_CS_fsm_reg[30]_3\(6) => grp_encode_fu_453_n_381,
      \ap_CS_fsm_reg[30]_3\(5) => grp_encode_fu_453_n_382,
      \ap_CS_fsm_reg[30]_3\(4) => grp_encode_fu_453_n_383,
      \ap_CS_fsm_reg[30]_3\(3) => grp_encode_fu_453_n_384,
      \ap_CS_fsm_reg[30]_3\(2) => grp_encode_fu_453_n_385,
      \ap_CS_fsm_reg[30]_3\(1) => grp_encode_fu_453_n_386,
      \ap_CS_fsm_reg[30]_3\(0) => grp_encode_fu_453_n_387,
      \ap_CS_fsm_reg[31]_0\(8) => grp_encode_fu_453_ah1_o_ap_vld,
      \ap_CS_fsm_reg[31]_0\(7) => ap_CS_fsm_state31,
      \ap_CS_fsm_reg[31]_0\(6) => grp_encode_fu_453_nbh_o_ap_vld,
      \ap_CS_fsm_reg[31]_0\(5) => grp_encode_fu_453_al1_o_ap_vld,
      \ap_CS_fsm_reg[31]_0\(4) => ap_CS_fsm_state19_2,
      \ap_CS_fsm_reg[31]_0\(3) => grp_encode_fu_453_nbl_o_ap_vld,
      \ap_CS_fsm_reg[31]_0\(2) => grp_encode_fu_453_wl_code_table_ce0,
      \ap_CS_fsm_reg[31]_0\(1) => ap_CS_fsm_state7_1,
      \ap_CS_fsm_reg[31]_0\(0) => grp_encode_fu_453_h_ce1,
      \ap_CS_fsm_reg[31]_1\(2 downto 0) => grp_encode_fu_453_delay_dhx_address1(2 downto 0),
      \ap_CS_fsm_reg[31]_2\(0) => ah10,
      \ap_CS_fsm_reg[32]_0\(2 downto 0) => delay_dhx_address0(2 downto 0),
      \ap_CS_fsm_reg[33]_0\(0) => delay_dhx_we0,
      \ap_CS_fsm_reg[34]_0\(1) => ap_NS_fsm(7),
      \ap_CS_fsm_reg[34]_0\(0) => ap_NS_fsm(5),
      \ap_CS_fsm_reg[6]_0\ => grp_encode_fu_453_n_462,
      \ap_CS_fsm_reg[7]_0\ => \p_0_in__0\,
      \ap_CS_fsm_reg[7]_1\(0) => rh10,
      \ap_CS_fsm_reg[7]_2\(0) => rlt10,
      \ap_CS_fsm_reg[7]_3\(0) => grp_encode_fu_453_n_460,
      \ap_CS_fsm_reg[7]_4\(0) => grp_encode_fu_453_n_461,
      \ap_CS_fsm_reg[8]_0\ => grp_encode_fu_453_n_412,
      ap_clk => ap_clk,
      ap_rst => ap_rst,
      \apl1_4_reg_3422_reg[15]_0\(15 downto 0) => grp_encode_fu_453_ah1_o(15 downto 0),
      \apl1_reg_3279_reg[15]_0\(15 downto 0) => grp_encode_fu_453_al1_o(15 downto 0),
      \apl2_3_reg_3416_reg[14]_0\(14 downto 0) => grp_encode_fu_453_ah2_o(14 downto 0),
      \apl2_reg_3273_reg[14]_0\(14 downto 0) => grp_encode_fu_453_al2_o(14 downto 0),
      delay_dhx_ce0 => delay_dhx_ce0,
      delay_dhx_ce1 => delay_dhx_ce1,
      \delay_dhx_load_3_reg_3428_reg[13]_0\(13 downto 0) => delay_dhx_q0(13 downto 0),
      \delay_dhx_load_5_reg_3433_reg[13]_0\(13 downto 0) => grp_encode_fu_453_delay_dhx_d1(13 downto 0),
      \delay_dhx_load_5_reg_3433_reg[13]_1\(13 downto 0) => delay_dhx_q1(13 downto 0),
      delay_dltx_ce0 => delay_dltx_ce0,
      delay_dltx_ce1 => delay_dltx_ce1,
      \delay_dltx_load_5_reg_3290_reg[15]_0\(15 downto 0) => delay_dltx_q1(15 downto 0),
      \deth_reg[3]\ => ilb_table_U_n_77,
      \deth_reg[3]_0\ => ilb_table_U_n_78,
      \deth_reg[3]_1\ => ilb_table_U_n_79,
      \deth_reg[9]\ => ilb_table_U_n_76,
      \detl_reg[13]\(8 downto 1) => ilb_table_q0(10 downto 3),
      \detl_reg[13]\(0) => ilb_table_q0(1),
      \detl_reg[3]\ => ilb_table_U_n_62,
      \detl_reg[3]_0\ => ilb_table_U_n_73,
      \detl_reg[5]\ => ilb_table_U_n_72,
      \detl_reg[7]\ => ilb_table_U_n_74,
      \detl_reg[9]\ => ilb_table_U_n_75,
      encoded_ce0 => encoded_ce0,
      encoded_d0(5 downto 0) => \^encoded_d0\(5 downto 0),
      encoded_we0 => encoded_we0,
      grp_decode_fu_519_ilb_table_address0(4 downto 0) => grp_decode_fu_519_ilb_table_address0(4 downto 0),
      grp_encode_fu_453_ap_start_reg => grp_encode_fu_453_ap_start_reg,
      \i_25_fu_220_reg[5]\(3 downto 0) => i_24_fu_216_reg(3 downto 0),
      \idx_fu_330_reg[2]_0\(1 downto 0) => idx_fu_330_reg(2 downto 1),
      \idx_fu_330_reg[4]_0\(1 downto 0) => grp_encode_fu_453_h_address1(4 downto 3),
      \nbh_reg[10]\(3) => ilb_table_U_n_101,
      \nbh_reg[10]\(2) => ilb_table_U_n_102,
      \nbh_reg[10]\(1) => ilb_table_U_n_103,
      \nbh_reg[10]\(0) => ilb_table_U_n_104,
      p_0_in => p_0_in,
      \q0_reg[0]\ => wl_code_table_U_n_47,
      \q0_reg[0]_0\ => wl_code_table_U_n_44,
      \q0_reg[0]_1\ => wl_code_table_U_n_48,
      \q0_reg[0]_2\ => wl_code_table_U_n_45,
      \q0_reg[0]_3\ => wl_code_table_U_n_49,
      \q0_reg[0]_4\ => wl_code_table_U_n_46,
      \q0_reg[11]\(7) => ap_CS_fsm_state11,
      \q0_reg[11]\(6) => ap_CS_fsm_state9,
      \q0_reg[11]\(5) => ap_CS_fsm_state8,
      \q0_reg[11]\(4) => ap_CS_fsm_state7,
      \q0_reg[11]\(3) => ap_CS_fsm_state5,
      \q0_reg[11]\(2) => ap_CS_fsm_state4,
      \q0_reg[11]\(1) => \ap_CS_fsm_state3__0\,
      \q0_reg[11]\(0) => \ap_CS_fsm_state2__0\,
      \q0_reg[11]_0\(3 downto 0) => trunc_ln225_reg_1124(5 downto 2),
      \q0_reg[31]\ => dec_del_bph_U_n_96,
      \q0_reg[31]_0\(2 downto 0) => i_22_fu_208(2 downto 0),
      ram_reg_0_7_30_30_i_2(23 downto 0) => wd3_1_fu_1914_p4(31 downto 8),
      \ram_reg_0_7_30_30_i_2__0\(23 downto 0) => wd3_4_fu_2782_p4(31 downto 8),
      ram_reg_bram_0(4 downto 0) => i_23_fu_212_reg(4 downto 0),
      ram_reg_bram_0_0(0) => tqmf_we01,
      ram_reg_bram_0_1(2 downto 0) => i_fu_204(2 downto 0),
      ram_reg_bram_0_2 => dec_del_dltx_U_n_88,
      \reg_817_reg[15]_0\(15) => delay_dltx_U_n_72,
      \reg_817_reg[15]_0\(14) => delay_dltx_U_n_73,
      \reg_817_reg[15]_0\(13) => delay_dltx_U_n_74,
      \reg_817_reg[15]_0\(12) => delay_dltx_U_n_75,
      \reg_817_reg[15]_0\(11) => delay_dltx_U_n_76,
      \reg_817_reg[15]_0\(10) => delay_dltx_U_n_77,
      \reg_817_reg[15]_0\(9) => delay_dltx_U_n_78,
      \reg_817_reg[15]_0\(8) => delay_dltx_U_n_79,
      \reg_817_reg[15]_0\(7) => delay_dltx_U_n_80,
      \reg_817_reg[15]_0\(6) => delay_dltx_U_n_81,
      \reg_817_reg[15]_0\(5) => delay_dltx_U_n_82,
      \reg_817_reg[15]_0\(4) => delay_dltx_U_n_83,
      \reg_817_reg[15]_0\(3) => delay_dltx_U_n_84,
      \reg_817_reg[15]_0\(2) => delay_dltx_U_n_85,
      \reg_817_reg[15]_0\(1) => delay_dltx_U_n_86,
      \reg_817_reg[15]_0\(0) => delay_dltx_U_n_87,
      \reg_828_reg[13]_0\(13 downto 0) => delay_dhx_d0(13 downto 0),
      \reg_828_reg[13]_1\(13) => delay_dhx_U_n_68,
      \reg_828_reg[13]_1\(12) => delay_dhx_U_n_69,
      \reg_828_reg[13]_1\(11) => delay_dhx_U_n_70,
      \reg_828_reg[13]_1\(10) => delay_dhx_U_n_71,
      \reg_828_reg[13]_1\(9) => delay_dhx_U_n_72,
      \reg_828_reg[13]_1\(8) => delay_dhx_U_n_73,
      \reg_828_reg[13]_1\(7) => delay_dhx_U_n_74,
      \reg_828_reg[13]_1\(6) => delay_dhx_U_n_75,
      \reg_828_reg[13]_1\(5) => delay_dhx_U_n_76,
      \reg_828_reg[13]_1\(4) => delay_dhx_U_n_77,
      \reg_828_reg[13]_1\(3) => delay_dhx_U_n_78,
      \reg_828_reg[13]_1\(2) => delay_dhx_U_n_79,
      \reg_828_reg[13]_1\(1) => delay_dhx_U_n_80,
      \reg_828_reg[13]_1\(0) => delay_dhx_U_n_81,
      sext_ln244_fu_875_p1(30 downto 0) => sext_ln244_fu_875_p1(32 downto 2),
      \sext_ln477_1_reg_3365_reg[15]_0\(15 downto 0) => ah1(15 downto 0),
      \sext_ln477_reg_3104_reg[15]_0\(15 downto 0) => al1(15 downto 0),
      \sext_ln479_2_reg_3370_reg[14]_0\(14 downto 0) => ah2(14 downto 0),
      \sext_ln479_reg_3109_reg[14]_0\(14 downto 0) => al2(14 downto 0),
      sext_ln618_fu_2367_p1(14 downto 0) => sext_ln618_fu_2367_p1(14 downto 0),
      tqmf_ce0 => tqmf_ce0,
      tqmf_ce1 => tqmf_ce1,
      \trunc_ln225_reg_1124_reg[3]\(12) => grp_encode_fu_453_n_41,
      \trunc_ln225_reg_1124_reg[3]\(11) => grp_encode_fu_453_n_42,
      \trunc_ln225_reg_1124_reg[3]\(10) => grp_encode_fu_453_n_43,
      \trunc_ln225_reg_1124_reg[3]\(9) => grp_encode_fu_453_n_44,
      \trunc_ln225_reg_1124_reg[3]\(8) => grp_encode_fu_453_n_45,
      \trunc_ln225_reg_1124_reg[3]\(7) => grp_encode_fu_453_n_46,
      \trunc_ln225_reg_1124_reg[3]\(6) => grp_encode_fu_453_n_47,
      \trunc_ln225_reg_1124_reg[3]\(5) => grp_encode_fu_453_n_48,
      \trunc_ln225_reg_1124_reg[3]\(4) => grp_encode_fu_453_n_49,
      \trunc_ln225_reg_1124_reg[3]\(3) => grp_encode_fu_453_n_50,
      \trunc_ln225_reg_1124_reg[3]\(2) => grp_encode_fu_453_n_51,
      \trunc_ln225_reg_1124_reg[3]\(1) => grp_encode_fu_453_n_52,
      \trunc_ln225_reg_1124_reg[3]\(0) => grp_encode_fu_453_n_53,
      \trunc_ln225_reg_1124_reg[5]\(10) => grp_encode_fu_453_n_469,
      \trunc_ln225_reg_1124_reg[5]\(9) => grp_encode_fu_453_n_470,
      \trunc_ln225_reg_1124_reg[5]\(8) => grp_encode_fu_453_n_471,
      \trunc_ln225_reg_1124_reg[5]\(7) => grp_encode_fu_453_n_472,
      \trunc_ln225_reg_1124_reg[5]\(6) => grp_encode_fu_453_n_473,
      \trunc_ln225_reg_1124_reg[5]\(5) => grp_encode_fu_453_n_474,
      \trunc_ln225_reg_1124_reg[5]\(4) => grp_encode_fu_453_n_475,
      \trunc_ln225_reg_1124_reg[5]\(3) => grp_encode_fu_453_n_476,
      \trunc_ln225_reg_1124_reg[5]\(2) => grp_encode_fu_453_n_477,
      \trunc_ln225_reg_1124_reg[5]\(1) => grp_encode_fu_453_n_478,
      \trunc_ln225_reg_1124_reg[5]\(0) => grp_encode_fu_453_n_479,
      \trunc_ln285_reg_3114_reg[28]_0\(30 downto 0) => add_ln294_fu_1831_p2(30 downto 0),
      \trunc_ln304_reg_3331_reg[28]_0\(30 downto 0) => add_ln321_fu_2709_p2(30 downto 0),
      \trunc_ln522_1_reg_3355_reg[0]_0\(6 downto 1) => grp_encode_fu_453_deth_o(14 downto 9),
      \trunc_ln522_1_reg_3355_reg[0]_0\(0) => grp_encode_fu_453_deth_o(3),
      \trunc_ln522_1_reg_3355_reg[3]_0\(3 downto 0) => trunc_ln522_1_reg_3355(3 downto 0),
      \trunc_ln_reg_3201_reg[0]_0\(10 downto 5) => grp_encode_fu_453_detl_o(14 downto 9),
      \trunc_ln_reg_3201_reg[0]_0\(4 downto 0) => grp_encode_fu_453_detl_o(7 downto 3),
      \trunc_ln_reg_3201_reg[3]_0\(3 downto 0) => trunc_ln_reg_3201(3 downto 0),
      \trunc_ln_reg_3201_reg[3]_1\(3 downto 0) => \select_ln515_fu_1560_p3__0\(14 downto 11)
    );
grp_encode_fu_453_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_encode_fu_453_n_462,
      Q => grp_encode_fu_453_ap_start_reg,
      R => ap_rst
    );
h_U: entity work.bd_0_hls_inst_0_adpcm_main_h_ROM_AUTO_1R
     port map (
      D(11) => grp_decode_fu_519_n_591,
      D(10) => grp_decode_fu_519_n_592,
      D(9) => grp_decode_fu_519_n_593,
      D(8) => grp_decode_fu_519_n_594,
      D(7) => grp_decode_fu_519_n_595,
      D(6) => grp_decode_fu_519_n_596,
      D(5) => grp_decode_fu_519_n_597,
      D(4) => grp_decode_fu_519_n_598,
      D(3) => grp_decode_fu_519_n_599,
      D(2) => grp_decode_fu_519_n_600,
      D(1) => grp_decode_fu_519_n_601,
      D(0) => grp_decode_fu_519_n_602,
      E(0) => h_ce1,
      Q(11) => h_q1(14),
      Q(10 downto 0) => h_q1(12 downto 2),
      ap_clk => ap_clk
    );
\i_22_fu_208[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_22_fu_208(0),
      O => add_ln436_fu_823_p2(0)
    );
\i_22_fu_208[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_22_fu_208(0),
      I1 => i_22_fu_208(1),
      O => add_ln436_fu_823_p2(1)
    );
\i_22_fu_208[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ap_CS_fsm_state2__0\,
      I1 => i_fu_204(1),
      I2 => i_fu_204(0),
      I3 => i_fu_204(2),
      O => ap_NS_fsm14_out
    );
\i_22_fu_208[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_22_fu_208(1),
      I1 => i_22_fu_208(0),
      I2 => i_22_fu_208(2),
      O => add_ln436_fu_823_p2(2)
    );
\i_22_fu_208_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_del_bph_U_n_96,
      D => add_ln436_fu_823_p2(0),
      Q => i_22_fu_208(0),
      R => ap_NS_fsm14_out
    );
\i_22_fu_208_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_del_bph_U_n_96,
      D => add_ln436_fu_823_p2(1),
      Q => i_22_fu_208(1),
      R => ap_NS_fsm14_out
    );
\i_22_fu_208_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_del_bph_U_n_96,
      D => add_ln436_fu_823_p2(2),
      Q => i_22_fu_208(2),
      R => ap_NS_fsm14_out
    );
\i_23_fu_212[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_23_fu_212_reg(0),
      O => add_ln445_fu_856_p2(0)
    );
\i_23_fu_212[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_23_fu_212_reg(0),
      I1 => i_23_fu_212_reg(1),
      O => add_ln445_fu_856_p2(1)
    );
\i_23_fu_212[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_23_fu_212_reg(1),
      I1 => i_23_fu_212_reg(0),
      I2 => i_23_fu_212_reg(2),
      O => add_ln445_fu_856_p2(2)
    );
\i_23_fu_212[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => i_23_fu_212_reg(0),
      I1 => i_23_fu_212_reg(1),
      I2 => i_23_fu_212_reg(3),
      I3 => i_23_fu_212_reg(2),
      O => add_ln445_fu_856_p2(3)
    );
\i_23_fu_212[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \ap_CS_fsm_state3__0\,
      I1 => i_22_fu_208(1),
      I2 => i_22_fu_208(0),
      I3 => i_22_fu_208(2),
      O => ap_NS_fsm13_out
    );
\i_23_fu_212[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6CCCCCCC"
    )
        port map (
      I0 => i_23_fu_212_reg(2),
      I1 => i_23_fu_212_reg(4),
      I2 => i_23_fu_212_reg(1),
      I3 => i_23_fu_212_reg(0),
      I4 => i_23_fu_212_reg(3),
      O => add_ln445_fu_856_p2(4)
    );
\i_23_fu_212_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tqmf_we01,
      D => add_ln445_fu_856_p2(0),
      Q => i_23_fu_212_reg(0),
      R => ap_NS_fsm13_out
    );
\i_23_fu_212_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tqmf_we01,
      D => add_ln445_fu_856_p2(1),
      Q => i_23_fu_212_reg(1),
      R => ap_NS_fsm13_out
    );
\i_23_fu_212_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tqmf_we01,
      D => add_ln445_fu_856_p2(2),
      Q => i_23_fu_212_reg(2),
      R => ap_NS_fsm13_out
    );
\i_23_fu_212_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tqmf_we01,
      D => add_ln445_fu_856_p2(3),
      Q => i_23_fu_212_reg(3),
      R => ap_NS_fsm13_out
    );
\i_23_fu_212_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => tqmf_we01,
      D => add_ln445_fu_856_p2(4),
      Q => i_23_fu_212_reg(4),
      R => ap_NS_fsm13_out
    );
\i_24_fu_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_24_fu_216_reg(0),
      O => add_ln451_fu_886_p2(0)
    );
\i_24_fu_216[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_24_fu_216_reg(0),
      I1 => i_24_fu_216_reg(1),
      O => add_ln451_fu_886_p2(1)
    );
\i_24_fu_216[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_24_fu_216_reg(1),
      I1 => i_24_fu_216_reg(0),
      I2 => i_24_fu_216_reg(2),
      O => add_ln451_fu_886_p2(2)
    );
\i_24_fu_216[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => i_23_fu_212_reg(1),
      I2 => i_23_fu_212_reg(3),
      I3 => i_23_fu_212_reg(4),
      I4 => i_23_fu_212_reg(2),
      I5 => i_23_fu_212_reg(0),
      O => ap_NS_fsm12_out
    );
\i_24_fu_216[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => i_24_fu_216_reg(2),
      I1 => i_24_fu_216_reg(3),
      I2 => i_24_fu_216_reg(0),
      I3 => i_24_fu_216_reg(1),
      O => add_ln451_fu_886_p2(3)
    );
\i_24_fu_216_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumc_we01,
      D => add_ln451_fu_886_p2(0),
      Q => i_24_fu_216_reg(0),
      R => ap_NS_fsm12_out
    );
\i_24_fu_216_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumc_we01,
      D => add_ln451_fu_886_p2(1),
      Q => i_24_fu_216_reg(1),
      R => ap_NS_fsm12_out
    );
\i_24_fu_216_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumc_we01,
      D => add_ln451_fu_886_p2(2),
      Q => i_24_fu_216_reg(2),
      R => ap_NS_fsm12_out
    );
\i_24_fu_216_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => accumc_we01,
      D => add_ln451_fu_886_p2(3),
      Q => i_24_fu_216_reg(3),
      R => ap_NS_fsm12_out
    );
\i_25_fu_220[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^in_data_address0\(1),
      O => \i_25_fu_220[0]_i_1_n_40\
    );
\i_25_fu_220[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^in_data_address0\(2),
      I1 => \^in_data_address0\(1),
      O => add_ln217_fu_917_p2(1)
    );
\i_25_fu_220[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^in_data_address0\(2),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(3),
      O => add_ln217_fu_917_p2(2)
    );
\i_25_fu_220[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^in_data_address0\(3),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(2),
      I3 => \^in_data_address0\(4),
      O => add_ln217_fu_917_p2(3)
    );
\i_25_fu_220[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^in_data_address0\(4),
      I1 => \^in_data_address0\(2),
      I2 => \^in_data_address0\(1),
      I3 => \^in_data_address0\(3),
      I4 => \^in_data_address0\(5),
      O => add_ln217_fu_917_p2(4)
    );
\i_25_fu_220[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \i_25_fu_220[5]_i_4_n_40\,
      I1 => \^in_data_ce1\,
      O => ap_NS_fsm(6)
    );
\i_25_fu_220[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => \^in_data_address0\(2),
      I1 => \^in_data_address0\(1),
      I2 => \^in_data_address0\(3),
      I3 => \^in_data_address0\(4),
      I4 => \^in_data_address0\(6),
      I5 => \^in_data_address0\(5),
      O => add_ln217_fu_917_p2(5)
    );
\i_25_fu_220[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \^in_data_address0\(4),
      I1 => \^in_data_address0\(6),
      I2 => \^in_data_address0\(1),
      I3 => \^in_data_address0\(2),
      I4 => \^in_data_address0\(5),
      I5 => \^in_data_address0\(3),
      O => \i_25_fu_220[5]_i_4_n_40\
    );
\i_25_fu_220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => \i_25_fu_220[0]_i_1_n_40\,
      Q => \^in_data_address0\(1),
      R => grp_encode_fu_453_n_420
    );
\i_25_fu_220_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln217_fu_917_p2(1),
      Q => \^in_data_address0\(2),
      R => grp_encode_fu_453_n_420
    );
\i_25_fu_220_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln217_fu_917_p2(2),
      Q => \^in_data_address0\(3),
      R => grp_encode_fu_453_n_420
    );
\i_25_fu_220_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln217_fu_917_p2(3),
      Q => \^in_data_address0\(4),
      R => grp_encode_fu_453_n_420
    );
\i_25_fu_220_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln217_fu_917_p2(4),
      Q => \^in_data_address0\(5),
      R => grp_encode_fu_453_n_420
    );
\i_25_fu_220_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(6),
      D => add_ln217_fu_917_p2(5),
      Q => \^in_data_address0\(6),
      R => grp_encode_fu_453_n_420
    );
\i_26_fu_224[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_26_fu_224_reg(0),
      O => \i_26_fu_224[0]_i_1_n_40\
    );
\i_26_fu_224[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_26_fu_224_reg(1),
      I1 => i_26_fu_224_reg(0),
      O => add_ln223_fu_975_p2(1)
    );
\i_26_fu_224[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_26_fu_224_reg(1),
      I1 => i_26_fu_224_reg(0),
      I2 => i_26_fu_224_reg(2),
      O => add_ln223_fu_975_p2(2)
    );
\i_26_fu_224[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => i_26_fu_224_reg(2),
      I1 => i_26_fu_224_reg(0),
      I2 => i_26_fu_224_reg(1),
      I3 => i_26_fu_224_reg(3),
      O => add_ln223_fu_975_p2(3)
    );
\i_26_fu_224[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => i_26_fu_224_reg(3),
      I1 => i_26_fu_224_reg(1),
      I2 => i_26_fu_224_reg(0),
      I3 => i_26_fu_224_reg(2),
      I4 => i_26_fu_224_reg(4),
      O => add_ln223_fu_975_p2(4)
    );
\i_26_fu_224[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^in_data_ce1\,
      I1 => \i_25_fu_220[5]_i_4_n_40\,
      O => \i_26_fu_224[5]_i_1_n_40\
    );
\i_26_fu_224[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFF0000"
    )
        port map (
      I0 => i_26_fu_224_reg(1),
      I1 => i_26_fu_224_reg(0),
      I2 => i_26_fu_224_reg(2),
      I3 => i_26_fu_224_reg(3),
      I4 => i_26_fu_224_reg(5),
      I5 => i_26_fu_224_reg(4),
      O => add_ln223_fu_975_p2(5)
    );
\i_26_fu_224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => \i_26_fu_224[0]_i_1_n_40\,
      Q => i_26_fu_224_reg(0),
      R => \i_26_fu_224[5]_i_1_n_40\
    );
\i_26_fu_224_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln223_fu_975_p2(1),
      Q => i_26_fu_224_reg(1),
      R => \i_26_fu_224[5]_i_1_n_40\
    );
\i_26_fu_224_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln223_fu_975_p2(2),
      Q => i_26_fu_224_reg(2),
      R => \i_26_fu_224[5]_i_1_n_40\
    );
\i_26_fu_224_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln223_fu_975_p2(3),
      Q => i_26_fu_224_reg(3),
      R => \i_26_fu_224[5]_i_1_n_40\
    );
\i_26_fu_224_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln223_fu_975_p2(4),
      Q => i_26_fu_224_reg(4),
      R => \i_26_fu_224[5]_i_1_n_40\
    );
\i_26_fu_224_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(9),
      D => add_ln223_fu_975_p2(5),
      Q => i_26_fu_224_reg(5),
      R => \i_26_fu_224[5]_i_1_n_40\
    );
\i_38_reg_1076_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(1),
      Q => i_38_reg_1076(0),
      R => '0'
    );
\i_38_reg_1076_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(2),
      Q => i_38_reg_1076(1),
      R => '0'
    );
\i_38_reg_1076_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(3),
      Q => i_38_reg_1076(2),
      R => '0'
    );
\i_38_reg_1076_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(4),
      Q => i_38_reg_1076(3),
      R => '0'
    );
\i_38_reg_1076_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(5),
      Q => i_38_reg_1076(4),
      R => '0'
    );
\i_38_reg_1076_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^in_data_ce1\,
      D => \^in_data_address0\(6),
      Q => i_38_reg_1076(5),
      R => '0'
    );
\i_39_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_26_fu_224_reg(0),
      Q => \^decoded_address1\(1),
      R => '0'
    );
\i_39_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_26_fu_224_reg(1),
      Q => \^decoded_address1\(2),
      R => '0'
    );
\i_39_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_26_fu_224_reg(2),
      Q => \^decoded_address1\(3),
      R => '0'
    );
\i_39_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_26_fu_224_reg(3),
      Q => \^decoded_address1\(4),
      R => '0'
    );
\i_39_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_26_fu_224_reg(4),
      Q => \^decoded_address1\(5),
      R => '0'
    );
\i_39_reg_1111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_26_fu_224_reg(5),
      Q => \^decoded_address1\(6),
      R => '0'
    );
\i_fu_204[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_204(0),
      O => add_ln427_fu_790_p2(0)
    );
\i_fu_204[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_204(0),
      I1 => i_fu_204(1),
      O => add_ln427_fu_790_p2(1)
    );
\i_fu_204[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_40_[0]\,
      I1 => ap_start,
      O => ap_NS_fsm15_out
    );
\i_fu_204[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => i_fu_204(1),
      I1 => i_fu_204(0),
      I2 => i_fu_204(2),
      O => add_ln427_fu_790_p2(2)
    );
\i_fu_204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_del_dltx_U_n_88,
      D => add_ln427_fu_790_p2(0),
      Q => i_fu_204(0),
      R => ap_NS_fsm15_out
    );
\i_fu_204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_del_dltx_U_n_88,
      D => add_ln427_fu_790_p2(1),
      Q => i_fu_204(1),
      R => ap_NS_fsm15_out
    );
\i_fu_204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => dec_del_dltx_U_n_88,
      D => add_ln427_fu_790_p2(2),
      Q => i_fu_204(2),
      R => ap_NS_fsm15_out
    );
\il_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => \^encoded_d0\(0),
      Q => il(0),
      R => '0'
    );
\il_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => \^encoded_d0\(1),
      Q => il(1),
      R => '0'
    );
\il_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => \^encoded_d0\(2),
      Q => il(2),
      R => '0'
    );
\il_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => \^encoded_d0\(3),
      Q => il(3),
      R => '0'
    );
\il_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => \^encoded_d0\(4),
      Q => il(4),
      R => '0'
    );
\il_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => detl0,
      D => \^encoded_d0\(5),
      Q => il(5),
      R => '0'
    );
ilb_table_U: entity work.bd_0_hls_inst_0_adpcm_main_ilb_table_ROM_AUTO_1R
     port map (
      D(0) => grp_encode_fu_453_detl_o(8),
      DI(3 downto 1) => sext_ln512_fu_1516_p1(14 downto 12),
      DI(0) => ilb_table_U_n_43,
      E(0) => ilb_table_ce0,
      Q(14 downto 0) => nbl(14 downto 0),
      S(2) => ilb_table_U_n_44,
      S(1) => ilb_table_U_n_45,
      S(0) => ilb_table_U_n_46,
      ap_clk => ap_clk,
      \dec_deth_reg[8]\(3 downto 0) => trunc_ln522_2_reg_2961(3 downto 0),
      \dec_detl_reg[3]\(3 downto 0) => trunc_ln15_reg_2828(3 downto 0),
      \dec_nbh_reg[14]\(3) => ilb_table_U_n_157,
      \dec_nbh_reg[14]\(2) => ilb_table_U_n_158,
      \dec_nbh_reg[14]\(1) => ilb_table_U_n_159,
      \dec_nbh_reg[14]\(0) => ilb_table_U_n_160,
      \dec_nbh_reg[9]\(2) => ilb_table_U_n_109,
      \dec_nbh_reg[9]\(1) => ilb_table_U_n_110,
      \dec_nbh_reg[9]\(0) => ilb_table_U_n_111,
      \dec_nbh_reg[9]_i_3_0\(14 downto 0) => dec_nbh(14 downto 0),
      \dec_nbl_reg[14]\(3 downto 1) => sext_ln512_fu_992_p1(14 downto 12),
      \dec_nbl_reg[14]\(0) => ilb_table_U_n_108,
      \dec_nbl_reg[14]_0\(2) => ilb_table_U_n_154,
      \dec_nbl_reg[14]_0\(1) => ilb_table_U_n_155,
      \dec_nbl_reg[14]_0\(0) => ilb_table_U_n_156,
      \deth_reg[8]\(3 downto 0) => trunc_ln522_1_reg_3355(3 downto 0),
      \detl_reg[3]\(3 downto 0) => trunc_ln_reg_3201(3 downto 0),
      \nbh_reg[14]\(3) => ilb_table_U_n_101,
      \nbh_reg[14]\(2) => ilb_table_U_n_102,
      \nbh_reg[14]\(1) => ilb_table_U_n_103,
      \nbh_reg[14]\(0) => ilb_table_U_n_104,
      \nbh_reg[9]_i_3_0\(14 downto 0) => nbh(14 downto 0),
      \nbl_reg[14]\(2) => ilb_table_U_n_98,
      \nbl_reg[14]\(1) => ilb_table_U_n_99,
      \nbl_reg[14]\(0) => ilb_table_U_n_100,
      \q0_reg[0]_0\ => ilb_table_U_n_78,
      \q0_reg[0]_1\ => ilb_table_U_n_134,
      \q0_reg[10]_0\(8 downto 1) => ilb_table_q0(10 downto 3),
      \q0_reg[10]_0\(0) => ilb_table_q0(1),
      \q0_reg[10]_1\ => ilb_table_U_n_73,
      \q0_reg[10]_2\ => ilb_table_U_n_129,
      \q0_reg[10]_3\(10 downto 0) => p_0_out(10 downto 0),
      \q0_reg[4]_0\ => ilb_table_U_n_72,
      \q0_reg[4]_1\ => ilb_table_U_n_128,
      \q0_reg[5]_0\ => ilb_table_U_n_130,
      \q0_reg[6]_0\ => ilb_table_U_n_76,
      \q0_reg[6]_1\ => ilb_table_U_n_77,
      \q0_reg[6]_2\ => ilb_table_U_n_131,
      \q0_reg[6]_3\ => ilb_table_U_n_132,
      \q0_reg[6]_4\ => ilb_table_U_n_133,
      \q0_reg[7]_0\ => ilb_table_U_n_74,
      \q0_reg[8]_0\ => ilb_table_U_n_62,
      \q0_reg[8]_1\ => ilb_table_U_n_75,
      \q0_reg[8]_2\ => ilb_table_U_n_127,
      sext_ln512_fu_1516_p1(11 downto 0) => sext_ln512_fu_1516_p1(11 downto 0),
      sext_ln512_fu_992_p1(11 downto 0) => sext_ln512_fu_992_p1(11 downto 0),
      sext_ln618_fu_1709_p1(14 downto 0) => sext_ln618_fu_1709_p1(14 downto 0),
      sext_ln618_fu_2367_p1(14 downto 0) => sext_ln618_fu_2367_p1(14 downto 0),
      \trunc_ln15_reg_2828_reg[0]\(0) => grp_decode_fu_519_dec_detl_o(8),
      \trunc_ln15_reg_2828_reg[3]_i_12_0\(14 downto 0) => dec_nbl(14 downto 0),
      \trunc_ln522_1_reg_3355_reg[0]\(4 downto 0) => grp_encode_fu_453_deth_o(8 downto 4),
      \trunc_ln522_1_reg_3355_reg[1]\ => ilb_table_U_n_79,
      \trunc_ln522_2_reg_2961_reg[0]\(4 downto 0) => grp_decode_fu_519_dec_deth_o(8 downto 4),
      \trunc_ln522_2_reg_2961_reg[1]\ => ilb_table_U_n_135
    );
\in_data_load_1_reg_1106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(0),
      Q => in_data_load_1_reg_1106(0),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(10),
      Q => in_data_load_1_reg_1106(10),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(11),
      Q => in_data_load_1_reg_1106(11),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(12),
      Q => in_data_load_1_reg_1106(12),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(13),
      Q => in_data_load_1_reg_1106(13),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(14),
      Q => in_data_load_1_reg_1106(14),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(15),
      Q => in_data_load_1_reg_1106(15),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(16),
      Q => in_data_load_1_reg_1106(16),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(17),
      Q => in_data_load_1_reg_1106(17),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(18),
      Q => in_data_load_1_reg_1106(18),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(19),
      Q => in_data_load_1_reg_1106(19),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(1),
      Q => in_data_load_1_reg_1106(1),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(20),
      Q => in_data_load_1_reg_1106(20),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(21),
      Q => in_data_load_1_reg_1106(21),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(22),
      Q => in_data_load_1_reg_1106(22),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(23),
      Q => in_data_load_1_reg_1106(23),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(24),
      Q => in_data_load_1_reg_1106(24),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(25),
      Q => in_data_load_1_reg_1106(25),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(26),
      Q => in_data_load_1_reg_1106(26),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(27),
      Q => in_data_load_1_reg_1106(27),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(28),
      Q => in_data_load_1_reg_1106(28),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(29),
      Q => in_data_load_1_reg_1106(29),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(2),
      Q => in_data_load_1_reg_1106(2),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(30),
      Q => in_data_load_1_reg_1106(30),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(31),
      Q => in_data_load_1_reg_1106(31),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(3),
      Q => in_data_load_1_reg_1106(3),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(4),
      Q => in_data_load_1_reg_1106(4),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(5),
      Q => in_data_load_1_reg_1106(5),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(6),
      Q => in_data_load_1_reg_1106(6),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(7),
      Q => in_data_load_1_reg_1106(7),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(8),
      Q => in_data_load_1_reg_1106(8),
      R => '0'
    );
\in_data_load_1_reg_1106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q0(9),
      Q => in_data_load_1_reg_1106(9),
      R => '0'
    );
\in_data_load_reg_1101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(0),
      Q => in_data_load_reg_1101(0),
      R => '0'
    );
\in_data_load_reg_1101_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(10),
      Q => in_data_load_reg_1101(10),
      R => '0'
    );
\in_data_load_reg_1101_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(11),
      Q => in_data_load_reg_1101(11),
      R => '0'
    );
\in_data_load_reg_1101_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(12),
      Q => in_data_load_reg_1101(12),
      R => '0'
    );
\in_data_load_reg_1101_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(13),
      Q => in_data_load_reg_1101(13),
      R => '0'
    );
\in_data_load_reg_1101_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(14),
      Q => in_data_load_reg_1101(14),
      R => '0'
    );
\in_data_load_reg_1101_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(15),
      Q => in_data_load_reg_1101(15),
      R => '0'
    );
\in_data_load_reg_1101_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(16),
      Q => in_data_load_reg_1101(16),
      R => '0'
    );
\in_data_load_reg_1101_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(17),
      Q => in_data_load_reg_1101(17),
      R => '0'
    );
\in_data_load_reg_1101_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(18),
      Q => in_data_load_reg_1101(18),
      R => '0'
    );
\in_data_load_reg_1101_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(19),
      Q => in_data_load_reg_1101(19),
      R => '0'
    );
\in_data_load_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(1),
      Q => in_data_load_reg_1101(1),
      R => '0'
    );
\in_data_load_reg_1101_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(20),
      Q => in_data_load_reg_1101(20),
      R => '0'
    );
\in_data_load_reg_1101_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(21),
      Q => in_data_load_reg_1101(21),
      R => '0'
    );
\in_data_load_reg_1101_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(22),
      Q => in_data_load_reg_1101(22),
      R => '0'
    );
\in_data_load_reg_1101_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(23),
      Q => in_data_load_reg_1101(23),
      R => '0'
    );
\in_data_load_reg_1101_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(24),
      Q => in_data_load_reg_1101(24),
      R => '0'
    );
\in_data_load_reg_1101_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(25),
      Q => in_data_load_reg_1101(25),
      R => '0'
    );
\in_data_load_reg_1101_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(26),
      Q => in_data_load_reg_1101(26),
      R => '0'
    );
\in_data_load_reg_1101_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(27),
      Q => in_data_load_reg_1101(27),
      R => '0'
    );
\in_data_load_reg_1101_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(28),
      Q => in_data_load_reg_1101(28),
      R => '0'
    );
\in_data_load_reg_1101_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(29),
      Q => in_data_load_reg_1101(29),
      R => '0'
    );
\in_data_load_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(2),
      Q => in_data_load_reg_1101(2),
      R => '0'
    );
\in_data_load_reg_1101_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(30),
      Q => in_data_load_reg_1101(30),
      R => '0'
    );
\in_data_load_reg_1101_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(31),
      Q => in_data_load_reg_1101(31),
      R => '0'
    );
\in_data_load_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(3),
      Q => in_data_load_reg_1101(3),
      R => '0'
    );
\in_data_load_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(4),
      Q => in_data_load_reg_1101(4),
      R => '0'
    );
\in_data_load_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(5),
      Q => in_data_load_reg_1101(5),
      R => '0'
    );
\in_data_load_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(6),
      Q => in_data_load_reg_1101(6),
      R => '0'
    );
\in_data_load_reg_1101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(7),
      Q => in_data_load_reg_1101(7),
      R => '0'
    );
\in_data_load_reg_1101_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(8),
      Q => in_data_load_reg_1101(8),
      R => '0'
    );
\in_data_load_reg_1101_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => in_data_q1(9),
      Q => in_data_load_reg_1101(9),
      R => '0'
    );
\nbh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(0),
      Q => nbh(0),
      R => ap_NS_fsm15_out
    );
\nbh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(10),
      Q => nbh(10),
      R => ap_NS_fsm15_out
    );
\nbh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(11),
      Q => nbh(11),
      R => ap_NS_fsm15_out
    );
\nbh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(12),
      Q => nbh(12),
      R => ap_NS_fsm15_out
    );
\nbh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(13),
      Q => nbh(13),
      R => ap_NS_fsm15_out
    );
\nbh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(14),
      Q => nbh(14),
      R => ap_NS_fsm15_out
    );
\nbh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(1),
      Q => nbh(1),
      R => ap_NS_fsm15_out
    );
\nbh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(2),
      Q => nbh(2),
      R => ap_NS_fsm15_out
    );
\nbh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(3),
      Q => nbh(3),
      R => ap_NS_fsm15_out
    );
\nbh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(4),
      Q => nbh(4),
      R => ap_NS_fsm15_out
    );
\nbh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(5),
      Q => nbh(5),
      R => ap_NS_fsm15_out
    );
\nbh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(6),
      Q => nbh(6),
      R => ap_NS_fsm15_out
    );
\nbh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(7),
      Q => nbh(7),
      R => ap_NS_fsm15_out
    );
\nbh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(8),
      Q => nbh(8),
      R => ap_NS_fsm15_out
    );
\nbh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbh0,
      D => grp_encode_fu_453_nbh_o(9),
      Q => nbh(9),
      R => ap_NS_fsm15_out
    );
\nbl_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(0),
      Q => nbl(0),
      R => ap_NS_fsm15_out
    );
\nbl_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(10),
      Q => nbl(10),
      R => ap_NS_fsm15_out
    );
\nbl_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(11),
      Q => nbl(11),
      R => ap_NS_fsm15_out
    );
\nbl_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(12),
      Q => nbl(12),
      R => ap_NS_fsm15_out
    );
\nbl_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(13),
      Q => nbl(13),
      R => ap_NS_fsm15_out
    );
\nbl_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(14),
      Q => nbl(14),
      R => ap_NS_fsm15_out
    );
\nbl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(1),
      Q => nbl(1),
      R => ap_NS_fsm15_out
    );
\nbl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(2),
      Q => nbl(2),
      R => ap_NS_fsm15_out
    );
\nbl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(3),
      Q => nbl(3),
      R => ap_NS_fsm15_out
    );
\nbl_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(4),
      Q => nbl(4),
      R => ap_NS_fsm15_out
    );
\nbl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(5),
      Q => nbl(5),
      R => ap_NS_fsm15_out
    );
\nbl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(6),
      Q => nbl(6),
      R => ap_NS_fsm15_out
    );
\nbl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(7),
      Q => nbl(7),
      R => ap_NS_fsm15_out
    );
\nbl_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(8),
      Q => nbl(8),
      R => ap_NS_fsm15_out
    );
\nbl_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => nbl0,
      D => grp_encode_fu_453_nbl_o(9),
      Q => nbl(9),
      R => ap_NS_fsm15_out
    );
\ph1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(0),
      Q => ph1(0),
      R => ap_NS_fsm15_out
    );
\ph1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(10),
      Q => ph1(10),
      R => ap_NS_fsm15_out
    );
\ph1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(11),
      Q => ph1(11),
      R => ap_NS_fsm15_out
    );
\ph1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(12),
      Q => ph1(12),
      R => ap_NS_fsm15_out
    );
\ph1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(13),
      Q => ph1(13),
      R => ap_NS_fsm15_out
    );
\ph1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(14),
      Q => ph1(14),
      R => ap_NS_fsm15_out
    );
\ph1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(15),
      Q => ph1(15),
      R => ap_NS_fsm15_out
    );
\ph1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(16),
      Q => ph1(16),
      R => ap_NS_fsm15_out
    );
\ph1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(17),
      Q => ph1(17),
      R => ap_NS_fsm15_out
    );
\ph1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(18),
      Q => ph1(18),
      R => ap_NS_fsm15_out
    );
\ph1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(19),
      Q => ph1(19),
      R => ap_NS_fsm15_out
    );
\ph1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(1),
      Q => ph1(1),
      R => ap_NS_fsm15_out
    );
\ph1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(20),
      Q => ph1(20),
      R => ap_NS_fsm15_out
    );
\ph1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(21),
      Q => ph1(21),
      R => ap_NS_fsm15_out
    );
\ph1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(22),
      Q => ph1(22),
      R => ap_NS_fsm15_out
    );
\ph1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(23),
      Q => ph1(23),
      R => ap_NS_fsm15_out
    );
\ph1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(24),
      Q => ph1(24),
      R => ap_NS_fsm15_out
    );
\ph1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(25),
      Q => ph1(25),
      R => ap_NS_fsm15_out
    );
\ph1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(26),
      Q => ph1(26),
      R => ap_NS_fsm15_out
    );
\ph1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(27),
      Q => ph1(27),
      R => ap_NS_fsm15_out
    );
\ph1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(28),
      Q => ph1(28),
      R => ap_NS_fsm15_out
    );
\ph1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(29),
      Q => ph1(29),
      R => ap_NS_fsm15_out
    );
\ph1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(2),
      Q => ph1(2),
      R => ap_NS_fsm15_out
    );
\ph1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(30),
      Q => ph1(30),
      R => ap_NS_fsm15_out
    );
\ph1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(31),
      Q => ph1(31),
      R => ap_NS_fsm15_out
    );
\ph1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(3),
      Q => ph1(3),
      R => ap_NS_fsm15_out
    );
\ph1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(4),
      Q => ph1(4),
      R => ap_NS_fsm15_out
    );
\ph1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(5),
      Q => ph1(5),
      R => ap_NS_fsm15_out
    );
\ph1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(6),
      Q => ph1(6),
      R => ap_NS_fsm15_out
    );
\ph1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(7),
      Q => ph1(7),
      R => ap_NS_fsm15_out
    );
\ph1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(8),
      Q => ph1(8),
      R => ap_NS_fsm15_out
    );
\ph1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln317_reg_3380(9),
      Q => ph1(9),
      R => ap_NS_fsm15_out
    );
\ph2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(0),
      Q => ph2(0),
      R => ap_NS_fsm15_out
    );
\ph2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(10),
      Q => ph2(10),
      R => ap_NS_fsm15_out
    );
\ph2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(11),
      Q => ph2(11),
      R => ap_NS_fsm15_out
    );
\ph2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(12),
      Q => ph2(12),
      R => ap_NS_fsm15_out
    );
\ph2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(13),
      Q => ph2(13),
      R => ap_NS_fsm15_out
    );
\ph2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(14),
      Q => ph2(14),
      R => ap_NS_fsm15_out
    );
\ph2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(15),
      Q => ph2(15),
      R => ap_NS_fsm15_out
    );
\ph2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(16),
      Q => ph2(16),
      R => ap_NS_fsm15_out
    );
\ph2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(17),
      Q => ph2(17),
      R => ap_NS_fsm15_out
    );
\ph2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(18),
      Q => ph2(18),
      R => ap_NS_fsm15_out
    );
\ph2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(19),
      Q => ph2(19),
      R => ap_NS_fsm15_out
    );
\ph2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(1),
      Q => ph2(1),
      R => ap_NS_fsm15_out
    );
\ph2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(20),
      Q => ph2(20),
      R => ap_NS_fsm15_out
    );
\ph2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(21),
      Q => ph2(21),
      R => ap_NS_fsm15_out
    );
\ph2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(22),
      Q => ph2(22),
      R => ap_NS_fsm15_out
    );
\ph2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(23),
      Q => ph2(23),
      R => ap_NS_fsm15_out
    );
\ph2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(24),
      Q => ph2(24),
      R => ap_NS_fsm15_out
    );
\ph2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(25),
      Q => ph2(25),
      R => ap_NS_fsm15_out
    );
\ph2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(26),
      Q => ph2(26),
      R => ap_NS_fsm15_out
    );
\ph2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(27),
      Q => ph2(27),
      R => ap_NS_fsm15_out
    );
\ph2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(28),
      Q => ph2(28),
      R => ap_NS_fsm15_out
    );
\ph2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(29),
      Q => ph2(29),
      R => ap_NS_fsm15_out
    );
\ph2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(2),
      Q => ph2(2),
      R => ap_NS_fsm15_out
    );
\ph2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(30),
      Q => ph2(30),
      R => ap_NS_fsm15_out
    );
\ph2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(31),
      Q => ph2(31),
      R => ap_NS_fsm15_out
    );
\ph2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(3),
      Q => ph2(3),
      R => ap_NS_fsm15_out
    );
\ph2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(4),
      Q => ph2(4),
      R => ap_NS_fsm15_out
    );
\ph2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(5),
      Q => ph2(5),
      R => ap_NS_fsm15_out
    );
\ph2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(6),
      Q => ph2(6),
      R => ap_NS_fsm15_out
    );
\ph2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(7),
      Q => ph2(7),
      R => ap_NS_fsm15_out
    );
\ph2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(8),
      Q => ph2(8),
      R => ap_NS_fsm15_out
    );
\ph2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => ph1(9),
      Q => ph2(9),
      R => ap_NS_fsm15_out
    );
\plt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(0),
      Q => plt1(0),
      R => ap_NS_fsm15_out
    );
\plt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(10),
      Q => plt1(10),
      R => ap_NS_fsm15_out
    );
\plt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(11),
      Q => plt1(11),
      R => ap_NS_fsm15_out
    );
\plt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(12),
      Q => plt1(12),
      R => ap_NS_fsm15_out
    );
\plt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(13),
      Q => plt1(13),
      R => ap_NS_fsm15_out
    );
\plt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(14),
      Q => plt1(14),
      R => ap_NS_fsm15_out
    );
\plt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(15),
      Q => plt1(15),
      R => ap_NS_fsm15_out
    );
\plt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(16),
      Q => plt1(16),
      R => ap_NS_fsm15_out
    );
\plt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(17),
      Q => plt1(17),
      R => ap_NS_fsm15_out
    );
\plt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(18),
      Q => plt1(18),
      R => ap_NS_fsm15_out
    );
\plt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(19),
      Q => plt1(19),
      R => ap_NS_fsm15_out
    );
\plt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(1),
      Q => plt1(1),
      R => ap_NS_fsm15_out
    );
\plt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(20),
      Q => plt1(20),
      R => ap_NS_fsm15_out
    );
\plt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(21),
      Q => plt1(21),
      R => ap_NS_fsm15_out
    );
\plt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(22),
      Q => plt1(22),
      R => ap_NS_fsm15_out
    );
\plt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(23),
      Q => plt1(23),
      R => ap_NS_fsm15_out
    );
\plt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(24),
      Q => plt1(24),
      R => ap_NS_fsm15_out
    );
\plt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(25),
      Q => plt1(25),
      R => ap_NS_fsm15_out
    );
\plt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(26),
      Q => plt1(26),
      R => ap_NS_fsm15_out
    );
\plt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(27),
      Q => plt1(27),
      R => ap_NS_fsm15_out
    );
\plt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(28),
      Q => plt1(28),
      R => ap_NS_fsm15_out
    );
\plt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(29),
      Q => plt1(29),
      R => ap_NS_fsm15_out
    );
\plt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(2),
      Q => plt1(2),
      R => ap_NS_fsm15_out
    );
\plt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(30),
      Q => plt1(30),
      R => ap_NS_fsm15_out
    );
\plt1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(31),
      Q => plt1(31),
      R => ap_NS_fsm15_out
    );
\plt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(3),
      Q => plt1(3),
      R => ap_NS_fsm15_out
    );
\plt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(4),
      Q => plt1(4),
      R => ap_NS_fsm15_out
    );
\plt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(5),
      Q => plt1(5),
      R => ap_NS_fsm15_out
    );
\plt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(6),
      Q => plt1(6),
      R => ap_NS_fsm15_out
    );
\plt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(7),
      Q => plt1(7),
      R => ap_NS_fsm15_out
    );
\plt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(8),
      Q => plt1(8),
      R => ap_NS_fsm15_out
    );
\plt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln290_reg_3221(9),
      Q => plt1(9),
      R => ap_NS_fsm15_out
    );
\plt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(0),
      Q => plt2(0),
      R => ap_NS_fsm15_out
    );
\plt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(10),
      Q => plt2(10),
      R => ap_NS_fsm15_out
    );
\plt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(11),
      Q => plt2(11),
      R => ap_NS_fsm15_out
    );
\plt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(12),
      Q => plt2(12),
      R => ap_NS_fsm15_out
    );
\plt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(13),
      Q => plt2(13),
      R => ap_NS_fsm15_out
    );
\plt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(14),
      Q => plt2(14),
      R => ap_NS_fsm15_out
    );
\plt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(15),
      Q => plt2(15),
      R => ap_NS_fsm15_out
    );
\plt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(16),
      Q => plt2(16),
      R => ap_NS_fsm15_out
    );
\plt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(17),
      Q => plt2(17),
      R => ap_NS_fsm15_out
    );
\plt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(18),
      Q => plt2(18),
      R => ap_NS_fsm15_out
    );
\plt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(19),
      Q => plt2(19),
      R => ap_NS_fsm15_out
    );
\plt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(1),
      Q => plt2(1),
      R => ap_NS_fsm15_out
    );
\plt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(20),
      Q => plt2(20),
      R => ap_NS_fsm15_out
    );
\plt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(21),
      Q => plt2(21),
      R => ap_NS_fsm15_out
    );
\plt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(22),
      Q => plt2(22),
      R => ap_NS_fsm15_out
    );
\plt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(23),
      Q => plt2(23),
      R => ap_NS_fsm15_out
    );
\plt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(24),
      Q => plt2(24),
      R => ap_NS_fsm15_out
    );
\plt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(25),
      Q => plt2(25),
      R => ap_NS_fsm15_out
    );
\plt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(26),
      Q => plt2(26),
      R => ap_NS_fsm15_out
    );
\plt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(27),
      Q => plt2(27),
      R => ap_NS_fsm15_out
    );
\plt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(28),
      Q => plt2(28),
      R => ap_NS_fsm15_out
    );
\plt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(29),
      Q => plt2(29),
      R => ap_NS_fsm15_out
    );
\plt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(2),
      Q => plt2(2),
      R => ap_NS_fsm15_out
    );
\plt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(30),
      Q => plt2(30),
      R => ap_NS_fsm15_out
    );
\plt2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(31),
      Q => plt2(31),
      R => ap_NS_fsm15_out
    );
\plt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(3),
      Q => plt2(3),
      R => ap_NS_fsm15_out
    );
\plt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(4),
      Q => plt2(4),
      R => ap_NS_fsm15_out
    );
\plt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(5),
      Q => plt2(5),
      R => ap_NS_fsm15_out
    );
\plt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(6),
      Q => plt2(6),
      R => ap_NS_fsm15_out
    );
\plt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(7),
      Q => plt2(7),
      R => ap_NS_fsm15_out
    );
\plt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(8),
      Q => plt2(8),
      R => ap_NS_fsm15_out
    );
\plt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => plt1(9),
      Q => plt2(9),
      R => ap_NS_fsm15_out
    );
\rh1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(0),
      Q => rh1(0),
      R => ap_NS_fsm15_out
    );
\rh1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(10),
      Q => rh1(10),
      R => ap_NS_fsm15_out
    );
\rh1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(11),
      Q => rh1(11),
      R => ap_NS_fsm15_out
    );
\rh1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(12),
      Q => rh1(12),
      R => ap_NS_fsm15_out
    );
\rh1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(13),
      Q => rh1(13),
      R => ap_NS_fsm15_out
    );
\rh1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(14),
      Q => rh1(14),
      R => ap_NS_fsm15_out
    );
\rh1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(15),
      Q => rh1(15),
      R => ap_NS_fsm15_out
    );
\rh1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(16),
      Q => rh1(16),
      R => ap_NS_fsm15_out
    );
\rh1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(17),
      Q => rh1(17),
      R => ap_NS_fsm15_out
    );
\rh1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(18),
      Q => rh1(18),
      R => ap_NS_fsm15_out
    );
\rh1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(19),
      Q => rh1(19),
      R => ap_NS_fsm15_out
    );
\rh1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(1),
      Q => rh1(1),
      R => ap_NS_fsm15_out
    );
\rh1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(20),
      Q => rh1(20),
      R => ap_NS_fsm15_out
    );
\rh1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(21),
      Q => rh1(21),
      R => ap_NS_fsm15_out
    );
\rh1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(22),
      Q => rh1(22),
      R => ap_NS_fsm15_out
    );
\rh1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(23),
      Q => rh1(23),
      R => ap_NS_fsm15_out
    );
\rh1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(24),
      Q => rh1(24),
      R => ap_NS_fsm15_out
    );
\rh1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(25),
      Q => rh1(25),
      R => ap_NS_fsm15_out
    );
\rh1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(26),
      Q => rh1(26),
      R => ap_NS_fsm15_out
    );
\rh1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(27),
      Q => rh1(27),
      R => ap_NS_fsm15_out
    );
\rh1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(28),
      Q => rh1(28),
      R => ap_NS_fsm15_out
    );
\rh1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(29),
      Q => rh1(29),
      R => ap_NS_fsm15_out
    );
\rh1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(2),
      Q => rh1(2),
      R => ap_NS_fsm15_out
    );
\rh1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(30),
      Q => rh1(30),
      R => ap_NS_fsm15_out
    );
\rh1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(3),
      Q => rh1(3),
      R => ap_NS_fsm15_out
    );
\rh1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(4),
      Q => rh1(4),
      R => ap_NS_fsm15_out
    );
\rh1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(5),
      Q => rh1(5),
      R => ap_NS_fsm15_out
    );
\rh1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(6),
      Q => rh1(6),
      R => ap_NS_fsm15_out
    );
\rh1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(7),
      Q => rh1(7),
      R => ap_NS_fsm15_out
    );
\rh1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(8),
      Q => rh1(8),
      R => ap_NS_fsm15_out
    );
\rh1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => add_ln321_fu_2709_p2(9),
      Q => rh1(9),
      R => ap_NS_fsm15_out
    );
\rh2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(0),
      Q => rh2(0),
      R => ap_NS_fsm15_out
    );
\rh2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(10),
      Q => rh2(10),
      R => ap_NS_fsm15_out
    );
\rh2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(11),
      Q => rh2(11),
      R => ap_NS_fsm15_out
    );
\rh2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(12),
      Q => rh2(12),
      R => ap_NS_fsm15_out
    );
\rh2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(13),
      Q => rh2(13),
      R => ap_NS_fsm15_out
    );
\rh2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(14),
      Q => rh2(14),
      R => ap_NS_fsm15_out
    );
\rh2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(15),
      Q => rh2(15),
      R => ap_NS_fsm15_out
    );
\rh2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(16),
      Q => rh2(16),
      R => ap_NS_fsm15_out
    );
\rh2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(17),
      Q => rh2(17),
      R => ap_NS_fsm15_out
    );
\rh2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(18),
      Q => rh2(18),
      R => ap_NS_fsm15_out
    );
\rh2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(19),
      Q => rh2(19),
      R => ap_NS_fsm15_out
    );
\rh2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(1),
      Q => rh2(1),
      R => ap_NS_fsm15_out
    );
\rh2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(20),
      Q => rh2(20),
      R => ap_NS_fsm15_out
    );
\rh2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(21),
      Q => rh2(21),
      R => ap_NS_fsm15_out
    );
\rh2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(22),
      Q => rh2(22),
      R => ap_NS_fsm15_out
    );
\rh2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(23),
      Q => rh2(23),
      R => ap_NS_fsm15_out
    );
\rh2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(24),
      Q => rh2(24),
      R => ap_NS_fsm15_out
    );
\rh2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(25),
      Q => rh2(25),
      R => ap_NS_fsm15_out
    );
\rh2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(26),
      Q => rh2(26),
      R => ap_NS_fsm15_out
    );
\rh2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(27),
      Q => rh2(27),
      R => ap_NS_fsm15_out
    );
\rh2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(28),
      Q => rh2(28),
      R => ap_NS_fsm15_out
    );
\rh2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(29),
      Q => rh2(29),
      R => ap_NS_fsm15_out
    );
\rh2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(2),
      Q => rh2(2),
      R => ap_NS_fsm15_out
    );
\rh2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(30),
      Q => rh2(30),
      R => ap_NS_fsm15_out
    );
\rh2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(3),
      Q => rh2(3),
      R => ap_NS_fsm15_out
    );
\rh2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(4),
      Q => rh2(4),
      R => ap_NS_fsm15_out
    );
\rh2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(5),
      Q => rh2(5),
      R => ap_NS_fsm15_out
    );
\rh2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(6),
      Q => rh2(6),
      R => ap_NS_fsm15_out
    );
\rh2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(7),
      Q => rh2(7),
      R => ap_NS_fsm15_out
    );
\rh2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(8),
      Q => rh2(8),
      R => ap_NS_fsm15_out
    );
\rh2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rh10,
      D => rh1(9),
      Q => rh2(9),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(0),
      Q => rlt1(0),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(10),
      Q => rlt1(10),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(11),
      Q => rlt1(11),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(12),
      Q => rlt1(12),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(13),
      Q => rlt1(13),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(14),
      Q => rlt1(14),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(15),
      Q => rlt1(15),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(16),
      Q => rlt1(16),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(17),
      Q => rlt1(17),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(18),
      Q => rlt1(18),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(19),
      Q => rlt1(19),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(1),
      Q => rlt1(1),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(20),
      Q => rlt1(20),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(21),
      Q => rlt1(21),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(22),
      Q => rlt1(22),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(23),
      Q => rlt1(23),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(24),
      Q => rlt1(24),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(25),
      Q => rlt1(25),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(26),
      Q => rlt1(26),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(27),
      Q => rlt1(27),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(28),
      Q => rlt1(28),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(29),
      Q => rlt1(29),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(2),
      Q => rlt1(2),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(30),
      Q => rlt1(30),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(3),
      Q => rlt1(3),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(4),
      Q => rlt1(4),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(5),
      Q => rlt1(5),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(6),
      Q => rlt1(6),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(7),
      Q => rlt1(7),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(8),
      Q => rlt1(8),
      R => ap_NS_fsm15_out
    );
\rlt1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => add_ln294_fu_1831_p2(9),
      Q => rlt1(9),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(0),
      Q => rlt2(0),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(10),
      Q => rlt2(10),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(11),
      Q => rlt2(11),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(12),
      Q => rlt2(12),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(13),
      Q => rlt2(13),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(14),
      Q => rlt2(14),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(15),
      Q => rlt2(15),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(16),
      Q => rlt2(16),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(17),
      Q => rlt2(17),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(18),
      Q => rlt2(18),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(19),
      Q => rlt2(19),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(1),
      Q => rlt2(1),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(20),
      Q => rlt2(20),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(21),
      Q => rlt2(21),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(22),
      Q => rlt2(22),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(23),
      Q => rlt2(23),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(24),
      Q => rlt2(24),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(25),
      Q => rlt2(25),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(26),
      Q => rlt2(26),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(27),
      Q => rlt2(27),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(28),
      Q => rlt2(28),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(29),
      Q => rlt2(29),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(2),
      Q => rlt2(2),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(30),
      Q => rlt2(30),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(3),
      Q => rlt2(3),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(4),
      Q => rlt2(4),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(5),
      Q => rlt2(5),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(6),
      Q => rlt2(6),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(7),
      Q => rlt2(7),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(8),
      Q => rlt2(8),
      R => ap_NS_fsm15_out
    );
\rlt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => rlt10,
      D => rlt1(9),
      Q => rlt2(9),
      R => ap_NS_fsm15_out
    );
tqmf_U: entity work.bd_0_hls_inst_0_adpcm_main_tqmf_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(4 downto 0) => grp_encode_fu_453_tqmf_address1(4 downto 0),
      ADDRBWRADDR(4 downto 0) => tqmf_address0(4 downto 0),
      DOUTADOUT(31 downto 0) => tqmf_q1(31 downto 0),
      DOUTBDOUT(31 downto 0) => tqmf_q0(31 downto 0),
      E(0) => tqmf_we01,
      O(0) => tqmf_U_n_138,
      Q(31 downto 0) => in_data_load_reg_1101(31 downto 0),
      WEA(0) => tqmf_we1,
      WEBWE(0) => tqmf_we0,
      ap_clk => ap_clk,
      \i_23_fu_212_reg[0]\(4 downto 0) => i_23_fu_212_reg(4 downto 0),
      \i_23_fu_212_reg[0]_0\(0) => ap_CS_fsm_state4,
      ram_reg_bram_0_0(0) => ap_CS_fsm_state7_1,
      ram_reg_bram_0_1(31 downto 0) => in_data_load_1_reg_1106(31 downto 0),
      sext_ln244_fu_875_p1(33 downto 0) => sext_ln244_fu_875_p1(35 downto 2),
      tqmf_ce0 => tqmf_ce0,
      tqmf_ce1 => tqmf_ce1
    );
\trunc_ln225_reg_1124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => encoded_q0(2),
      Q => trunc_ln225_reg_1124(2),
      R => '0'
    );
\trunc_ln225_reg_1124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => encoded_q0(3),
      Q => trunc_ln225_reg_1124(3),
      R => '0'
    );
\trunc_ln225_reg_1124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => encoded_q0(4),
      Q => trunc_ln225_reg_1124(4),
      R => '0'
    );
\trunc_ln225_reg_1124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => encoded_q0(5),
      Q => trunc_ln225_reg_1124(5),
      R => '0'
    );
\trunc_ln225_reg_1124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => encoded_q0(6),
      Q => trunc_ln225_reg_1124(6),
      R => '0'
    );
\trunc_ln225_reg_1124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => encoded_q0(7),
      Q => trunc_ln225_reg_1124(7),
      R => '0'
    );
wl_code_table_U: entity work.bd_0_hls_inst_0_adpcm_main_wl_code_table_ROM_AUTO_1R
     port map (
      D(14 downto 0) => grp_encode_fu_453_nbl_o(14 downto 0),
      DI(0) => ilb_table_U_n_43,
      E(0) => wl_code_table_ce0,
      ap_clk => ap_clk,
      \dec_nbl_reg[0]\(0) => ilb_table_U_n_108,
      \dec_nbl_reg[0]_0\(2) => ilb_table_U_n_154,
      \dec_nbl_reg[0]_0\(1) => ilb_table_U_n_155,
      \dec_nbl_reg[0]_0\(0) => ilb_table_U_n_156,
      \nbl_reg[0]\(2) => ilb_table_U_n_98,
      \nbl_reg[0]\(1) => ilb_table_U_n_99,
      \nbl_reg[0]\(0) => ilb_table_U_n_100,
      \q0_reg[11]_0\(3 downto 0) => \select_ln515_fu_1560_p3__0\(14 downto 11),
      \q0_reg[11]_1\ => wl_code_table_U_n_44,
      \q0_reg[11]_10\ => wl_code_table_U_n_72,
      \q0_reg[11]_11\ => wl_code_table_U_n_73,
      \q0_reg[11]_12\ => wl_code_table_U_n_74,
      \q0_reg[11]_13\(14 downto 0) => grp_decode_fu_519_dec_nbl_o(14 downto 0),
      \q0_reg[11]_2\ => wl_code_table_U_n_45,
      \q0_reg[11]_3\ => wl_code_table_U_n_46,
      \q0_reg[11]_4\ => wl_code_table_U_n_47,
      \q0_reg[11]_5\ => wl_code_table_U_n_48,
      \q0_reg[11]_6\ => wl_code_table_U_n_49,
      \q0_reg[11]_7\(3 downto 0) => \select_ln515_fu_1036_p3__0\(14 downto 11),
      \q0_reg[11]_8\ => wl_code_table_U_n_70,
      \q0_reg[11]_9\ => wl_code_table_U_n_71,
      \q0_reg[12]_0\(10) => grp_encode_fu_453_n_469,
      \q0_reg[12]_0\(9) => grp_encode_fu_453_n_470,
      \q0_reg[12]_0\(8) => grp_encode_fu_453_n_471,
      \q0_reg[12]_0\(7) => grp_encode_fu_453_n_472,
      \q0_reg[12]_0\(6) => grp_encode_fu_453_n_473,
      \q0_reg[12]_0\(5) => grp_encode_fu_453_n_474,
      \q0_reg[12]_0\(4) => grp_encode_fu_453_n_475,
      \q0_reg[12]_0\(3) => grp_encode_fu_453_n_476,
      \q0_reg[12]_0\(2) => grp_encode_fu_453_n_477,
      \q0_reg[12]_0\(1) => grp_encode_fu_453_n_478,
      \q0_reg[12]_0\(0) => grp_encode_fu_453_n_479,
      sext_ln512_fu_1516_p1(14 downto 0) => sext_ln512_fu_1516_p1(14 downto 0),
      sext_ln512_fu_992_p1(14 downto 0) => sext_ln512_fu_992_p1(14 downto 0),
      \trunc_ln15_reg_2828[2]_i_8_0\ => wl_code_table_U_n_69
    );
\xout1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(0),
      Q => decoded_d1(0),
      R => '0'
    );
\xout1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(10),
      Q => decoded_d1(10),
      R => '0'
    );
\xout1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(11),
      Q => decoded_d1(11),
      R => '0'
    );
\xout1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(12),
      Q => decoded_d1(12),
      R => '0'
    );
\xout1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(13),
      Q => decoded_d1(13),
      R => '0'
    );
\xout1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(14),
      Q => decoded_d1(14),
      R => '0'
    );
\xout1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(15),
      Q => decoded_d1(15),
      R => '0'
    );
\xout1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(16),
      Q => decoded_d1(16),
      R => '0'
    );
\xout1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(17),
      Q => decoded_d1(17),
      R => '0'
    );
\xout1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(18),
      Q => decoded_d1(18),
      R => '0'
    );
\xout1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(19),
      Q => decoded_d1(19),
      R => '0'
    );
\xout1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(1),
      Q => decoded_d1(1),
      R => '0'
    );
\xout1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(20),
      Q => decoded_d1(20),
      R => '0'
    );
\xout1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(21),
      Q => decoded_d1(21),
      R => '0'
    );
\xout1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(22),
      Q => decoded_d1(22),
      R => '0'
    );
\xout1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(23),
      Q => decoded_d1(23),
      R => '0'
    );
\xout1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(24),
      Q => decoded_d1(24),
      R => '0'
    );
\xout1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(25),
      Q => decoded_d1(25),
      R => '0'
    );
\xout1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(26),
      Q => decoded_d1(26),
      R => '0'
    );
\xout1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(27),
      Q => decoded_d1(27),
      R => '0'
    );
\xout1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(28),
      Q => decoded_d1(28),
      R => '0'
    );
\xout1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(29),
      Q => decoded_d1(29),
      R => '0'
    );
\xout1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(2),
      Q => decoded_d1(2),
      R => '0'
    );
\xout1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(30),
      Q => decoded_d1(30),
      R => '0'
    );
\xout1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(31),
      Q => decoded_d1(31),
      R => '0'
    );
\xout1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(3),
      Q => decoded_d1(3),
      R => '0'
    );
\xout1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(4),
      Q => decoded_d1(4),
      R => '0'
    );
\xout1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(5),
      Q => decoded_d1(5),
      R => '0'
    );
\xout1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(6),
      Q => decoded_d1(6),
      R => '0'
    );
\xout1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(7),
      Q => decoded_d1(7),
      R => '0'
    );
\xout1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(8),
      Q => decoded_d1(8),
      R => '0'
    );
\xout1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout1(9),
      Q => decoded_d1(9),
      R => '0'
    );
\xout2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(0),
      Q => decoded_d0(0),
      R => '0'
    );
\xout2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(10),
      Q => decoded_d0(10),
      R => '0'
    );
\xout2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(11),
      Q => decoded_d0(11),
      R => '0'
    );
\xout2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(12),
      Q => decoded_d0(12),
      R => '0'
    );
\xout2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(13),
      Q => decoded_d0(13),
      R => '0'
    );
\xout2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(14),
      Q => decoded_d0(14),
      R => '0'
    );
\xout2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(15),
      Q => decoded_d0(15),
      R => '0'
    );
\xout2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(16),
      Q => decoded_d0(16),
      R => '0'
    );
\xout2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(17),
      Q => decoded_d0(17),
      R => '0'
    );
\xout2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(18),
      Q => decoded_d0(18),
      R => '0'
    );
\xout2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(19),
      Q => decoded_d0(19),
      R => '0'
    );
\xout2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(1),
      Q => decoded_d0(1),
      R => '0'
    );
\xout2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(20),
      Q => decoded_d0(20),
      R => '0'
    );
\xout2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(21),
      Q => decoded_d0(21),
      R => '0'
    );
\xout2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(22),
      Q => decoded_d0(22),
      R => '0'
    );
\xout2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(23),
      Q => decoded_d0(23),
      R => '0'
    );
\xout2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(24),
      Q => decoded_d0(24),
      R => '0'
    );
\xout2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(25),
      Q => decoded_d0(25),
      R => '0'
    );
\xout2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(26),
      Q => decoded_d0(26),
      R => '0'
    );
\xout2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(27),
      Q => decoded_d0(27),
      R => '0'
    );
\xout2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(28),
      Q => decoded_d0(28),
      R => '0'
    );
\xout2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(29),
      Q => decoded_d0(29),
      R => '0'
    );
\xout2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(2),
      Q => decoded_d0(2),
      R => '0'
    );
\xout2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(30),
      Q => decoded_d0(30),
      R => '0'
    );
\xout2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(31),
      Q => decoded_d0(31),
      R => '0'
    );
\xout2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(3),
      Q => decoded_d0(3),
      R => '0'
    );
\xout2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(4),
      Q => decoded_d0(4),
      R => '0'
    );
\xout2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(5),
      Q => decoded_d0(5),
      R => '0'
    );
\xout2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(6),
      Q => decoded_d0(6),
      R => '0'
    );
\xout2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(7),
      Q => decoded_d0(7),
      R => '0'
    );
\xout2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(8),
      Q => decoded_d0(8),
      R => '0'
    );
\xout2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => xout20,
      D => grp_decode_fu_519_xout2(9),
      Q => decoded_d0(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    in_data_ce0 : out STD_LOGIC;
    in_data_ce1 : out STD_LOGIC;
    encoded_ce0 : out STD_LOGIC;
    encoded_we0 : out STD_LOGIC;
    decoded_ce0 : out STD_LOGIC;
    decoded_we0 : out STD_LOGIC;
    decoded_ce1 : out STD_LOGIC;
    decoded_we1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_done : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_data_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in_data_q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    encoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    encoded_q0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_d0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    decoded_address1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    decoded_d1 : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,adpcm_main,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "adpcm_main,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^decoded_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^decoded_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^encoded_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in_data_address0\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^in_data_address1\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal NLW_inst_decoded_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_decoded_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_encoded_d0_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_inst_in_data_address0_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_in_data_address1_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "12'b000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "12'b001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "12'b010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "12'b100000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "12'b000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "12'b000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "12'b000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "12'b000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "12'b000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "12'b000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "12'b000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "12'b000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, FREQ_HZ 125000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_done : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done";
  attribute X_INTERFACE_INFO of ap_idle : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle";
  attribute X_INTERFACE_INFO of ap_ready : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready";
  attribute X_INTERFACE_INFO of ap_rst : signal is "xilinx.com:signal:reset:1.0 ap_rst RST";
  attribute X_INTERFACE_PARAMETER of ap_rst : signal is "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_start : signal is "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start";
  attribute X_INTERFACE_INFO of decoded_address0 : signal is "xilinx.com:signal:data:1.0 decoded_address0 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_address0 : signal is "XIL_INTERFACENAME decoded_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_address1 : signal is "xilinx.com:signal:data:1.0 decoded_address1 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_address1 : signal is "XIL_INTERFACENAME decoded_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_d0 : signal is "xilinx.com:signal:data:1.0 decoded_d0 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_d0 : signal is "XIL_INTERFACENAME decoded_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of decoded_d1 : signal is "xilinx.com:signal:data:1.0 decoded_d1 DATA";
  attribute X_INTERFACE_PARAMETER of decoded_d1 : signal is "XIL_INTERFACENAME decoded_d1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_address0 : signal is "xilinx.com:signal:data:1.0 encoded_address0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_address0 : signal is "XIL_INTERFACENAME encoded_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_d0 : signal is "xilinx.com:signal:data:1.0 encoded_d0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_d0 : signal is "XIL_INTERFACENAME encoded_d0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of encoded_q0 : signal is "xilinx.com:signal:data:1.0 encoded_q0 DATA";
  attribute X_INTERFACE_PARAMETER of encoded_q0 : signal is "XIL_INTERFACENAME encoded_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_address0 : signal is "xilinx.com:signal:data:1.0 in_data_address0 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_address0 : signal is "XIL_INTERFACENAME in_data_address0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_address1 : signal is "xilinx.com:signal:data:1.0 in_data_address1 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_address1 : signal is "XIL_INTERFACENAME in_data_address1, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_q0 : signal is "xilinx.com:signal:data:1.0 in_data_q0 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_q0 : signal is "XIL_INTERFACENAME in_data_q0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of in_data_q1 : signal is "xilinx.com:signal:data:1.0 in_data_q1 DATA";
  attribute X_INTERFACE_PARAMETER of in_data_q1 : signal is "XIL_INTERFACENAME in_data_q1, LAYERED_METADATA undef";
begin
  decoded_address0(6 downto 1) <= \^decoded_address0\(6 downto 1);
  decoded_address0(0) <= \<const1>\;
  decoded_address1(6 downto 1) <= \^decoded_address1\(6 downto 1);
  decoded_address1(0) <= \<const0>\;
  encoded_d0(31) <= \<const0>\;
  encoded_d0(30) <= \<const0>\;
  encoded_d0(29) <= \<const0>\;
  encoded_d0(28) <= \<const0>\;
  encoded_d0(27) <= \<const0>\;
  encoded_d0(26) <= \<const0>\;
  encoded_d0(25) <= \<const0>\;
  encoded_d0(24) <= \<const0>\;
  encoded_d0(23) <= \<const0>\;
  encoded_d0(22) <= \<const0>\;
  encoded_d0(21) <= \<const0>\;
  encoded_d0(20) <= \<const0>\;
  encoded_d0(19) <= \<const0>\;
  encoded_d0(18) <= \<const0>\;
  encoded_d0(17) <= \<const0>\;
  encoded_d0(16) <= \<const0>\;
  encoded_d0(15) <= \<const0>\;
  encoded_d0(14) <= \<const0>\;
  encoded_d0(13) <= \<const0>\;
  encoded_d0(12) <= \<const0>\;
  encoded_d0(11) <= \<const0>\;
  encoded_d0(10) <= \<const0>\;
  encoded_d0(9) <= \<const0>\;
  encoded_d0(8) <= \<const0>\;
  encoded_d0(7 downto 0) <= \^encoded_d0\(7 downto 0);
  in_data_address0(6 downto 1) <= \^in_data_address0\(6 downto 1);
  in_data_address0(0) <= \<const1>\;
  in_data_address1(6 downto 1) <= \^in_data_address1\(6 downto 1);
  in_data_address1(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_0_hls_inst_0_adpcm_main
     port map (
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_idle => ap_idle,
      ap_ready => ap_ready,
      ap_rst => ap_rst,
      ap_start => ap_start,
      decoded_address0(6 downto 1) => \^decoded_address0\(6 downto 1),
      decoded_address0(0) => NLW_inst_decoded_address0_UNCONNECTED(0),
      decoded_address1(6 downto 1) => \^decoded_address1\(6 downto 1),
      decoded_address1(0) => NLW_inst_decoded_address1_UNCONNECTED(0),
      decoded_ce0 => decoded_ce0,
      decoded_ce1 => decoded_ce1,
      decoded_d0(31 downto 0) => decoded_d0(31 downto 0),
      decoded_d1(31 downto 0) => decoded_d1(31 downto 0),
      decoded_we0 => decoded_we0,
      decoded_we1 => decoded_we1,
      encoded_address0(5 downto 0) => encoded_address0(5 downto 0),
      encoded_ce0 => encoded_ce0,
      encoded_d0(31 downto 8) => NLW_inst_encoded_d0_UNCONNECTED(31 downto 8),
      encoded_d0(7 downto 0) => \^encoded_d0\(7 downto 0),
      encoded_q0(31 downto 8) => B"000000000000000000000000",
      encoded_q0(7 downto 2) => encoded_q0(7 downto 2),
      encoded_q0(1 downto 0) => B"00",
      encoded_we0 => encoded_we0,
      in_data_address0(6 downto 1) => \^in_data_address0\(6 downto 1),
      in_data_address0(0) => NLW_inst_in_data_address0_UNCONNECTED(0),
      in_data_address1(6 downto 1) => \^in_data_address1\(6 downto 1),
      in_data_address1(0) => NLW_inst_in_data_address1_UNCONNECTED(0),
      in_data_ce0 => in_data_ce0,
      in_data_ce1 => in_data_ce1,
      in_data_q0(31 downto 0) => in_data_q0(31 downto 0),
      in_data_q1(31 downto 0) => in_data_q1(31 downto 0)
    );
end STRUCTURE;
