,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/dpretet/async_fifo.git,2017-03-28 19:09:57+00:00,"A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog",66,dpretet/async_fifo,86497447,Verilog,async_fifo,1057,196,2024-04-06 02:08:00+00:00,"['verilog', 'verification', 'verilog-hdl', 'icarus-verilog', 'fifo', 'fifo-queue', 'fifo-cache', 'synthesis', 'hdl', 'fpga', 'asic', 'asic-design', 'cdc', 'verilator', 'async', 'cross-clock-domain']",
1,https://github.com/jotego/jt12.git,2017-02-22 05:36:48+00:00,"FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)",18,jotego/jt12,82765077,Verilog,jt12,119247,115,2024-04-10 14:12:34+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/rgwan/kamikaze.git,2017-02-10 03:27:24+00:00,Light-weight RISC-V RV32IMC microcontroller core.,30,rgwan/kamikaze,81522207,Verilog,kamikaze,26,103,2023-12-07 21:02:33+00:00,[],None
3,https://github.com/cavnex/mc6809.git,2017-01-27 02:21:02+00:00,"Cycle-Accurate MC6809/E implementation, Verilog",19,cavnex/mc6809,80175020,Verilog,mc6809,9934,88,2024-04-01 14:37:05+00:00,[],None
4,https://github.com/enjoy-digital/daisho.git,2017-02-10 13:06:06+00:00,Test of the USB3 IP Core from Daisho on a Xilinx device,27,enjoy-digital/daisho,81566019,Verilog,daisho,158,78,2024-01-02 09:46:58+00:00,[],None
5,https://github.com/ben-marshall/uart.git,2017-02-04 14:11:49+00:00,A simple implementation of a UART modem in Verilog.,19,ben-marshall/uart,80923531,Verilog,uart,55,76,2024-03-31 18:28:36+00:00,"['hardware', 'fpga', 'verilog', 'verilog-hdl', 'uart', 'uart-verilog']",https://api.github.com/licenses/mit
6,https://github.com/dawsonjon/verilog-math.git,2017-04-03 17:55:54+00:00,Mathematical Functions in Verilog,24,dawsonjon/verilog-math,87104101,Verilog,verilog-math,2202,73,2024-03-24 23:38:29+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/valar1234/MIPS.git,2017-02-20 06:45:48+00:00,"A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cache.",22,valar1234/MIPS,82525679,Verilog,MIPS,8759,68,2023-11-29 04:42:16+00:00,[],https://api.github.com/licenses/lgpl-3.0
8,https://github.com/evantandersen/fpga-gpu.git,2017-01-31 05:49:25+00:00,A basic GPU for altera FPGAs,13,evantandersen/fpga-gpu,80495157,Verilog,fpga-gpu,1253,56,2024-04-09 14:08:56+00:00,[],None
9,https://github.com/HeLiangHIT/polyphase_filter_prj.git,2017-03-17 08:58:32+00:00,哈工大软件无线电课设：多相滤波器的原理、实现及其应用，从采样率变换、多相滤波器结构到信道化收发机应用都有matlab介绍和FPGA仿真结果，含答辩PPT、学习笔记和个人总结。,22,HeLiangHIT/polyphase_filter_prj,85291251,Verilog,polyphase_filter_prj,32373,54,2024-03-24 02:35:08+00:00,[],https://api.github.com/licenses/mit
10,https://github.com/ZipCPU/interpolation.git,2017-03-25 22:10:53+00:00,Digital Interpolation Techniques Applied to Digital Signal Processing,12,ZipCPU/interpolation,86191660,Verilog,interpolation,2142,46,2024-03-22 10:20:39+00:00,"['dsp', 'interpolation', 'interpolation-methods', 'interpolation-techniques', 'verilog', 'verilator', 'fpga']",None
11,https://github.com/phanrahan/mantle.git,2017-03-08 14:56:32+00:00,mantle library,10,phanrahan/mantle,84332208,Verilog,mantle,10399,42,2024-01-04 03:35:43+00:00,[],
12,https://github.com/pnvamshi/Hardware-Implementation-of-AES-Verilog.git,2017-04-02 11:09:57+00:00,Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog,25,pnvamshi/Hardware-Implementation-of-AES-Verilog,86980999,Verilog,Hardware-Implementation-of-AES-Verilog,2650,34,2023-12-09 16:28:26+00:00,[],None
13,https://github.com/open-design/riscv-soc-cores.git,2017-02-26 10:32:37+00:00,,10,open-design/riscv-soc-cores,83200711,Verilog,riscv-soc-cores,7361,34,2024-02-21 02:33:24+00:00,[],None
14,https://github.com/kdurant/axi-ddr3.git,2017-03-05 13:14:32+00:00,学习AXI接口，以及xilinx DDR3 IP使用,14,kdurant/axi-ddr3,83971041,Verilog,axi-ddr3,947,32,2024-03-27 16:49:44+00:00,[],None
15,https://github.com/jotego/jt89.git,2017-03-08 21:36:27+00:00,"sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility",6,jotego/jt89,84368437,Verilog,jt89,672,30,2024-04-10 14:13:59+00:00,[],https://api.github.com/licenses/gpl-3.0
16,https://github.com/jakubfi/mera400f.git,2017-03-30 16:04:55+00:00,MERA-400 in an FPGA,2,jakubfi/mera400f,86722304,Verilog,mera400f,467,30,2024-02-15 08:13:01+00:00,"['cpu', 'fpga']",https://api.github.com/licenses/gpl-2.0
17,https://github.com/eriksargent/PUF-lab.git,2017-03-31 19:14:08+00:00,FPGA implementation of a physical unclonable function for authentication,18,eriksargent/PUF-lab,86852387,Verilog,PUF-lab,50,30,2024-03-29 08:44:23+00:00,[],None
18,https://github.com/sailordiary/computer-systems-ucas.git,2017-03-16 14:10:57+00:00,"中国科学院大学 计算机组成原理FPGA实验课程 - ""Five projects to better understand key principles of computer systems"", UCAS Spring 2017 Session",8,sailordiary/computer-systems-ucas,85203270,Verilog,computer-systems-ucas,54985,28,2024-01-17 06:57:42+00:00,"['verilog', 'cpu', 'xilinx-vivado', 'xilinx-fpga', 'computer-systems']",None
19,https://github.com/mattvenn/fpga-sram.git,2017-03-11 17:41:12+00:00,mystorm sram test,3,mattvenn/fpga-sram,84668451,Verilog,fpga-sram,539,25,2024-04-11 09:57:40+00:00,[],None
20,https://github.com/CospanDesign/vivado-ip-cores.git,2017-03-31 21:49:05+00:00,IP Cores that can be used within Vivado,11,CospanDesign/vivado-ip-cores,86862934,Verilog,vivado-ip-cores,700,25,2023-12-13 18:59:31+00:00,[],https://api.github.com/licenses/mit
21,https://github.com/TAPR/OpenHPSDR-Firmware.git,2017-03-25 16:04:43+00:00,This is the verilog code for the various FPGA in the OpenHPSDR Radios,18,TAPR/OpenHPSDR-Firmware,86169941,Verilog,OpenHPSDR-Firmware,310505,24,2024-02-09 13:31:42+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/fpgasystems/Centaur.git,2017-03-28 14:06:57+00:00,"Centaur, a framework for hybrid CPU-FPGA databases",10,fpgasystems/Centaur,86467540,Verilog,Centaur,120,24,2023-10-20 12:33:43+00:00,[],https://api.github.com/licenses/apache-2.0
23,https://github.com/ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor.git,2017-01-30 13:21:39+00:00,Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers,14,ianhchuang/EPC-Gen2-RFID-Tag-Baseband-Processor,80423202,Verilog,EPC-Gen2-RFID-Tag-Baseband-Processor,39,22,2024-04-09 06:42:21+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/vinamarora8/Radix-2-FFT.git,2017-03-07 03:10:35+00:00,Verilog code for a circuit implementation of Radix-2 FFT,11,vinamarora8/Radix-2-FFT,84148657,Verilog,Radix-2-FFT,39,20,2023-08-18 03:56:51+00:00,[],None
25,https://github.com/roboticslab-uc3m/fpga-nn.git,2017-03-08 15:40:40+00:00,NN on FPGA,14,roboticslab-uc3m/fpga-nn,84337162,Verilog,fpga-nn,132,20,2024-01-28 12:27:30+00:00,"['fpga', 'neural-network', 'verilog', 'open-hardware']",https://api.github.com/licenses/lgpl-2.1
26,https://github.com/YosysHQ/yosys-bench.git,2017-02-01 13:29:36+00:00,Benchmarks for Yosys development,6,YosysHQ/yosys-bench,80622510,Verilog,yosys-bench,13482,19,2023-02-26 06:46:06+00:00,[],https://api.github.com/licenses/isc
27,https://github.com/ascend-secure-processor/oram.git,2017-03-22 19:07:52+00:00,Hardware implementation of ORAM,1,ascend-secure-processor/oram,85866089,Verilog,oram,23679,19,2023-07-12 07:42:41+00:00,[],None
28,https://github.com/aekanman/FPGA-video-decoder.git,2017-02-07 21:23:37+00:00, :space_invader: Design and implementation of a video decoder on an Altera Cyclone V FPGA board.,3,aekanman/FPGA-video-decoder,81255704,Verilog,FPGA-video-decoder,405971,19,2024-02-27 00:35:11+00:00,"['video-decoding', 'fpga-board', 'multi-core', 'device-driver']",https://api.github.com/licenses/mit
29,https://github.com/usmanwardag/sobel.git,2017-03-10 16:22:37+00:00,Implementation of Sobel Filter in Verilog,15,usmanwardag/sobel,84578630,Verilog,sobel,61,18,2024-03-20 16:50:15+00:00,[],None
30,https://github.com/gh-code/libCircuit.git,2017-03-21 06:10:41+00:00,libCircuit is a C++ Library for EDA software development,2,gh-code/libCircuit,85665718,Verilog,libCircuit,901,16,2024-03-16 06:45:10+00:00,"['eda', 'circuit', 'library', 'verilog', 'liberty', 'cad', 'integrated-circuits', 'ic-design', 'c', 'cpp', 'cpp-library']",
31,https://github.com/opalkelly-opensource/SPIFlashController.git,2017-03-16 20:58:03+00:00,An FPGA SPI flash controller that presents a simple to use FIFO interface to the user.,5,opalkelly-opensource/SPIFlashController,85241035,Verilog,SPIFlashController,7,16,2024-03-23 16:22:16+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/Digilent/Nexys-4-DDR-Keyboard.git,2017-02-17 00:02:59+00:00,,4,Digilent/Nexys-4-DDR-Keyboard,82238170,Verilog,Nexys-4-DDR-Keyboard,22,16,2023-08-27 03:37:13+00:00,[],None
33,https://github.com/ym31433/NPU-Architecture.git,2017-02-08 17:12:29+00:00,CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations,5,ym31433/NPU-Architecture,81354797,Verilog,NPU-Architecture,24303,16,2023-09-17 13:56:50+00:00,[],None
34,https://github.com/phanrahan/loam.git,2017-03-08 14:55:39+00:00,Loam system models,3,phanrahan/loam,84332116,Verilog,loam,12323,16,2022-09-03 12:27:55+00:00,[],
35,https://github.com/SmartHypercube/fpga_csgo.git,2017-03-11 06:32:38+00:00,Counter Strike: Global Offensive FPGA Version (LOL),0,SmartHypercube/fpga_csgo,84629461,Verilog,fpga_csgo,9524,15,2023-06-24 13:13:52+00:00,[],None
36,https://github.com/yvnr4you/SDRAM-Verification.git,2017-02-25 22:41:07+00:00,This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by Dinesh in Opencores.org,11,yvnr4you/SDRAM-Verification,83167862,Verilog,SDRAM-Verification,2339,13,2023-11-25 08:00:39+00:00,[],None
37,https://github.com/ZiCog/xoro.git,2017-03-27 13:18:51+00:00,A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano,4,ZiCog/xoro,86337678,Verilog,xoro,333,13,2024-03-27 01:34:54+00:00,[],https://api.github.com/licenses/mit
38,https://github.com/baochuquan/RISCV-MMU.git,2017-03-13 12:05:29+00:00,,0,baochuquan/RISCV-MMU,84821958,Verilog,RISCV-MMU,6596,13,2024-04-07 09:12:28+00:00,[],None
39,https://github.com/Elrori/OV_camera_on_FPGA.git,2017-04-04 10:30:38+00:00,OV7670 (Verilog HDL)Drive for FPGA,8,Elrori/OV_camera_on_FPGA,87174211,Verilog,OV_camera_on_FPGA,2930,13,2023-12-30 16:14:33+00:00,[],None
40,https://github.com/SeanZarzycki/openSPARC-FPU.git,2017-02-17 23:15:51+00:00,ASIC Design of the openSPARC Floating Point Unit,3,SeanZarzycki/openSPARC-FPU,82346335,Verilog,openSPARC-FPU,157123,12,2023-12-10 16:04:27+00:00,[],https://api.github.com/licenses/gpl-3.0
41,https://github.com/tsreaper/verilog-gobang-game-with-ai.git,2017-01-25 14:27:33+00:00,"My project for the course ""Logic and Computer Design Fundamentals""(LCDF) in Zhejiang University",1,tsreaper/verilog-gobang-game-with-ai,80021887,Verilog,verilog-gobang-game-with-ai,1622,11,2023-11-16 03:23:45+00:00,"['gobang', 'verilog']",None
42,https://github.com/mshr-h/motion_estimation_processor_fullsearch.git,2017-02-10 09:22:25+00:00,Fullsearch based Motion Estimation Processor written in Verilog-HDL,3,mshr-h/motion_estimation_processor_fullsearch,81548712,Verilog,motion_estimation_processor_fullsearch,1786,11,2024-03-11 04:48:07+00:00,"['motion-estimation', 'verilog-hdl', 'video-processing', 'video-codec']",https://api.github.com/licenses/mit
43,https://github.com/RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board.git,2017-02-14 11:15:11+00:00,Igloo2 M2GL025 Creative Development Board,7,RISCV-on-Microsemi-FPGA/M2GL025-Creative-Board,81937545,Verilog,M2GL025-Creative-Board,194127,11,2023-06-30 07:59:47+00:00,[],None
44,https://github.com/dabridgham/KV10.git,2017-03-04 15:17:32+00:00,A PDP-10 processor written in Verilog,3,dabridgham/KV10,83902494,Verilog,KV10,197,11,2024-04-02 21:11:48+00:00,"['pdp-10', 'fpga', 'verilog']",None
45,https://github.com/Digilent/Basys-3-Abacus.git,2017-03-17 00:00:25+00:00,,9,Digilent/Basys-3-Abacus,85252385,Verilog,Basys-3-Abacus,28,10,2023-09-24 02:26:31+00:00,[],None
46,https://github.com/mattvenn/fpga-dvid-ice.git,2017-01-31 13:26:56+00:00,,2,mattvenn/fpga-dvid-ice,80522626,Verilog,fpga-dvid-ice,256,10,2023-01-02 11:33:50+00:00,[],None
47,https://github.com/Digilent/Basys-3-Keyboard.git,2017-03-16 21:53:47+00:00,,3,Digilent/Basys-3-Keyboard,85244934,Verilog,Basys-3-Keyboard,24,10,2023-12-22 08:20:37+00:00,[],None
48,https://github.com/AmeerAbdelhadi/Interleaved-Synthesizable-Synchronization-FIFOs.git,2017-03-11 06:20:41+00:00,Interleaved Architectures for High-Throughput Synthesizable Synchronization FIFOs,10,AmeerAbdelhadi/Interleaved-Synthesizable-Synchronization-FIFOs,84628885,Verilog,Interleaved-Synthesizable-Synchronization-FIFOs,42,9,2021-12-20 20:21:18+00:00,[],
49,https://github.com/MostafaOkasha/SRAM-Controller-Interface-ALTERA-DE2.git,2017-03-16 04:10:27+00:00,This code implements a design controller circuit for the SRAM memory chip on the DE2 board. This circuit connects the SRAM chip to the Avalon interconnect fabric. The verilog code for the controller has been added to the NIOS II based SOPC system as a custom component. We then write a piece of C code that communicates with the SRAM to implement it's behaviour.,0,MostafaOkasha/SRAM-Controller-Interface-ALTERA-DE2,85151564,Verilog,SRAM-Controller-Interface-ALTERA-DE2,2321,9,2024-03-28 19:55:51+00:00,[],None
50,https://github.com/Digilent/Nexys-Video-OLED.git,2017-03-09 00:37:01+00:00,,4,Digilent/Nexys-Video-OLED,84380251,Verilog,Nexys-Video-OLED,33,8,2023-12-19 10:37:57+00:00,[],None
51,https://github.com/digital-design-snu/RNBIP_SingleBusProcessor.git,2017-03-20 16:49:43+00:00,Single Bus Processor - Summer Project 2016,0,digital-design-snu/RNBIP_SingleBusProcessor,85602321,Verilog,RNBIP_SingleBusProcessor,27,8,2022-10-27 20:26:11+00:00,"['processor', 'processor-architecture', 'processor-simulator', 'fpga']",None
52,https://github.com/ericgineer/MatrixMultVer.git,2017-03-21 03:06:11+00:00,Matrix multiplication implemented in Verilog,1,ericgineer/MatrixMultVer,85653060,Verilog,MatrixMultVer,1,8,2023-12-07 12:26:49+00:00,[],None
53,https://github.com/MorgothCreator/Verilog_SSD1306_CFG_IP.git,2017-03-30 23:22:16+00:00,VERILOG SSD1306 LIBRARY,2,MorgothCreator/Verilog_SSD1306_CFG_IP,86757810,Verilog,Verilog_SSD1306_CFG_IP,19,7,2024-03-21 06:43:53+00:00,[],None
54,https://github.com/Digilent/Cmod-A7-35T-XADC.git,2017-03-21 17:38:21+00:00,,2,Digilent/Cmod-A7-35T-XADC,85733918,Verilog,Cmod-A7-35T-XADC,22,7,2024-03-22 03:54:41+00:00,[],None
55,https://github.com/intel-aero/intel-aero-fpga.git,2017-03-13 15:52:21+00:00,FPGA code for Intel Aero board,14,intel-aero/intel-aero-fpga,84845511,Verilog,intel-aero-fpga,479,7,2023-01-03 22:55:30+00:00,[],None
56,https://github.com/opalkelly-opensource/I2CController.git,2017-03-16 00:20:19+00:00,A full-featured I2C controller designed to bridge the Opal Kelly FrontPanel interface with I2C devices.,6,opalkelly-opensource/I2CController,85134286,Verilog,I2CController,37,7,2023-07-22 03:01:36+00:00,[],https://api.github.com/licenses/mit
57,https://github.com/C-L-G/altera_vdma_ddr.git,2017-03-04 03:43:05+00:00,altera video  DMA ,4,C-L-G/altera_vdma_ddr,83862729,Verilog,altera_vdma_ddr,45,7,2023-10-25 16:29:07+00:00,[],https://api.github.com/licenses/gpl-3.0
58,https://github.com/mitchgu/lab3_hdmi.git,2017-03-05 19:14:09+00:00,,0,mitchgu/lab3_hdmi,83995214,Verilog,lab3_hdmi,30,7,2024-02-27 21:01:44+00:00,[],None
59,https://github.com/MostafaOkasha/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL.git,2017-03-16 03:18:30+00:00,Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual files. Download the project and run the main project file.,5,MostafaOkasha/ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL,85147479,Verilog,ECHO-and-FIR-FILTER-implementation-on-Verilog-HDL,4001,7,2024-04-10 16:27:21+00:00,"['verilog-hdl', 'echo', 'fir', 'fir-filter', 'altera', 'de2board']",None
60,https://github.com/zyxyoshine/FPGA-MIPS-CPU.git,2017-03-24 16:45:45+00:00,计算机组成原理课程设计 在FPGA上用verilog编写的MIPS指令集CPU 以及演示demo。,1,zyxyoshine/FPGA-MIPS-CPU,86090270,Verilog,FPGA-MIPS-CPU,5661,6,2023-09-19 02:49:20+00:00,[],None
61,https://github.com/addisonElliott/LogiFindFPGATest.git,2017-02-21 17:46:59+00:00,This is a Quartus Prime FPGA project testing the functionality of the LogiFind Altera Cyclone IV EP4CE6E22C8N Development Board. This product can also be found on eBay where I bought it from. I hope to provide base code that will help others in their learning with this development board.,3,addisonElliott/LogiFindFPGATest,82709421,Verilog,LogiFindFPGATest,1782,6,2022-02-17 23:21:40+00:00,"['altera', 'quartus-prime', 'logifind', 'fpga', 'verilog', 'verilog-hdl', 'uart-verilog', 'nec-verilog', 'ir-receiver', 'cyclone-iv', '7-segment', 'buzzer', 'ep4ce6e22c8n', 'pl2303', 'easyfpga']",None
62,https://github.com/Digilent/Nexys-4-DDR-Music-Looper.git,2017-02-16 19:23:20+00:00,,1,Digilent/Nexys-4-DDR-Music-Looper,82217416,Verilog,Nexys-4-DDR-Music-Looper,40,6,2020-03-29 05:41:57+00:00,[],None
63,https://github.com/MateusGangplank/Todos_os_Guias_AC1_PUC_Minas.git,2017-02-28 21:26:05+00:00,Repositório contendo todos os guias já feitos(resolvidos) em AC1 na PUC Minas.,0,MateusGangplank/Todos_os_Guias_AC1_PUC_Minas,83480781,Verilog,Todos_os_Guias_AC1_PUC_Minas,271611,6,2023-10-05 01:37:52+00:00,[],None
64,https://github.com/NamhoGim/AHB2APBwCORDIC.git,2017-02-27 12:21:34+00:00,AHB2APB bridge with CORDIC accelerator,2,NamhoGim/AHB2APBwCORDIC,83307298,Verilog,AHB2APBwCORDIC,1841,6,2023-05-08 12:22:09+00:00,[],https://api.github.com/licenses/mit
65,https://github.com/Digilent/Nexys-Video-GPIO.git,2017-03-08 18:52:03+00:00,,0,Digilent/Nexys-Video-GPIO,84355119,Verilog,Nexys-Video-GPIO,44,6,2024-02-12 10:30:44+00:00,[],None
66,https://github.com/NeymarL/MIPS_CPU.git,2017-03-30 15:25:31+00:00,5-Segment Pipeline MIPS CPU,1,NeymarL/MIPS_CPU,86718276,Verilog,MIPS_CPU,551,6,2020-04-24 06:04:24+00:00,[],None
67,https://github.com/cthuff/CS147.git,2017-01-26 22:02:16+00:00,Spring 2017 CS 147 class at San Jose State,6,cthuff/CS147,80159975,Verilog,CS147,51797,6,2024-02-10 00:03:47+00:00,[],None
68,https://github.com/bikerglen/sparkfun-rgb-bar-graph.git,2017-03-17 22:18:24+00:00,,0,bikerglen/sparkfun-rgb-bar-graph,85359211,Verilog,sparkfun-rgb-bar-graph,2962,6,2023-06-13 14:51:37+00:00,[],None
69,https://github.com/cfib/bf2hw.git,2017-03-09 08:19:31+00:00,Brainf*** to Hardware Flow using PandA Bambu and Yosys/Icestorm,0,cfib/bf2hw,84416386,Verilog,bf2hw,52,6,2023-07-04 12:55:10+00:00,[],https://api.github.com/licenses/gpl-3.0
70,https://github.com/digital-design-snu/ANPPV_RISC_PipelinedProcessor.git,2017-03-20 16:51:28+00:00,,0,digital-design-snu/ANPPV_RISC_PipelinedProcessor,85602469,Verilog,ANPPV_RISC_PipelinedProcessor,3932,5,2019-08-06 01:32:59+00:00,"['verilog', 'pipeline', 'processor', 'architecture', 'risc', 'vivado']",None
71,https://github.com/cornell-ece5745/ece5745-tut6-asic-flow.git,2017-02-03 17:40:39+00:00,ECE 5745 Tutorial 6: Automated ASIC Flow,4,cornell-ece5745/ece5745-tut6-asic-flow,80853105,Verilog,ece5745-tut6-asic-flow,1846,5,2023-12-04 10:04:20+00:00,[],None
72,https://github.com/imthil/ConvLayerAccelerator.git,2017-03-07 21:22:47+00:00,"Accelerator for a Convolutional Layer modeled in matlab, and implemented <64,7> in verilog",1,imthil/ConvLayerAccelerator,84247416,Verilog,ConvLayerAccelerator,11143,5,2022-06-05 07:36:50+00:00,[],https://api.github.com/licenses/gpl-3.0
73,https://github.com/zhelnio/ahb_lite_uart16550.git,2017-02-11 11:28:29+00:00,UART 16550 core for MIPSfpga+ system,4,zhelnio/ahb_lite_uart16550,81648658,Verilog,ahb_lite_uart16550,1314,5,2024-01-29 12:30:46+00:00,[],https://api.github.com/licenses/lgpl-2.1
74,https://github.com/laplaceyc/VLSI-Testing.git,2017-03-22 00:55:42+00:00,"This repo is ""NTHU VLSI Testing"" course project.",0,laplaceyc/VLSI-Testing,85769150,Verilog,VLSI-Testing,21709,5,2023-12-19 06:19:46+00:00,[],None
75,https://github.com/rbshi/swin_bram.git,2017-03-08 05:16:14+00:00,A BRAM for sliding window liked pattern access on Xilinx FPGA,0,rbshi/swin_bram,84281342,Verilog,swin_bram,2903,5,2024-04-03 09:21:43+00:00,[],None
76,https://github.com/secworks/aes_6502.git,2017-03-10 11:47:13+00:00,My attempt at making a fast AES-128 implementation on MOS 6502,2,secworks/aes_6502,84554637,Verilog,aes_6502,63,5,2022-01-29 23:33:08+00:00,[],https://api.github.com/licenses/bsd-2-clause
77,https://github.com/Digilent/Nexys-4-DDR-XADC.git,2017-02-16 17:42:33+00:00,,3,Digilent/Nexys-4-DDR-XADC,82208417,Verilog,Nexys-4-DDR-XADC,24,5,2023-05-31 04:12:10+00:00,[],None
78,https://github.com/brchiu/openmips.git,2017-02-21 16:55:19+00:00,【自己動手寫CPU】實作 openmips 範例,2,brchiu/openmips,82704669,Verilog,openmips,32,5,2024-03-03 05:44:15+00:00,[],None
79,https://github.com/LSaldyt/q-knap.git,2017-02-14 03:30:36+00:00,Investigation of quantum solutions to the knapsack problem. Includes a cute paper and presentation I did in high school [category:quantum],0,LSaldyt/q-knap,81900704,Verilog,q-knap,3899,5,2023-02-21 18:02:28+00:00,"['quantum-computing', 'quantum-programming-language']",https://api.github.com/licenses/mit
80,https://github.com/sam-falvo/remex.git,2017-02-03 21:58:24+00:00,An adaptation of IEEE-1355 DS-SE-02 serial I/O for use with the Kestrel-3 for standardized I/O channels.,0,sam-falvo/remex,80873024,Verilog,remex,141,5,2023-01-10 14:55:38+00:00,[],https://api.github.com/licenses/mpl-2.0
81,https://github.com/willzma/Conte-Lake.git,2017-03-06 00:32:32+00:00,A 32-bit RISC processor built in Verilog for CS 3220 Spring 2017,1,willzma/Conte-Lake,84013469,Verilog,Conte-Lake,254145,4,2022-02-23 07:21:25+00:00,"['processor', 'fpga', 'altera', 'cyclone-v', 'verilog', 'verilog-hdl', 'assembler']",None
82,https://github.com/janrinze/icoboard_sram.git,2017-02-19 18:08:28+00:00,SRAM access module for ICOboard,1,janrinze/icoboard_sram,82478832,Verilog,icoboard_sram,16,4,2021-07-13 10:27:37+00:00,[],https://api.github.com/licenses/gpl-3.0
83,https://github.com/kejriwalrahul/3-Stage-Pipeline.git,2017-01-31 16:17:36+00:00,A Three Stage Pipeline 16-bit processor implemented in Verilog ,3,kejriwalrahul/3-Stage-Pipeline,80537507,Verilog,3-Stage-Pipeline,456,4,2024-01-31 04:59:58+00:00,"['processor-architecture', 'pipeline-processor']",None
84,https://github.com/jracevedob/Processor-Design.git,2017-02-15 19:32:31+00:00,"In this repository, it is presented the whole design of a functional RISC processor. Therefore, the design of every functional block (arithmetic and control units among others) is written in Verilog and the verification of every single block is provided. ",0,jracevedob/Processor-Design,82098390,Verilog,Processor-Design,63,4,2024-01-19 10:13:08+00:00,"['verilog', 'processordesign', 'wishbone', 'zmc', 'highperformance']",https://api.github.com/licenses/mit
85,https://github.com/deepakyadav21/final-project.git,2017-02-04 18:22:19+00:00,verilog usb 3.1,0,deepakyadav21/final-project,80938754,Verilog,final-project,5,4,2023-03-16 11:20:06+00:00,[],None
86,https://github.com/CornbreadFarm/router.git,2017-03-17 18:58:57+00:00,8x8 packet router project,2,CornbreadFarm/router,85345523,Verilog,router,14,4,2022-06-16 06:44:13+00:00,[],None
87,https://github.com/Snow-Crash/NoC.git,2017-03-14 03:45:40+00:00,NoC,2,Snow-Crash/NoC,84902671,Verilog,NoC,1014,4,2023-11-23 08:55:45+00:00,[],None
88,https://github.com/knielsen/picorv32_ice40_test.git,2017-02-16 19:45:45+00:00,Test running Clifford's picorv32 in iverilog simulation and on ICE40 FPGA,3,knielsen/picorv32_ice40_test,82219410,Verilog,picorv32_ice40_test,57,4,2020-12-19 03:21:50+00:00,[],None
89,https://github.com/ycunxi/Parallel_Formal_Analysis_GaloisField.git,2017-02-14 19:11:31+00:00,Project website of Formal Analysis of Galois Field Arithmetics - Parallel Verification and Reverse Engineering,1,ycunxi/Parallel_Formal_Analysis_GaloisField,81979676,Verilog,Parallel_Formal_Analysis_GaloisField,4513,4,2023-02-15 00:01:24+00:00,[],None
90,https://github.com/manili/Pipelined_6502.git,2017-03-28 04:42:59+00:00,A new model to pipeline 6502 processor.,2,manili/Pipelined_6502,86415694,Verilog,Pipelined_6502,55,4,2022-04-07 11:47:17+00:00,[],https://api.github.com/licenses/gpl-3.0
91,https://github.com/Digilent/Arty-Z7-20-xadc.git,2017-03-23 06:33:55+00:00,,2,Digilent/Arty-Z7-20-xadc,85915239,Verilog,Arty-Z7-20-xadc,33,4,2021-02-14 05:09:33+00:00,[],None
92,https://github.com/mohamed-minawi/MIPS-Processor-Verilog.git,2017-03-15 08:01:27+00:00,,5,mohamed-minawi/MIPS-Processor-Verilog,85045092,Verilog,MIPS-Processor-Verilog,60,4,2023-09-26 04:56:33+00:00,[],None
93,https://github.com/AHEADer/pipeline-cpu.git,2017-03-16 03:05:01+00:00,"A pipeline cpu with nested interrupt, realized in logisim and FPGA",0,AHEADer/pipeline-cpu,85146369,Verilog,pipeline-cpu,10555,4,2024-01-19 02:49:53+00:00,[],https://api.github.com/licenses/mit
94,https://github.com/BenjaminHb/CPU-Verilog-HDL-Exp.git,2017-03-24 12:04:38+00:00,单周期、多周期CPU（Verilog/武汉大学计算机学院计组实验）,0,BenjaminHb/CPU-Verilog-HDL-Exp,86063748,Verilog,CPU-Verilog-HDL-Exp,1538,4,2023-08-29 05:41:19+00:00,"['eda', 'verilog-cpu', 'homework', 'wuhan-university']",None
95,https://github.com/zhelnio/ahb_lite_adc_max10.git,2017-03-31 19:16:07+00:00,AHB-Lite controller for Altera MAX10 ADC,0,zhelnio/ahb_lite_adc_max10,86852558,Verilog,ahb_lite_adc_max10,722,4,2024-03-20 01:06:46+00:00,[],https://api.github.com/licenses/mit
96,https://github.com/carlsagan21/verilog-practice.git,2017-03-13 06:09:08+00:00,하시설 이제는 다메요..,0,carlsagan21/verilog-practice,84790128,Verilog,verilog-practice,52,3,2023-04-22 15:02:33+00:00,['verilog'],None
97,https://github.com/Digilent/Genesys-2-OLED.git,2017-03-17 22:19:29+00:00,,2,Digilent/Genesys-2-OLED,85359280,Verilog,Genesys-2-OLED,28,3,2023-04-01 01:41:47+00:00,[],None
98,https://github.com/ckyrkou/Hardware_Design_Cores.git,2017-03-06 09:33:03+00:00,IP Cores in Verilog and VHDL for arithmetic functions,2,ckyrkou/Hardware_Design_Cores,84054950,Verilog,Hardware_Design_Cores,510,3,2024-01-19 04:56:30+00:00,[],None
99,https://github.com/iMohannad/ECC_scalar_multiplication.git,2017-03-28 19:52:32+00:00,A hardware implementation of Scalar Multiplication on ECC,3,iMohannad/ECC_scalar_multiplication,86501180,Verilog,ECC_scalar_multiplication,33,3,2024-04-02 07:22:29+00:00,[],None
100,https://github.com/sorgelig/NES_MIST.git,2017-02-05 17:35:03+00:00,,1,sorgelig/NES_MIST,81009263,Verilog,NES_MIST,308,3,2020-11-16 01:17:18+00:00,[],None
101,https://github.com/STFleming/RELISH.git,2017-03-28 05:46:01+00:00,"Runahead Execution of Load Instructions via Sliced Hardware (RELISH) -- a High level synthesis optimisation pass, which automatically constructs helper circuits used to prefetch load instructions.",1,STFleming/RELISH,86419716,Verilog,RELISH,2845,3,2024-03-13 04:16:22+00:00,[],None
102,https://github.com/yuri-panchul/2017-kiev.git,2017-03-25 04:07:45+00:00,Code examples for the event in Kiev,0,yuri-panchul/2017-kiev,86131443,Verilog,2017-kiev,84,3,2021-05-16 22:31:08+00:00,[],None
103,https://github.com/fughilli/ViveFPGACapture.git,2017-02-27 21:47:52+00:00,FPGA-based timing synchronization and sweep pulse capture engine for a custom SteamVR-compatible tracked device.,1,fughilli/ViveFPGACapture,83360318,Verilog,ViveFPGACapture,13,3,2023-06-20 09:17:54+00:00,[],None
104,https://github.com/csibrak/cyclone_II.git,2017-02-03 22:10:05+00:00,Simple Altera(Intel) Cyclone II FPGA practice project. Just for fun.,1,csibrak/cyclone_II,80873746,Verilog,cyclone_II,2090,3,2023-12-21 19:37:07+00:00,[],https://api.github.com/licenses/gpl-3.0
105,https://github.com/tumatu/Laser_Triangulation.git,2017-03-20 02:52:39+00:00,Code files for Laser Triangulation Measurement based on Xilinx XC6SLX16-CSG324 EVM board,2,tumatu/Laser_Triangulation,85528973,Verilog,Laser_Triangulation,320,3,2024-02-20 09:15:42+00:00,[],None
106,https://github.com/zhujingyang520/ConvNetAsic.git,2017-02-25 01:39:48+00:00,,1,zhujingyang520/ConvNetAsic,83097666,Verilog,ConvNetAsic,4818,3,2024-04-02 10:12:00+00:00,[],None
107,https://github.com/wsong83/qdi-sdm-noc.git,2017-02-03 17:04:56+00:00,A QDI spatial division multiplexing (SDM) NoC,1,wsong83/qdi-sdm-noc,80850073,Verilog,qdi-sdm-noc,7220,3,2023-11-09 06:15:51+00:00,[],
108,https://github.com/fbponz/Terasic-DE2-115-NiosII-uCosII.git,2017-03-16 22:29:29+00:00,"Design for board DE2-115, microprocessor soft running a uCOS-II(Real Time Operating System). Application to test is a Lift program",3,fbponz/Terasic-DE2-115-NiosII-uCosII,85247177,Verilog,Terasic-DE2-115-NiosII-uCosII,27091,3,2023-10-24 14:24:28+00:00,"['de2-115', 'ucos-ii', 'real-time', 'rtos', 'nios2', 'niosii-ucosii', 'qsys', 'quartus']",None
109,https://github.com/suoglu/Queue-Management-System.git,2017-02-04 17:10:47+00:00,Simple queue management system,3,suoglu/Queue-Management-System,80934381,Verilog,Queue-Management-System,45,3,2022-11-23 01:52:21+00:00,"['vivado', 'fpga', 'hardware-designs', 'verilog', 'verilog-hdl', 'simple']",
110,https://github.com/sh-vlad/ov7670_camera_project.git,2017-02-09 19:30:20+00:00,https://habrahabr.ru/post/283488/ ,0,sh-vlad/ov7670_camera_project,81486893,Verilog,ov7670_camera_project,19,3,2023-11-03 07:22:16+00:00,[],None
111,https://github.com/arifdogru/Single-Cycle-Processor.git,2017-02-15 16:11:05+00:00,MIPS Processor with Structural Verilog,3,arifdogru/Single-Cycle-Processor,82079609,Verilog,Single-Cycle-Processor,557,3,2019-11-18 16:17:09+00:00,[],None
112,https://github.com/wangda1/FPGA-DiClock.git,2017-03-23 06:27:08+00:00,verilog实现数字钟,0,wangda1/FPGA-DiClock,85914705,Verilog,FPGA-DiClock,7,3,2020-12-16 15:34:18+00:00,[],None
113,https://github.com/phasza/axi_spi_if.git,2017-04-02 21:11:59+00:00,Reduced feature AXI4-LITE to SPI Periphery interface HDL design,3,phasza/axi_spi_if,87016519,Verilog,axi_spi_if,51,3,2021-05-16 05:35:46+00:00,[],https://api.github.com/licenses/gpl-3.0
114,https://github.com/AllenAnthony/Snake-Verilog.git,2017-03-04 01:44:02+00:00,这是我大二的时候在硬件课上用Verilog写的贪吃蛇，内有成果报告,3,AllenAnthony/Snake-Verilog,83856832,Verilog,Snake-Verilog,2290,3,2023-06-08 02:20:34+00:00,[],None
115,https://github.com/mshr-h/fibonacci_verilog.git,2017-02-19 03:35:04+00:00,fibonacci number calculator written in Verilog-HDL,0,mshr-h/fibonacci_verilog,82432803,Verilog,fibonacci_verilog,42,3,2023-12-11 17:32:52+00:00,"['verilog-hdl', 'fibonacci-numbers', 'fibonacci', 'altera', 'iverilog']",https://api.github.com/licenses/mit
116,https://github.com/hdlguy/poly_lfsr.git,2017-03-12 03:40:24+00:00,an LFSR based pseudorandom number generator that produces multiple samples per clock.,0,hdlguy/poly_lfsr,84697515,Verilog,poly_lfsr,4,3,2024-01-09 01:21:23+00:00,[],None
117,https://github.com/RISCV-on-Microsemi-FPGA/M2S060-Arrow-SF2Plus.git,2017-03-21 12:07:14+00:00,"SmartFusion2 M2S060 ""Arrows SmartFusion2 Plus"" development board sample RISC-V Libero project(s)",3,RISCV-on-Microsemi-FPGA/M2S060-Arrow-SF2Plus,85697206,Verilog,M2S060-Arrow-SF2Plus,188681,2,2018-06-06 15:23:01+00:00,[],None
118,https://github.com/chengchingwen/slt_alu.git,2017-03-20 17:53:46+00:00,simple 32 bit slt alu with multiple level carry look ahead adder ,1,chengchingwen/slt_alu,85608600,Verilog,slt_alu,2206,2,2022-04-12 08:33:52+00:00,[],None
119,https://github.com/aben20807/computer_organization.git,2017-04-01 07:44:09+00:00,1052_計算機組織 COMPUTER ORGANIZATION,0,aben20807/computer_organization,86894739,Verilog,computer_organization,2602,2,2021-06-06 13:44:06+00:00,"['verilog', 'datapath', 'cpu', 'single-cycle', 'pipeline', 'cache']",https://api.github.com/licenses/gpl-3.0
120,https://github.com/zhxiaoq9/DA_FIR_Filter.git,2017-03-11 06:41:07+00:00,A program to generate verilog code of DA FIR filter using C++,1,zhxiaoq9/DA_FIR_Filter,84629901,Verilog,DA_FIR_Filter,144,2,2022-04-11 19:25:01+00:00,[],None
121,https://github.com/lsrosa/myLegUp.git,2017-03-28 17:30:24+00:00,,0,lsrosa/myLegUp,86488342,Verilog,myLegUp,308190,2,2023-01-27 22:36:45+00:00,[],None
122,https://github.com/ZihanChen-ECE/ECE253.git,2017-02-22 19:24:36+00:00,,0,ZihanChen-ECE/ECE253,82843811,Verilog,ECE253,21,2,2020-08-22 07:21:13+00:00,[],None
123,https://github.com/laplaceyc/Electronic-System-Level-Design.git,2017-03-19 05:34:29+00:00,"This repo is ""NTHU Electronic System Level Design"" course project.",1,laplaceyc/Electronic-System-Level-Design,85453474,Verilog,Electronic-System-Level-Design,2504,2,2023-12-23 16:06:14+00:00,[],None
124,https://github.com/fire-sand/ECC-Verilog.git,2017-04-04 23:19:42+00:00,ECC implementation in Verilog,3,fire-sand/ECC-Verilog,87244188,Verilog,ECC-Verilog,3341,2,2021-08-02 10:52:51+00:00,[],https://api.github.com/licenses/mit
125,https://github.com/Digilent/Nexys-Video-XADC.git,2017-03-09 20:48:17+00:00,,2,Digilent/Nexys-Video-XADC,84487246,Verilog,Nexys-Video-XADC,35,2,2019-03-12 22:51:40+00:00,[],None
126,https://github.com/archity/Breakout-Game-Verilog.git,2017-03-19 15:03:30+00:00,The classical Breakout game is being made to run on an FPGA using Verilog as the language.,0,archity/Breakout-Game-Verilog,85485006,Verilog,Breakout-Game-Verilog,4015,2,2021-05-16 22:41:09+00:00,[],None
127,https://github.com/sukrutkelkar/Design-verification-of-a-RTL-model-Multiport-ALU-Unit.git,2017-02-02 04:41:53+00:00,RTL Design: Pipelined Multi port Calculator with 2 ALUs one for Add/Subtract and other for Shift operations. Developed a Gray box model with on-the fly constraint random simulation generation. Used reference model based scoreboard technique with functional coverage to verify the DUV. Language used: System Verilog,1,sukrutkelkar/Design-verification-of-a-RTL-model-Multiport-ALU-Unit,80693920,Verilog,Design-verification-of-a-RTL-model-Multiport-ALU-Unit,327,2,2023-02-10 13:48:54+00:00,[],None
128,https://github.com/mshr-h/motion_estimation_processor_4pixsearch.git,2017-02-10 09:37:16+00:00,4-pix search based Motion Estimation Processor written in Verilog-HDL,1,mshr-h/motion_estimation_processor_4pixsearch,81549979,Verilog,motion_estimation_processor_4pixsearch,2832,2,2018-10-01 21:32:20+00:00,"['motion-estimation', 'verilog-hdl', 'video-processing', 'video-codec']",https://api.github.com/licenses/mit
129,https://github.com/hidrogencloride/verilog-counter.git,2017-03-26 19:36:35+00:00,A simple counter system designed in Verilog.,1,hidrogencloride/verilog-counter,86259520,Verilog,verilog-counter,2,2,2022-06-21 20:45:16+00:00,[],None
130,https://github.com/TheNageek/Altera-University-Program-Lab-Solutions.git,2017-01-30 04:54:26+00:00,,1,TheNageek/Altera-University-Program-Lab-Solutions,80394681,Verilog,Altera-University-Program-Lab-Solutions,547,2,2021-08-18 16:17:10+00:00,[],None
131,https://github.com/scancopy5/DE2-70.git,2017-03-19 15:41:59+00:00,,0,scancopy5/DE2-70,85488032,Verilog,DE2-70,5,2,2022-11-29 02:22:25+00:00,[],None
132,https://github.com/BramV122/Project.git,2017-03-29 07:50:19+00:00,,0,BramV122/Project,86553510,Verilog,Project,288,2,2017-06-21 11:58:04+00:00,[],None
133,https://github.com/haddock-island/logic-design-projects.git,2017-03-24 15:26:48+00:00,verilog and vhdl code for NxN bit serial multipliers starting from basics,0,haddock-island/logic-design-projects,86082800,Verilog,logic-design-projects,6,2,2022-06-16 04:20:42+00:00,[],None
134,https://github.com/xylene-p/chronosRV32I.git,2017-03-19 00:52:47+00:00,Pipelined RISC-V Processor,1,xylene-p/chronosRV32I,85441833,Verilog,chronosRV32I,233,2,2023-06-14 19:59:22+00:00,[],None
135,https://github.com/avikbag/OpenSparcFPU.git,2017-02-26 21:14:36+00:00,,0,avikbag/OpenSparcFPU,83241186,Verilog,OpenSparcFPU,522608,2,2022-10-30 18:31:35+00:00,[],None
136,https://github.com/jk2528/ece5745-tut5-asic-tools.git,2017-02-03 21:11:36+00:00,ECE 5745 Tutorial 5: Synopsys ASIC Tools,17,jk2528/ece5745-tut5-asic-tools,80869637,Verilog,ece5745-tut5-asic-tools,7171,2,2022-11-04 15:54:32+00:00,[],None
137,https://github.com/Digilent/Nexys-Video-Keyboard.git,2017-03-09 01:08:40+00:00,,2,Digilent/Nexys-Video-Keyboard,84382194,Verilog,Nexys-Video-Keyboard,19,2,2019-03-12 22:43:19+00:00,[],None
138,https://github.com/fede2cr/fpga_playground.git,2017-02-05 04:11:50+00:00,Ejemplos en Icestudio para aprender sobre FPGAs,0,fede2cr/fpga_playground,80967941,Verilog,fpga_playground,5246,2,2020-09-24 21:44:10+00:00,"['fpga', 'verilog', 'fpgawars', 'icestick', 'icestudio']",None
139,https://github.com/minterm/Nim.git,2017-03-16 02:40:10+00:00,Verilog project for programming a version of the subtraction game on an FPGA,0,minterm/Nim,85144330,Verilog,Nim,22,2,2019-08-24 00:51:36+00:00,[],None
140,https://github.com/etraister/CMPEN417-Lab2.git,2017-02-19 19:40:26+00:00,Complex number multiplier implented in Verilog for FPGAs,1,etraister/CMPEN417-Lab2,82484512,Verilog,CMPEN417-Lab2,2,2,2022-01-14 05:41:48+00:00,[],None
141,https://github.com/leoperezlievano/Modulo-PH-LCD.git,2017-02-12 15:34:52+00:00,Este repositorio esta destinado al proyecto semestral correspondiente a Electrónica Digital II (UNAL),1,leoperezlievano/Modulo-PH-LCD,81736261,Verilog,Modulo-PH-LCD,5585,2,2017-05-05 13:33:24+00:00,[],None
142,https://github.com/oblivioncth/DE0-Verilog-Processor.git,2017-01-25 07:30:59+00:00,"A fully functional 16-bit virtual processor (harvard architecture) created from scratch using Verliog, an Altera DE0, and peripheral board. The processor is paired with 256 KB of RAM and accepts assembly instructions. See the datasheet under ""documentation"" for more information. Developed by Christian Heimlich in Quartus II",1,oblivioncth/DE0-Verilog-Processor,79992736,Verilog,DE0-Verilog-Processor,2643,2,2021-08-11 21:42:28+00:00,[],https://api.github.com/licenses/mit
143,https://github.com/CloudyPadmal/Altera-DE2-115.git,2017-02-13 17:27:48+00:00,Lab exersices for FPGAs ^_^,0,CloudyPadmal/Altera-DE2-115,81851724,Verilog,Altera-DE2-115,22562,2,2024-01-03 08:01:47+00:00,[],None
144,https://github.com/Jcrash29/Microsemi_Training.git,2017-03-09 17:19:11+00:00,3/9/2017 Microsemi training with the SmartFusion2 or IGLOO2,0,Jcrash29/Microsemi_Training,84469249,Verilog,Microsemi_Training,101348,2,2024-02-23 14:09:23+00:00,[],None
145,https://github.com/wanghengquan/repository.git,2017-02-10 07:33:08+00:00,General working repository,0,wanghengquan/repository,81539518,Verilog,repository,44195,2,2021-10-28 07:55:32+00:00,[],None
146,https://github.com/donn/RiscBEE.git,2017-02-11 07:33:45+00:00,A Barry good RV32i Verilog implementation.,1,donn/RiscBEE,81638292,Verilog,RiscBEE,35,2,2021-04-01 09:49:13+00:00,[],https://api.github.com/licenses/mpl-2.0
147,https://github.com/ComputerArchitecture95/CA1.git,2017-03-02 06:12:31+00:00,,1,ComputerArchitecture95/CA1,83641558,Verilog,CA1,18,2,2017-12-26 19:30:59+00:00,[],None
148,https://github.com/zhangfengdegithub/UG1165.git,2017-01-28 12:54:56+00:00,Linux Device Driver for Custom IP with Interrupt running on ZedBoard ,6,zhangfengdegithub/UG1165,80284315,Verilog,UG1165,22783,2,2023-05-21 19:26:20+00:00,"['ug1165', 'zedboard', 'vivado', 'custom-ip', 'petalinux', 'driver']",None
149,https://github.com/jianwei-sun/AXI-Fast-Hartley-Transform.git,2017-04-02 22:35:00+00:00,An FHT core for audio pitch detection,0,jianwei-sun/AXI-Fast-Hartley-Transform,87020582,Verilog,AXI-Fast-Hartley-Transform,48,2,2023-08-18 21:26:57+00:00,[],None
150,https://github.com/mshr-h/motion_estimation_processor_breakingoff.git,2017-02-10 09:28:45+00:00,Breakingoff based Motion Estimation Processor written in Verilog-HDL,1,mshr-h/motion_estimation_processor_breakingoff,81549247,Verilog,motion_estimation_processor_breakingoff,1807,2,2020-11-20 15:20:06+00:00,"['motion-estimation', 'verilog-hdl', 'video-codec', 'video-processing']",https://api.github.com/licenses/mit
151,https://github.com/alvihabib/color-matcher.git,2017-03-18 02:01:36+00:00,"A color-matching memory game in Verilog with state logic, implementing an LCD timer, VGA display, and PS/2 keyboard input for the Altera Cyclone V FPGA",1,alvihabib/color-matcher,85369007,Verilog,color-matcher,8981,2,2022-11-22 17:58:01+00:00,[],None
152,https://github.com/Digilent/Nexys-4-XADC.git,2017-03-10 19:42:21+00:00,,0,Digilent/Nexys-4-XADC,84594860,Verilog,Nexys-4-XADC,14,1,2022-07-09 15:21:17+00:00,[],None
153,https://github.com/vncentwu/Tomasulo-Verilog.git,2017-03-22 02:30:47+00:00,"A Verilog implementation of the Tomasulo algorithm, which allows for out of order execution.",1,vncentwu/Tomasulo-Verilog,85776233,Verilog,Tomasulo-Verilog,6,1,2022-03-16 02:00:59+00:00,[],None
154,https://github.com/chongxi/LLNSP.git,2017-01-31 04:08:08+00:00,Low-latency neural signal processor (LLNSP),1,chongxi/LLNSP,80489893,Verilog,LLNSP,62711,1,2023-11-16 06:16:48+00:00,[],None
155,https://github.com/josenav/UART_VERILOG.git,2017-03-23 03:07:15+00:00,UART protocol for FPGA,1,josenav/UART_VERILOG,85901173,Verilog,UART_VERILOG,5,1,2018-11-10 01:19:05+00:00,[],None
156,https://github.com/abalbanyan/fpga-space-invaders.git,2017-02-28 22:09:13+00:00,Space Invaders written on the Nexys3 FPGA.,1,abalbanyan/fpga-space-invaders,83484246,Verilog,fpga-space-invaders,1813,1,2022-09-11 23:33:45+00:00,[],None
157,https://github.com/yangl235/CannyEdge.git,2017-03-01 00:11:28+00:00,,0,yangl235/CannyEdge,83492227,Verilog,CannyEdge,158,1,2017-05-08 03:40:05+00:00,[],None
158,https://github.com/Rika321/fpgalab_fsm.git,2017-01-31 05:25:13+00:00,Finite State Machine implemented by fpga,0,Rika321/fpgalab_fsm,80494058,Verilog,fpgalab_fsm,781,1,2017-11-08 02:44:46+00:00,[],None
159,https://github.com/silenuszhi/fpgaEx3.git,2017-02-14 06:59:34+00:00,,1,silenuszhi/fpgaEx3,81915424,Verilog,fpgaEx3,9407,1,2022-12-30 15:23:36+00:00,[],None
160,https://github.com/hal00alex/VerilogSample.git,2017-02-01 02:10:50+00:00,Sample of My Verilog used to make modules EE460M,0,hal00alex/VerilogSample,80582133,Verilog,VerilogSample,8,1,2023-03-05 05:08:45+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/bkukanov/Learning-Verilog.git,2017-02-04 13:09:47+00:00,In this repository I'll keep my education scetches ,0,bkukanov/Learning-Verilog,80920060,Verilog,Learning-Verilog,18,1,2020-11-07 16:11:37+00:00,[],None
162,https://github.com/Maxfooo/VerilogTestBenchGeneration.git,2017-03-24 22:24:23+00:00,,0,Maxfooo/VerilogTestBenchGeneration,86115386,Verilog,VerilogTestBenchGeneration,8,1,2017-03-25 04:58:34+00:00,[],None
163,https://github.com/poweihuang17/Bit_Manipulation_RISC_V.git,2017-04-01 08:20:09+00:00,"For Bit manipulation analysis, implementation, and documentation within the workgroup.",0,poweihuang17/Bit_Manipulation_RISC_V,86897159,Verilog,Bit_Manipulation_RISC_V,449,1,2017-05-29 13:15:12+00:00,[],https://api.github.com/licenses/bsd-3-clause
164,https://github.com/cristianvhdl/burning-rubber-fpga.git,2017-04-02 20:39:19+00:00,Nexys 3 Spartan 6 ,0,cristianvhdl/burning-rubber-fpga,87014686,Verilog,burning-rubber-fpga,3,1,2022-08-26 22:51:20+00:00,[],None
165,https://github.com/AnhuarA/MIPS-project.git,2017-02-26 22:38:51+00:00,ECE 425 16-bit pipelined RISC microprocessor,0,AnhuarA/MIPS-project,83245860,Verilog,MIPS-project,303,1,2017-03-08 06:44:03+00:00,[],None
166,https://github.com/timgasser/hwdev.git,2017-02-27 05:11:10+00:00,"Collection of HW designs for MIPS I core, PSX architecture and Digilent Nexys",0,timgasser/hwdev,83270534,Verilog,hwdev,1571,1,2022-07-24 19:27:38+00:00,[],https://api.github.com/licenses/mit
167,https://github.com/dananjayamahesh/netwalk-hw.git,2017-03-20 10:21:31+00:00,Netwalk is a High Performance Data Plane Novel Flow Matching Architecture,0,dananjayamahesh/netwalk-hw,85563216,Verilog,netwalk-hw,41,1,2022-08-17 19:14:44+00:00,[],None
168,https://github.com/haveidea/public.git,2017-03-21 16:09:34+00:00,,0,haveidea/public,85724781,Verilog,public,880,1,2020-02-24 11:01:14+00:00,[],None
169,https://github.com/A00885419/NESSOC.git,2017-03-24 17:44:16+00:00,,0,A00885419/NESSOC,86095348,Verilog,NESSOC,2493,1,2023-02-01 02:10:00+00:00,"['nes', 'nintendo', 'systemverilog', 'emulator']",None
170,https://github.com/javatai/cu-hw-gps.git,2017-02-20 03:54:57+00:00,Automatically exported from code.google.com/p/cu-hw-gps,0,javatai/cu-hw-gps,82514735,Verilog,cu-hw-gps,1280,1,2022-07-06 05:16:19+00:00,[],None
171,https://github.com/bntmorgan/wb-csr-aes-ctr-256.git,2017-03-06 11:06:17+00:00,AES 256 in counter mode crypto core for Milkymist based SoCs,1,bntmorgan/wb-csr-aes-ctr-256,84063577,Verilog,wb-csr-aes-ctr-256,15,1,2022-03-02 14:08:23+00:00,[],
172,https://github.com/kei-bility/verilog-slot.git,2017-01-27 00:22:34+00:00,Slot machine game on FPGA board,0,kei-bility/verilog-slot,80168881,Verilog,verilog-slot,3906,1,2022-04-06 15:14:23+00:00,[],None
173,https://github.com/jfdawson20/sims.git,2017-02-21 23:06:16+00:00,,0,jfdawson20/sims,82736364,Verilog,sims,14395,1,2017-11-10 05:41:14+00:00,[],None
174,https://github.com/chan-henry/mips.git,2017-03-09 03:39:58+00:00,University MIPS 5-stage pipelined processor.,0,chan-henry/mips,84394771,Verilog,mips,5,1,2022-11-06 14:44:04+00:00,[],None
175,https://github.com/aliabd11/258-encryption-project.git,2017-03-18 21:22:55+00:00,A project for CSC258; a device that encrypts keys and provides the user with output.,0,aliabd11/258-encryption-project,85432883,Verilog,258-encryption-project,221,1,2019-10-14 23:36:55+00:00,[],None
176,https://github.com/nalexopo/4-BCD-to-4-digit-7-seg-led-driver.git,2017-04-04 23:35:04+00:00,Title is self explenatory. just a driver for 4 BCD digits to a 4-digit-7-segment display. Tested on Spartan 6 Xilinx Mojo Development Board. ,0,nalexopo/4-BCD-to-4-digit-7-seg-led-driver,87244995,Verilog,4-BCD-to-4-digit-7-seg-led-driver,2,1,2022-04-02 23:19:04+00:00,[],None
177,https://github.com/Yachter/Avalon-ST_capture.git,2017-03-29 12:13:03+00:00,Initial load (QSYS  has тщт-solved problem with SGDMA 24/32bit  conversion),1,Yachter/Avalon-ST_capture,86578057,Verilog,Avalon-ST_capture,6923,1,2021-06-16 06:47:59+00:00,[],None
178,https://github.com/MostafaOkasha/Machine_Code_Stepper_Motor.git,2017-03-31 03:28:18+00:00,Control a stepper motor by converting assembly code to machine code using the ROM on an ALTERA DE2 Discovery Board,0,MostafaOkasha/Machine_Code_Stepper_Motor,86774068,Verilog,Machine_Code_Stepper_Motor,12,1,2021-02-09 05:21:39+00:00,[],None
179,https://github.com/YorkHe/MIPS_FPGA_on_Sword_v1.git,2017-03-27 06:12:05+00:00,MIPS_FPGA相关的源码在ZJU_Sword平台，第一版本上面的实现。,0,YorkHe/MIPS_FPGA_on_Sword_v1,86297716,Verilog,MIPS_FPGA_on_Sword_v1,610,1,2020-03-04 02:51:39+00:00,[],None
180,https://github.com/CoryJonet/Verilog_Exercises.git,2017-01-26 17:10:19+00:00,"Verilog & Assembly Exercises that delves into: Multiplexers, Adders, Sequence detection, Registers, Saturating Counter, FIFO, and various Assembly exercises",0,CoryJonet/Verilog_Exercises,80135655,Verilog,Verilog_Exercises,2001,1,2018-03-29 05:15:17+00:00,[],None
181,https://github.com/aakashmhankale/Digital-Clock.git,2017-02-24 03:52:48+00:00,"Implemented the digital clock that displays time in hours, minutes and seconds blinks in between the hour and minute display. The objective of project is to implement all the basic functions of the digital clock which we find in our daily life routine. The features like 24 hour display, clock, clock setting, alarm setting, alarm alert indicator.",0,aakashmhankale/Digital-Clock,82998984,Verilog,Digital-Clock,189,1,2021-05-13 22:30:01+00:00,[],None
182,https://github.com/tj273/ece5760.git,2017-02-27 02:06:45+00:00,microcontroller/FPGA DE1-SoC,1,tj273/ece5760,83258125,Verilog,ece5760,109614,1,2018-06-26 10:30:29+00:00,[],None
183,https://github.com/ramiabr/8x8-Switch-using-System-Verilog.git,2017-03-30 18:49:39+00:00,,0,ramiabr/8x8-Switch-using-System-Verilog,86737384,Verilog,8x8-Switch-using-System-Verilog,11,1,2019-12-31 01:02:43+00:00,[],None
184,https://github.com/foureyedengineer/Advanced-digital-clock.git,2017-02-01 02:11:33+00:00,A 12- and 24-hour clock,0,foureyedengineer/Advanced-digital-clock,80582175,Verilog,Advanced-digital-clock,187,1,2020-04-25 21:11:23+00:00,[],None
185,https://github.com/KiranVishal/ApproximateComputing-Verilog.git,2017-02-01 01:42:29+00:00,Approximate Computing Multi-Cycle CPU Using Verilog ,3,KiranVishal/ApproximateComputing-Verilog,80580445,Verilog,ApproximateComputing-Verilog,42442,1,2017-03-07 04:16:42+00:00,[],None
186,https://github.com/hgarrereyn/MiniBit-Verilog.git,2017-02-03 01:41:05+00:00,A verilog simulation of my homebrew CPU -- the MiniBit computer.,1,hgarrereyn/MiniBit-Verilog,80787221,Verilog,MiniBit-Verilog,11,1,2022-10-13 12:05:31+00:00,"['verilog', 'homebrew', 'assembly-language']",None
187,https://github.com/John-JT/Proyecto-1-Grupo-4.git,2017-03-02 16:17:55+00:00,Codigo Proyecto 1,0,John-JT/Proyecto-1-Grupo-4,83698586,Verilog,Proyecto-1-Grupo-4,13,1,2017-03-11 16:13:30+00:00,[],None
188,https://github.com/geova-25/Image-Filter-FPGA-.git,2017-03-12 20:41:24+00:00,,0,geova-25/Image-Filter-FPGA-,84755933,Verilog,Image-Filter-FPGA-,172,1,2022-04-27 19:43:27+00:00,[],None
189,https://github.com/thom4354/FPGA_table_tennis.git,2017-02-13 19:41:55+00:00,"The classic game of Pong, implemented on a Xilinx XC3S50A FPGA.  Uses N64 controllers for input and VGA for video output.",0,thom4354/FPGA_table_tennis,81863789,Verilog,FPGA_table_tennis,4,1,2023-10-10 17:27:31+00:00,[],None
190,https://github.com/infiniteNOP/nopCPU_classic.git,2017-02-10 16:17:37+00:00,Original nopCPU,1,infiniteNOP/nopCPU_classic,81582723,Verilog,nopCPU_classic,10,1,2022-06-06 08:38:12+00:00,"['cpu', 'verilog', '8bit']",https://api.github.com/licenses/lgpl-3.0
191,https://github.com/diantaowang/mini-PhoenixI.git,2017-03-01 14:03:02+00:00,MIPS32  Processor  Five-stage-pipeline  Verilog,1,diantaowang/mini-PhoenixI,83560860,Verilog,mini-PhoenixI,15,1,2017-11-24 12:27:37+00:00,[],None
192,https://github.com/Stenwulf/ecec475.git,2017-03-06 07:44:36+00:00,,0,Stenwulf/ecec475,84044426,Verilog,ecec475,186265,1,2019-07-11 19:37:51+00:00,[],None
193,https://github.com/sharma7/ElevatorProject.git,2017-03-06 22:08:36+00:00,Repo for the Elevator Project ,1,sharma7/ElevatorProject,84125980,Verilog,ElevatorProject,48,1,2018-03-08 14:50:22+00:00,[],None
194,https://github.com/mriosrivas/verilog_basics.git,2017-01-25 17:42:11+00:00,,0,mriosrivas/verilog_basics,80039510,Verilog,verilog_basics,24,1,2022-03-24 23:01:55+00:00,['boolean'],https://api.github.com/licenses/apache-2.0
195,https://github.com/mubaarik/6.111_project.git,2017-02-09 02:02:02+00:00,,0,mubaarik/6.111_project,81397317,Verilog,6.111_project,37705,1,2019-08-27 21:52:56+00:00,"['fgpa', 'verilog', 'fpga-programming', 'digital-range-shooting-game']",None
196,https://github.com/cryptocactus/EllipticCurveProcessor.git,2017-04-03 15:24:24+00:00,Verilog code for an Elliptic Curve Processor.,2,cryptocactus/EllipticCurveProcessor,87089365,Verilog,EllipticCurveProcessor,115,1,2022-05-04 11:54:36+00:00,[],None
197,https://github.com/NDNF0808/AZprocessor.git,2017-02-27 07:00:46+00:00,,1,NDNF0808/AZprocessor,83278840,Verilog,AZprocessor,7,1,2018-05-09 08:41:10+00:00,[],None
198,https://github.com/prat-degwekar/verilog.git,2017-02-25 10:49:12+00:00,Verilog HDL codes,0,prat-degwekar/verilog,83125223,Verilog,verilog,9,1,2020-02-07 11:06:29+00:00,[],None
199,https://github.com/vithursant/FiniteField-Division.git,2017-03-04 00:33:57+00:00,,0,vithursant/FiniteField-Division,83853663,Verilog,FiniteField-Division,2,1,2019-01-10 18:39:00+00:00,"['verilog', 'finite-fields', 'euclidean', 'polynomial-division', 'fpga']",None
200,https://github.com/dresvit/MulticycleCPU.git,2017-02-16 15:56:07+00:00,A Multicycle MIPS CPU written in Verilog,0,dresvit/MulticycleCPU,82198046,Verilog,MulticycleCPU,18,1,2019-05-11 06:47:09+00:00,[],None
201,https://github.com/tmatos/rgp16.git,2017-02-20 19:43:31+00:00,16 bit RISC processor,0,tmatos/rgp16,82595533,Verilog,rgp16,206,1,2024-01-03 04:02:58+00:00,[],None
202,https://github.com/RickWei/mips_cpu.git,2017-03-04 14:49:43+00:00,Five-stage pipeline mips cpu with interrupts and predictor,0,RickWei/mips_cpu,83900623,Verilog,mips_cpu,18,1,2018-08-06 03:28:15+00:00,[],None
203,https://github.com/aakashmhankale/Complex-Arithmetic-Logic-Unit-in-Verilog.git,2017-02-24 03:58:44+00:00,Basic Arithmetic functions and used carry look ahead for addition and booth’s algorithm for multiplication programmed using Verilog HDL with Test bench.,0,aakashmhankale/Complex-Arithmetic-Logic-Unit-in-Verilog,82999379,Verilog,Complex-Arithmetic-Logic-Unit-in-Verilog,126,1,2021-05-13 22:29:26+00:00,[],None
204,https://github.com/alisye/Wack-A-Mole.git,2017-03-08 21:27:54+00:00,CSC258 Project,0,alisye/Wack-A-Mole,84367810,Verilog,Wack-A-Mole,99,1,2017-03-15 00:56:03+00:00,[],None
205,https://github.com/sam-falvo/xst.git,2017-03-26 21:47:39+00:00,Experimental Serial Transmitter,0,sam-falvo/xst,86267182,Verilog,xst,52,1,2017-03-29 16:36:32+00:00,[],https://api.github.com/licenses/mpl-2.0
206,https://github.com/Digilent/Genesys-2-Keyboard.git,2017-03-20 16:05:20+00:00,,1,Digilent/Genesys-2-Keyboard,85597835,Verilog,Genesys-2-Keyboard,16,1,2023-05-22 14:40:10+00:00,[],None
207,https://github.com/ukorat/Givens-CORDIC-QR.git,2017-03-29 05:23:10+00:00,,0,ukorat/Givens-CORDIC-QR,86541458,Verilog,Givens-CORDIC-QR,17,1,2021-05-27 07:55:58+00:00,[],https://api.github.com/licenses/gpl-3.0
208,https://github.com/ISKU/System-on-Chip-Design.git,2017-03-29 05:08:41+00:00,System-on-Chip Design,2,ISKU/System-on-Chip-Design,86540631,Verilog,System-on-Chip-Design,70,1,2020-04-10 06:18:44+00:00,[],https://api.github.com/licenses/mit
209,https://github.com/hbwangjinwu/ir_receive_interrupt.git,2017-02-08 04:51:52+00:00,a custom soft IP in FPGA partion to interrupt the HPS  with a custom driver,0,hbwangjinwu/ir_receive_interrupt,81288819,Verilog,ir_receive_interrupt,188,1,2022-02-13 10:27:57+00:00,[],None
210,https://github.com/vinamarora8/FPGA-LCD.git,2017-03-15 08:46:12+00:00,Contains code required to initialize and run the LCD on an FPGA,2,vinamarora8/FPGA-LCD,85049374,Verilog,FPGA-LCD,3,1,2017-05-03 11:21:20+00:00,[],None
211,https://github.com/oblivioncth/Pong-DE0.git,2017-01-25 21:09:49+00:00,Recreation of the classic Pong using a DE0 and Verilog. Functions on a breadboard with up and down inputs for two players and a 8x16 LED matrix. Developed by Christian Heimlich & Traz Daczkowski in Quartus II,0,oblivioncth/Pong-DE0,80058201,Verilog,Pong-DE0,55,1,2018-02-03 17:06:57+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/hvt1244/Sequential-and-Array-Multipliers.git,2017-02-11 19:18:54+00:00,,1,hvt1244/Sequential-and-Array-Multipliers,81676038,Verilog,Sequential-and-Array-Multipliers,1439,1,2021-08-27 06:12:19+00:00,[],None
213,https://github.com/XXXXXXXXXIII/CSC258-Project.git,2017-03-20 22:31:47+00:00,,3,XXXXXXXXXIII/CSC258-Project,85633772,Verilog,CSC258-Project,815,1,2018-11-01 20:59:35+00:00,[],None
214,https://github.com/solesnyckyj/422project.git,2017-02-20 19:42:33+00:00,Whack a Mole Microcontroller design,0,solesnyckyj/422project,82595452,Verilog,422project,1365,1,2024-01-07 11:00:06+00:00,[],None
215,https://github.com/ErwinM/playground.git,2017-03-14 19:55:15+00:00,DME verilog implementation,0,ErwinM/playground,84991215,Verilog,playground,1608,1,2021-09-21 05:00:07+00:00,[],None
216,https://github.com/sgeddy/SimpleCPUSimulation.git,2017-03-19 18:47:58+00:00,"This is a simple CPU Simulation written in Verilog for my course, Design of Complex Digital Systems, ECE 310, at NCSU.",0,sgeddy/SimpleCPUSimulation,85500185,Verilog,SimpleCPUSimulation,93,1,2021-05-13 22:54:37+00:00,[],None
217,https://github.com/devenderdx/16-bit-microprocessor.git,2017-03-24 18:26:22+00:00,RISC stored program machine,0,devenderdx/16-bit-microprocessor,86098851,Verilog,16-bit-microprocessor,8,1,2019-01-14 09:17:05+00:00,[],None
218,https://github.com/zhelnio/ahb_lite_eic.git,2017-03-11 13:52:38+00:00,external interrupt controller for MIPSfpga+ system,1,zhelnio/ahb_lite_eic,84653396,Verilog,ahb_lite_eic,702,1,2021-05-16 22:24:27+00:00,[],https://api.github.com/licenses/mit
219,https://github.com/kmd178/Embedded_Systems_lab1_GRAY.git,2017-02-23 11:52:11+00:00,Functional simulation and implementation of a GRAY counter in Verilog using the Xilinx Vivado toolset and testing the design on the Zynq-7000 Zedboard digital system development platform.,0,kmd178/Embedded_Systems_lab1_GRAY,82922586,Verilog,Embedded_Systems_lab1_GRAY,66,1,2018-11-02 22:10:38+00:00,[],None
220,https://github.com/waqarnabi/tybec.git,2017-02-06 13:50:23+00:00,Back-end for the TyTra flow,0,waqarnabi/tybec,81091795,Verilog,tybec,16088,1,2021-12-09 13:11:07+00:00,[],https://api.github.com/licenses/mit
221,https://github.com/shohei/leib-pulser.git,2017-04-03 04:50:59+00:00,Offload pulse generator for FPGA stepper drive system,0,shohei/leib-pulser,87039089,Verilog,leib-pulser,370,1,2022-06-10 02:07:33+00:00,[],None
222,https://github.com/ipburbank/Raster-Laser-Projector.git,2017-01-27 21:17:47+00:00,,1,ipburbank/Raster-Laser-Projector,80246680,Verilog,Raster-Laser-Projector,1227,1,2019-03-29 08:13:54+00:00,[],https://api.github.com/licenses/gpl-3.0
223,https://github.com/Ryuuba/Superscalar.git,2017-02-15 20:11:55+00:00,A ASIC superscalar processor,1,Ryuuba/Superscalar,82101967,Verilog,Superscalar,61,1,2018-04-29 03:12:22+00:00,[],None
224,https://github.com/ayushagrawal/superscalarProcessor.git,2017-03-06 15:26:46+00:00,Semester 6 Advanced Processor Design Project 1,1,ayushagrawal/superscalarProcessor,84089090,Verilog,superscalarProcessor,643,1,2018-04-29 03:13:05+00:00,[],None
225,https://github.com/kwakobo/fpga-tetris.git,2017-03-22 05:45:30+00:00,Tetris implementation in verilog for the Nexys2 FPGA board,1,kwakobo/fpga-tetris,85789698,Verilog,fpga-tetris,10,1,2020-12-07 23:47:57+00:00,[],None
226,https://github.com/Llcoolsouder/Comp-Arch-Processor.git,2017-02-09 00:20:12+00:00,,0,Llcoolsouder/Comp-Arch-Processor,81390440,Verilog,Comp-Arch-Processor,80157,1,2019-06-14 16:38:03+00:00,[],None
227,https://github.com/juanmard/msc-4.git,2017-02-16 06:58:44+00:00,,0,juanmard/msc-4,82149900,Verilog,msc-4,177,1,2020-07-30 23:09:15+00:00,[],None
228,https://github.com/Octopus-Orz/Gaussian-Noise-Generator.git,2017-01-31 03:44:07+00:00,This includes matlab model and RTL model(verification not finished).,1,Octopus-Orz/Gaussian-Noise-Generator,80488775,Verilog,Gaussian-Noise-Generator,486,1,2022-01-28 20:51:34+00:00,[],None
229,https://github.com/psubnwell/nctu-co-2015.git,2017-02-22 09:35:20+00:00,"Computer Organization 2015 / Kai­-Chiang Wu, NCTU",0,psubnwell/nctu-co-2015,82786695,Verilog,nctu-co-2015,1798,1,2017-05-21 15:37:40+00:00,[],None
230,https://github.com/rauhul/ece385.git,2017-02-24 02:28:45+00:00,Digital Systems Laboratory UIUC FA 2016,0,rauhul/ece385,82992671,Verilog,ece385,58236,1,2023-02-16 17:56:08+00:00,"['verilog', 'systemverilog', 'quartus-prime', 'altera', 'fpga']",None
231,https://github.com/nareshbattula/249CNN.git,2017-03-18 07:05:25+00:00,,0,nareshbattula/249CNN,85382517,Verilog,249CNN,3,1,2021-02-21 09:17:28+00:00,[],None
232,https://github.com/NielsPirotte/Project_FPGA_soclab.git,2017-03-29 21:31:36+00:00,Console design with a FPGA,0,NielsPirotte/Project_FPGA_soclab,86631293,Verilog,Project_FPGA_soclab,3075,1,2022-06-22 19:50:44+00:00,[],None
233,https://github.com/neeilan/32Straight.git,2017-03-29 14:44:20+00:00,Simon-like game in Verilog,0,neeilan/32Straight,86594073,Verilog,32Straight,12,1,2023-08-20 20:03:07+00:00,"['verilog', 'simon', 'game']",None
234,https://github.com/MihirShah10/Superscalar-Processor-Using-Tomasulo-s-Algorithm.git,2017-02-20 02:12:14+00:00,In this Research Project an approach to modify the existing Tomasulo’s Algorithm by combining it with Superscalar Instruction Dispatching techniques and to compare the Performance of the proposed design with existing Tomasulo’s Algorithm which issues one instruction per cycle as well as an In-order Processor which consists of a Single ALU Unit and performs issuing and executing of instructions in-order.,1,MihirShah10/Superscalar-Processor-Using-Tomasulo-s-Algorithm,82506936,Verilog,Superscalar-Processor-Using-Tomasulo-s-Algorithm,2050,1,2024-03-21 23:53:33+00:00,[],None
235,https://github.com/FCOS/Verilog.git,2017-03-13 11:12:07+00:00,Collection of Verilog modules,0,FCOS/Verilog,84817410,Verilog,Verilog,15,1,2017-10-31 11:14:57+00:00,[],None
236,https://github.com/FanZhangatChina/srugit.git,2017-03-30 03:32:06+00:00,,0,FanZhangatChina/srugit,86655079,Verilog,srugit,466,1,2022-10-19 23:29:32+00:00,[],None
237,https://github.com/sg773/16-16-Switch.git,2017-04-01 18:33:31+00:00,The modules have been written in verilog and they implement a 16x16 Crosspoint switch ,1,sg773/16-16-Switch,86934074,Verilog,16-16-Switch,2,1,2019-12-31 01:03:10+00:00,[],None
238,https://github.com/skillingt/EECE3324.git,2017-03-03 20:45:48+00:00,"Verilog pertaining to EECE3324, Computer Architecture, at Northeastern University, Fall 2016",0,skillingt/EECE3324,83839694,Verilog,EECE3324,602,1,2023-05-23 14:10:21+00:00,[],None
239,https://github.com/haddock-island/mini-stereo-digital-audio-processor.git,2017-03-24 19:13:22+00:00,ASIC design of audio processor,0,haddock-island/mini-stereo-digital-audio-processor,86102655,Verilog,mini-stereo-digital-audio-processor,14,1,2022-06-16 04:21:59+00:00,[],None
240,https://github.com/dnc1994/Pipelined-MIPS-CPU.git,2017-03-20 14:01:35+00:00,Project for Computer Architecture course @ NTHU (Spring 2016).,0,dnc1994/Pipelined-MIPS-CPU,85583667,Verilog,Pipelined-MIPS-CPU,751,1,2019-06-06 08:24:35+00:00,[],None
241,https://github.com/buaabai/AZprocesser.git,2017-03-25 17:00:53+00:00,,1,buaabai/AZprocesser,86173687,Verilog,AZprocesser,91,1,2018-11-10 08:41:35+00:00,[],None
242,https://github.com/codespert/FIR-Filter-using-Precomputation-Block.git,2017-03-26 04:37:44+00:00,"Replaced the Multiplier block in FIR filter with a precomputation block so as to reduce the computational time, the project was implemented using Verilog HDL and simulated in Xilinx Vivado tool",0,codespert/FIR-Filter-using-Precomputation-Block,86207758,Verilog,FIR-Filter-using-Precomputation-Block,2,1,2023-10-24 03:30:59+00:00,[],None
243,https://github.com/tvlenin/Crazy-Elevator.git,2017-03-15 02:00:34+00:00,,0,tvlenin/Crazy-Elevator,85017268,Verilog,Crazy-Elevator,27,1,2022-05-13 09:24:04+00:00,"['fpga', 'verilog', 'fsm']",None
244,https://github.com/shyamal-anadkat/ComputerArchitecture.git,2017-01-27 02:45:43+00:00,,0,shyamal-anadkat/ComputerArchitecture,80176260,Verilog,ComputerArchitecture,19393,1,2017-05-12 19:05:20+00:00,[],None
245,https://github.com/ym31433/CORDIC-SVD-microprocessor.git,2017-02-06 02:55:30+00:00,Designed a digital signal processor supporting Singular Value Decomposition through CORDIC rotation,2,ym31433/CORDIC-SVD-microprocessor,81041816,Verilog,CORDIC-SVD-microprocessor,7,1,2019-10-17 13:24:47+00:00,[],None
246,https://github.com/infiniteNOP/nopCPU.git,2017-02-10 16:24:27+00:00,Improved version of the original nopCPU (WIP),0,infiniteNOP/nopCPU,81583395,Verilog,nopCPU,9,1,2023-09-07 05:40:29+00:00,"['cpu', 'verilog', '8bit']",https://api.github.com/licenses/lgpl-3.0
247,https://github.com/Aldiom/fpga-motion-segmentation.git,2017-02-22 19:17:48+00:00,,0,Aldiom/fpga-motion-segmentation,82843255,Verilog,fpga-motion-segmentation,12398,1,2018-09-26 05:33:33+00:00,[],None
248,https://github.com/amerisrudland/miniSRC.git,2017-02-08 22:35:54+00:00,,0,amerisrudland/miniSRC,81383296,Verilog,miniSRC,47,1,2017-02-13 16:13:52+00:00,[],None
249,https://github.com/elbehery95/i2c_draft_gsoc.git,2017-03-10 00:02:30+00:00,"A simple low power I2c slave, this is just a prototype",0,elbehery95/i2c_draft_gsoc,84500285,Verilog,i2c_draft_gsoc,3422,1,2023-07-07 08:29:49+00:00,[],https://api.github.com/licenses/mit
250,https://github.com/YoGiJY/SoftCast.git,2017-03-04 03:04:54+00:00,伪模拟无线视频传输，在传统的SoftCast上对系统进行了一些性能优化，这里有仿真实现以及硬件代码的实现。由于系统实现是一个团队项目，这里将一些我做的东西放上去。,0,YoGiJY/SoftCast,83860833,Verilog,SoftCast,2760,1,2021-07-14 12:53:40+00:00,[],None
251,https://github.com/silent-observer/RCPU.git,2017-03-04 14:38:31+00:00,"16-bit CPU, made just for fun",1,silent-observer/RCPU,83899885,Verilog,RCPU,247,1,2018-08-27 16:38:09+00:00,"['cpu', 'verilog', '16-bit-cpu']",https://api.github.com/licenses/mit
252,https://github.com/MahmoodMahmood/VerilogPianoTiles.git,2017-01-27 00:55:11+00:00,This is my final project for ECE241 project at the university of Toronto. The project was written for the DE1SoC board.,0,MahmoodMahmood/VerilogPianoTiles,80170746,Verilog,VerilogPianoTiles,14469,1,2017-11-26 12:53:21+00:00,[],None
253,https://github.com/MertTens/SheetMusicMaker.git,2017-01-31 03:54:01+00:00,Sing a tune and the sheet music for that tune will be displayed on the screen. You can loop the tune back to you.,0,MertTens/SheetMusicMaker,80489242,Verilog,SheetMusicMaker,13456,1,2023-10-31 23:48:03+00:00,[],None
254,https://github.com/yjlcoder/MipsCPU.git,2017-01-31 10:31:08+00:00,"A MipsCPU, implemented on Xilinx Nexys 3 ",0,yjlcoder/MipsCPU,80510879,Verilog,MipsCPU,552,1,2019-06-23 13:25:10+00:00,[],https://api.github.com/licenses/mit
255,https://github.com/rsrisaikumar/quad-core-processor-in-Verilog.git,2017-04-02 03:31:27+00:00,Pipelined Quad Core processor using Verilog HDL,0,rsrisaikumar/quad-core-processor-in-Verilog,86960387,Verilog,quad-core-processor-in-Verilog,26,1,2019-09-05 23:45:11+00:00,[],None
256,https://github.com/burkeg/VerilogParser.git,2017-03-31 06:42:33+00:00,A tool for parsing verilog netlists into a data structures which can be used for any purpoe,0,burkeg/VerilogParser,86786895,Verilog,VerilogParser,6,1,2023-03-05 16:22:13+00:00,[],None
257,https://github.com/ddddxxx/MIPS_CPU.git,2017-02-16 07:47:23+00:00,A MIPS architecture CPU with 5 pipeline stages,0,ddddxxx/MIPS_CPU,82154010,Verilog,MIPS_CPU,4611,1,2023-01-28 21:22:14+00:00,[],None
258,https://github.com/BeverlyAb/FPGA_Design.git,2017-02-01 01:10:39+00:00,"These are projects written in Verilog, which are implemented onto the Spartan3, FPGA.",0,BeverlyAb/FPGA_Design,80578697,Verilog,FPGA_Design,1816,1,2020-09-29 00:02:49+00:00,[],None
259,https://github.com/hidrogencloride/verilog-memoryBlockSimulator.git,2017-03-24 21:56:15+00:00,"Here is my solution for the simulation of memory blocks on a FIFO-based model, using ISE: CORE Generator (Xilinx).",0,hidrogencloride/verilog-memoryBlockSimulator,86113715,Verilog,verilog-memoryBlockSimulator,3,1,2022-06-21 20:45:29+00:00,[],None
260,https://github.com/gevajon/Ex2Verilog.git,2017-03-29 09:10:34+00:00,"Mux by generate, Registers, Fibonacci, ALU",0,gevajon/Ex2Verilog,86561542,Verilog,Ex2Verilog,2,1,2022-08-30 12:20:22+00:00,[],None
261,https://github.com/cyrilhuang/Verilog-CPU.git,2017-03-24 03:10:26+00:00,"In this project, simple CPU are implemented in verilog. To be specific, project 5 is for single cycle CPU, project 6 is for pipeline CPU.",0,cyrilhuang/Verilog-CPU,86021929,Verilog,Verilog-CPU,371,1,2020-03-28 14:19:14+00:00,[],None
262,https://github.com/Laufiso2000/Senior-Project-.git,2017-03-23 20:29:05+00:00,,0,Laufiso2000/Senior-Project-,85994503,Verilog,Senior-Project-,24,0,2018-05-20 18:45:33+00:00,[],https://api.github.com/licenses/gpl-3.0
263,https://github.com/chanhan2/CSCB58_Project.git,2017-03-29 18:29:36+00:00,Painting With DE2 Using Verilog,0,chanhan2/CSCB58_Project,86616130,Verilog,CSCB58_Project,4098,0,2017-03-29 19:21:25+00:00,[],None
264,https://github.com/s3nu/Verilog-Design.git,2017-03-31 11:47:29+00:00,Verilog Design In Vivado HLS using Xilinx FPGA,0,s3nu/Verilog-Design,86813442,Verilog,Verilog-Design,3378,0,2017-12-07 06:07:43+00:00,[],None
265,https://github.com/ChaidoLouka/lab05_starter.git,2017-03-29 22:08:02+00:00,,0,ChaidoLouka/lab05_starter,86633792,Verilog,lab05_starter,230,0,2018-02-06 10:09:12+00:00,[],None
266,https://github.com/ramiabr/Prime-Number-checker-using-Verilog.git,2017-03-30 18:42:16+00:00,,0,ramiabr/Prime-Number-checker-using-Verilog,86736699,Verilog,Prime-Number-checker-using-Verilog,81,0,2017-03-30 18:46:00+00:00,[],None
267,https://github.com/piperj3/MOJO-FPGA.git,2017-02-13 22:03:59+00:00,Complementary codes for the mojo fpga ,0,piperj3/MOJO-FPGA,81876711,Verilog,MOJO-FPGA,18,0,2017-02-13 22:04:28+00:00,[],None
268,https://github.com/rodrigovalle/m152a.git,2017-02-13 23:20:04+00:00,,0,rodrigovalle/m152a,81882126,Verilog,m152a,13673,0,2017-02-13 23:25:16+00:00,[],None
269,https://github.com/ganyuhuoguang/scan.git,2017-02-17 15:35:58+00:00,,0,ganyuhuoguang/scan,82311121,Verilog,scan,0,0,2017-02-18 04:40:21+00:00,[],None
270,https://github.com/alu0100908480/Disenio-de-procesadores.git,2017-02-20 23:02:37+00:00,"Este repositorio de código ha sido creado para almacenar todos los códigos de las prácticas de la asignatura ""Diseño de Procesadores"".",0,alu0100908480/Disenio-de-procesadores,82611706,Verilog,Disenio-de-procesadores,6,0,2017-02-20 23:06:19+00:00,[],None
271,https://github.com/slenius/ee271_project.git,2017-02-20 20:12:15+00:00,,1,slenius/ee271_project,82598175,Verilog,ee271_project,53430,0,2017-03-03 06:49:59+00:00,[],None
272,https://github.com/AntoineZen/LPSC.git,2017-02-21 18:06:20+00:00,,1,AntoineZen/LPSC,82711199,Verilog,LPSC,3724,0,2017-05-02 18:04:16+00:00,[],None
273,https://github.com/andrewholler/Movie_Ad_Selector.git,2017-02-08 16:44:46+00:00,Verilog code for selecting which movie to Advertise,0,andrewholler/Movie_Ad_Selector,81352013,Verilog,Movie_Ad_Selector,4,0,2017-02-08 16:46:55+00:00,[],None
274,https://github.com/trentsmith/microcontroller.git,2017-02-20 06:41:42+00:00,,0,trentsmith/microcontroller,82525400,Verilog,microcontroller,9,0,2017-02-20 06:42:20+00:00,[],None
275,https://github.com/jsnowboard/ee460M.git,2017-02-23 00:51:50+00:00,,0,jsnowboard/ee460M,82867923,Verilog,ee460M,8832,0,2023-01-28 16:02:21+00:00,[],None
276,https://github.com/TimofonicJunkRoom/pentevo.git,2017-02-23 00:15:22+00:00,Automatically exported from code.google.com/p/pentevo,0,TimofonicJunkRoom/pentevo,82865665,Verilog,pentevo,86156,0,2020-02-04 07:06:14+00:00,[],None
277,https://github.com/yujungchen/adder.git,2017-03-26 07:33:31+00:00,Some RTL (Verilog) implementations for basic arithmetic,0,yujungchen/adder,86215592,Verilog,adder,8,0,2017-03-29 14:57:07+00:00,[],None
278,https://github.com/ashu13031996/-map_decoder.git,2017-03-26 18:36:24+00:00,Maximum-a -posteriori decoding algorithm ,0,ashu13031996/-map_decoder,86255643,Verilog,-map_decoder,10,0,2017-04-03 11:44:47+00:00,[],None
279,https://github.com/tahsinkose/Verilog.git,2017-03-21 21:37:00+00:00,Source codes written in Logic Design course. Loaded and run on FPGA boards.,0,tahsinkose/Verilog,85756050,Verilog,Verilog,8,0,2017-03-21 21:41:41+00:00,[],None
280,https://github.com/cy-b/DotRunner.git,2017-03-30 04:22:54+00:00,CSCB58 Project,1,cy-b/DotRunner,86658573,Verilog,DotRunner,24,0,2018-09-30 15:08:47+00:00,[],https://api.github.com/licenses/gpl-3.0
281,https://github.com/SiebertBrandon/Computer-Engineering-Verilog.git,2017-02-02 08:52:26+00:00,Home for my Verilog labs,0,SiebertBrandon/Computer-Engineering-Verilog,80708131,Verilog,Computer-Engineering-Verilog,1575,0,2019-10-29 01:35:57+00:00,"['verilog', 'legv8-arm']",None
282,https://github.com/yvonneW104/Pokemon.git,2017-02-02 20:26:21+00:00,,0,yvonneW104/Pokemon,80765504,Verilog,Pokemon,23,0,2017-04-06 22:33:56+00:00,[],None
283,https://github.com/finbar-crago/Verilog-SHA256.git,2017-01-30 13:34:17+00:00,,1,finbar-crago/Verilog-SHA256,80424153,Verilog,Verilog-SHA256,17,0,2017-02-03 08:37:14+00:00,[],None
284,https://github.com/DhananjayKittur/bitcoin.git,2017-03-06 16:23:54+00:00,,0,DhananjayKittur/bitcoin,84094923,Verilog,bitcoin,1,0,2017-03-06 16:24:52+00:00,[],None
285,https://github.com/attenton/Cpu_verilog.git,2017-03-06 14:00:46+00:00,course project,0,attenton/Cpu_verilog,84079749,Verilog,Cpu_verilog,10,0,2017-03-06 14:03:45+00:00,[],None
286,https://github.com/mkong8/robot_controls.git,2017-03-14 16:54:16+00:00,Combination circuit design for linking sensor to wheels.,0,mkong8/robot_controls,84974715,Verilog,robot_controls,7,0,2017-11-16 18:23:56+00:00,[],None
287,https://github.com/cty002718/ComputerOrganization.git,2017-03-15 08:43:36+00:00,This repository contains the course of ComputerOrganization's HW,0,cty002718/ComputerOrganization,85049125,Verilog,ComputerOrganization,3,0,2017-04-12 08:40:39+00:00,[],None
288,https://github.com/trichimtrich/LoginCircuit.git,2017-01-25 06:51:15+00:00,"login circuit (with counter & admin) written in verilog, run on Altera DE2 Board",0,trichimtrich/LoginCircuit,79990495,Verilog,LoginCircuit,1969,0,2017-01-30 03:39:40+00:00,[],None
289,https://github.com/jorikdima/sdr-rtl.git,2017-01-28 17:30:00+00:00,SDR HW,1,jorikdima/sdr-rtl,80298723,Verilog,sdr-rtl,304,0,2017-11-14 07:37:11+00:00,[],None
290,https://github.com/gysdeng/UofT.git,2017-03-22 18:55:03+00:00,U of T CompSci Work,0,gysdeng/UofT,85864929,Verilog,UofT,40,0,2019-01-29 22:00:31+00:00,[],None
291,https://github.com/GuilhermeCZ/Sistemas_Digitais.git,2017-03-22 02:11:45+00:00,All my work of college (Federal University of South Frontier) from Digital Systems,0,GuilhermeCZ/Sistemas_Digitais,85774618,Verilog,Sistemas_Digitais,2202,0,2018-07-05 19:47:24+00:00,[],None
292,https://github.com/KavinKrishnan/Processor_Design.git,2017-03-13 23:26:24+00:00,,0,KavinKrishnan/Processor_Design,84884156,Verilog,Processor_Design,17441,0,2017-03-15 03:43:28+00:00,[],None
293,https://github.com/sandeep-lingambhotla/System_Verilog.git,2017-03-17 17:51:14+00:00,Examples of System Verilog,0,sandeep-lingambhotla/System_Verilog,85340018,Verilog,System_Verilog,14,0,2017-04-01 23:08:43+00:00,[],None
294,https://github.com/MaskedRetriever/Attocore.git,2017-03-15 21:59:16+00:00,"A Very, Very Small Computer",0,MaskedRetriever/Attocore,85124884,Verilog,Attocore,23,0,2017-03-15 22:00:14+00:00,[],None
295,https://github.com/ShreyasReddy/CNN.git,2017-03-18 04:33:12+00:00,,0,ShreyasReddy/CNN,85375851,Verilog,CNN,1631,0,2017-03-18 05:01:48+00:00,[],None
296,https://github.com/ashu13031996/real-sobel-filter.git,2017-04-03 11:47:17+00:00,,0,ashu13031996/real-sobel-filter,87068176,Verilog,real-sobel-filter,1,0,2017-04-03 11:48:41+00:00,[],None
297,https://github.com/vinay-nagarajan/Detection_Edge.git,2017-03-13 18:22:49+00:00,,0,vinay-nagarajan/Detection_Edge,84860368,Verilog,Detection_Edge,21693,0,2017-08-24 20:38:20+00:00,[],None
298,https://github.com/jayathra/CSC258-Final-Project.git,2017-03-26 03:48:36+00:00,,0,jayathra/CSC258-Final-Project,86205625,Verilog,CSC258-Final-Project,191,0,2017-03-26 03:51:06+00:00,[],None
299,https://github.com/codespert/Generic-10-tap-filter-using-Verilog-HDL.git,2017-03-26 04:50:42+00:00,,0,codespert/Generic-10-tap-filter-using-Verilog-HDL,86208369,Verilog,Generic-10-tap-filter-using-Verilog-HDL,1,0,2017-03-26 04:52:58+00:00,[],None
300,https://github.com/sohumdatta/ee241_proj.git,2017-02-27 20:08:38+00:00,EE241A Spring 2017 Project: Design of an Asynchronous Inorder processor,0,sohumdatta/ee241_proj,83351709,Verilog,ee241_proj,29007,0,2017-04-01 02:04:57+00:00,[],None
301,https://github.com/algrodriguezrol/Secador.git,2017-03-17 15:17:10+00:00,,0,algrodriguezrol/Secador,85325739,Verilog,Secador,3901,0,2020-07-16 00:44:31+00:00,[],None
302,https://github.com/RzhanRichardZhan/Downwell.git,2017-03-18 19:11:01+00:00,Remake of Downwell on a VGA Adapter and DEC1 board.,0,RzhanRichardZhan/Downwell,85425844,Verilog,Downwell,35,0,2017-03-18 19:13:17+00:00,[],None
303,https://github.com/nlevings/ECE554_project.git,2017-03-16 23:02:41+00:00,repo to hold all software and hardware code,0,nlevings/ECE554_project,85249146,Verilog,ECE554_project,71804,0,2017-04-29 01:26:49+00:00,[],None
304,https://github.com/henryhu123/cscb58-final-project.git,2017-04-01 01:04:24+00:00,,0,henryhu123/cscb58-final-project,86871912,Verilog,cscb58-final-project,106,0,2017-04-01 01:28:36+00:00,[],None
305,https://github.com/vadimsoltan/cscb58project.git,2017-03-30 00:16:06+00:00,CSCB58 final project,0,vadimsoltan/cscb58project,86640923,Verilog,cscb58project,4,0,2019-07-15 23:58:09+00:00,[],None
306,https://github.com/Markov2016/verilog_scripts.git,2017-03-30 06:13:50+00:00,,0,Markov2016/verilog_scripts,86665826,Verilog,verilog_scripts,21,0,2017-03-30 06:15:42+00:00,[],None
307,https://github.com/jkim3086/Timer.git,2017-03-30 22:48:16+00:00,,0,jkim3086/Timer,86755842,Verilog,Timer,69506,0,2017-03-30 22:52:20+00:00,[],None
308,https://github.com/marisaoliveira94/VIVADOwork.git,2017-03-30 16:49:32+00:00,trabalho no Vivado,0,marisaoliveira94/VIVADOwork,86726458,Verilog,VIVADOwork,174993,0,2017-03-30 17:16:49+00:00,[],None
309,https://github.com/albert0liu0/dsdl.git,2017-04-02 12:19:49+00:00,,0,albert0liu0/dsdl,86984238,Verilog,dsdl,21,0,2017-05-18 11:28:05+00:00,[],None
310,https://github.com/JulioZhao/B58_Project.git,2017-04-01 03:50:21+00:00,,0,JulioZhao/B58_Project,86881919,Verilog,B58_Project,6,0,2017-04-01 04:04:42+00:00,[],None
311,https://github.com/skoppula/bsv-designs.git,2017-03-03 15:49:58+00:00,,0,skoppula/bsv-designs,83814850,Verilog,bsv-designs,26690,0,2017-11-21 19:07:04+00:00,[],None
312,https://github.com/inginginger/hamming.git,2017-03-09 12:34:00+00:00,,0,inginginger/hamming,84440237,Verilog,hamming,48,0,2017-03-09 12:34:24+00:00,[],None
313,https://github.com/tgiv014/ECE441_Proj3.git,2017-03-06 21:14:33+00:00,ECE441 Project 3 - Reaction Timer,0,tgiv014/ECE441_Proj3,84121480,Verilog,ECE441_Proj3,18,0,2017-03-08 19:11:59+00:00,[],https://api.github.com/licenses/mit
314,https://github.com/aarroyo23r/Proyecto-1-Grupo-10.git,2017-02-23 03:38:57+00:00,,0,aarroyo23r/Proyecto-1-Grupo-10,82880926,Verilog,Proyecto-1-Grupo-10,39,0,2017-03-06 22:19:59+00:00,[],None
315,https://github.com/FAST-Switch/P5-8extractor.git,2017-02-26 09:42:30+00:00,,1,FAST-Switch/P5-8extractor,83198026,Verilog,P5-8extractor,38,0,2017-02-26 11:20:00+00:00,[],https://api.github.com/licenses/apache-2.0
316,https://github.com/wandsonborges/de0-nano-dev.git,2017-03-06 21:43:00+00:00,,0,wandsonborges/de0-nano-dev,84123851,Verilog,de0-nano-dev,44905,0,2021-02-04 16:57:32+00:00,[],None
317,https://github.com/vatsalc/Riviera-PRO.git,2017-02-23 17:56:42+00:00,Design-Verification using Verilog example,0,vatsalc/Riviera-PRO,82955567,Verilog,Riviera-PRO,6,0,2017-02-23 18:24:00+00:00,[],None
318,https://github.com/krmali/mentor-graphics-assignment.git,2017-03-01 05:43:24+00:00,,0,krmali/mentor-graphics-assignment,83516482,Verilog,mentor-graphics-assignment,38,0,2019-09-22 01:07:31+00:00,[],None
319,https://github.com/krucios/Echo_module.git,2017-02-02 15:28:37+00:00,SG90 (servo) + HC-SR04 (sonar),0,krucios/Echo_module,80738432,Verilog,Echo_module,31,0,2017-02-02 15:56:12+00:00,[],https://api.github.com/licenses/gpl-3.0
320,https://github.com/FatallEggor/OneTactMips.git,2017-01-26 11:31:31+00:00,Just a CPU with MIPS architecture and one synchronisation tact,0,FatallEggor/OneTactMips,80109244,Verilog,OneTactMips,2754,0,2017-04-08 06:45:52+00:00,[],None
321,https://github.com/CoryJonet/Verilog_Processor_Cache.git,2017-01-26 17:22:50+00:00,"Verilog Project that delves into: Creating a 16-bit unpipelined processor with single cycle memory, then pipelining with perfect memory, aligned memory, stalling memory,  adding a two-way set associative cache, and lastly a fully pipelined 16-bit processor with multi-cycle memory and optimizations ",1,CoryJonet/Verilog_Processor_Cache,80136790,Verilog,Verilog_Processor_Cache,37345,0,2017-01-26 17:31:31+00:00,[],None
322,https://github.com/4n3ver/NeuralProc.git,2017-01-30 09:37:25+00:00,,0,4n3ver/NeuralProc,80408519,Verilog,NeuralProc,5185,0,2017-01-30 09:37:51+00:00,[],None
323,https://github.com/levanlac/DongHoSo.git,2017-02-07 08:13:01+00:00,verilog,0,levanlac/DongHoSo,81183580,Verilog,DongHoSo,0,0,2017-02-07 08:20:16+00:00,[],None
324,https://github.com/krmerchant/VerilogLab.git,2017-02-10 17:35:29+00:00,SRC for some of the verilog labs,0,krmerchant/VerilogLab,81589684,Verilog,VerilogLab,13,0,2017-02-26 18:04:21+00:00,[],None
325,https://github.com/cygnaw/mips_cpu.git,2017-02-14 06:27:30+00:00,,0,cygnaw/mips_cpu,81912850,Verilog,mips_cpu,573,0,2017-04-19 11:27:33+00:00,[],None
326,https://github.com/artvvb/VGA_SERIAL.git,2017-02-02 01:08:00+00:00,,1,artvvb/VGA_SERIAL,80681492,Verilog,VGA_SERIAL,23,0,2018-05-09 20:04:10+00:00,[],None
327,https://github.com/siddsax/cs220.git,2017-02-11 16:59:48+00:00,,0,siddsax/cs220,81667281,Verilog,cs220,36,0,2017-04-05 06:04:11+00:00,[],None
328,https://github.com/swapneshks/VLIWProcessorAndCache.git,2017-02-19 17:01:38+00:00,,0,swapneshks/VLIWProcessorAndCache,82474731,Verilog,VLIWProcessorAndCache,16,0,2017-02-19 17:18:01+00:00,[],None
329,https://github.com/lubiepiwo/Dise-oBooth.git,2017-02-15 11:37:10+00:00,Algoritmo de Booth (Diseño de Procesadores),0,lubiepiwo/Dise-oBooth,82054188,Verilog,Dise-oBooth,23,0,2017-02-18 15:27:43+00:00,[],None
330,https://github.com/cbteal/Adder.git,2017-02-16 14:01:40+00:00,Basic Adder and Seven Segment Display for FPGA (Altera DE1-SoC),0,cbteal/Adder,82186644,Verilog,Adder,2,0,2017-02-16 14:35:59+00:00,[],None
331,https://github.com/charlesdotxyz/UART_Verilog.git,2017-02-27 23:28:24+00:00,UART module in Verilog,0,charlesdotxyz/UART_Verilog,83367747,Verilog,UART_Verilog,51,0,2017-02-27 23:29:11+00:00,[],None
332,https://github.com/MuhannadAlghamdi/AdvancedDigitalDesign.git,2017-04-03 08:47:26+00:00,,0,MuhannadAlghamdi/AdvancedDigitalDesign,87054754,Verilog,AdvancedDigitalDesign,75,0,2017-04-03 09:09:28+00:00,[],None
333,https://github.com/arikpamnani/ES-232.git,2017-01-26 19:04:27+00:00,,0,arikpamnani/ES-232,80145272,Verilog,ES-232,2,0,2017-01-26 19:06:35+00:00,[],None
334,https://github.com/olegartys/QuartusCourseLabs.git,2017-02-07 15:33:43+00:00,,0,olegartys/QuartusCourseLabs,81223705,Verilog,QuartusCourseLabs,75324,0,2017-06-11 19:09:59+00:00,[],None
335,https://github.com/soteaA/activation_functions.git,2017-02-11 04:50:05+00:00,,0,soteaA/activation_functions,81631461,Verilog,activation_functions,11,0,2017-02-11 04:51:35+00:00,[],None
336,https://github.com/ianchen-tw/2017-computer-organization.git,2017-03-15 07:36:47+00:00,Undergraduate Lab Assignment in NCTU,1,ianchen-tw/2017-computer-organization,85042901,Verilog,2017-computer-organization,5585,0,2022-03-25 16:26:25+00:00,[],None
337,https://github.com/alveera/Triple-Data-Encryption-Algorithim.git,2017-02-19 05:04:49+00:00,This is a more efficient algorithm for the Triple Data Encryption Standard. ,0,alveera/Triple-Data-Encryption-Algorithim,82436479,Verilog,Triple-Data-Encryption-Algorithim,18,0,2017-02-19 05:08:38+00:00,[],None
338,https://github.com/whuuarno7/Bicicletero_RFID.git,2017-02-20 20:18:29+00:00,,0,whuuarno7/Bicicletero_RFID,82598686,Verilog,Bicicletero_RFID,1448,0,2017-05-31 19:48:24+00:00,[],None
339,https://github.com/dresvit/SingleCycleCPU.git,2017-02-15 04:35:59+00:00,A single cycle MIPS CPU written in Verilog,0,dresvit/SingleCycleCPU,82020641,Verilog,SingleCycleCPU,15,0,2017-02-16 12:46:47+00:00,[],None
340,https://github.com/soteaA/32_mergesorter.git,2017-02-15 15:28:36+00:00,,0,soteaA/32_mergesorter,82075368,Verilog,32_mergesorter,22,0,2017-02-15 15:29:12+00:00,[],None
341,https://github.com/kmurray/fir_cascade.git,2017-02-28 19:12:37+00:00,FIR filter cascade design,0,kmurray/fir_cascade,83469524,Verilog,fir_cascade,38,0,2017-02-28 19:12:52+00:00,[],None
342,https://github.com/madca03/CoE113.git,2017-02-28 14:16:34+00:00,,0,madca03/CoE113,83440563,Verilog,CoE113,58011,0,2017-02-28 14:24:48+00:00,[],None
343,https://github.com/collabchip/rtl-depot.git,2017-03-01 19:24:30+00:00,A collection of RTL designs in verilog available on the web,1,collabchip/rtl-depot,83592225,Verilog,rtl-depot,3,0,2017-09-28 14:10:11+00:00,[],None
344,https://github.com/gravitybear/Codebond.git,2017-03-15 23:31:37+00:00,,0,gravitybear/Codebond,85131272,Verilog,Codebond,3342,0,2023-01-28 12:01:16+00:00,[],None
345,https://github.com/vatsalc/blackjack.git,2017-03-14 20:39:31+00:00,,0,vatsalc/blackjack,84994973,Verilog,blackjack,16,0,2017-03-14 20:42:47+00:00,[],None
346,https://github.com/kareefardi/riscv-proj1.git,2017-03-15 01:32:40+00:00,,0,kareefardi/riscv-proj1,85015110,Verilog,riscv-proj1,86,0,2017-03-15 01:43:01+00:00,[],None
347,https://github.com/weiqiruan/FFT.git,2017-03-19 09:53:39+00:00,,0,weiqiruan/FFT,85465790,Verilog,FFT,3323,0,2017-03-19 09:58:41+00:00,[],None
348,https://github.com/Nick-Archi/Parallel_vs_Sequential_Computing.git,2017-03-26 17:32:36+00:00,Computer Architure Project Spring 2017,0,Nick-Archi/Parallel_vs_Sequential_Computing,86251496,Verilog,Parallel_vs_Sequential_Computing,54,0,2017-05-02 05:23:44+00:00,[],None
349,https://github.com/julesyan/CSCB58-Final-Project.git,2017-03-31 21:49:35+00:00,"Verilog files for the CSCB58 final project, Winter 2017. The main file with all code is proejct.v, you may need to re-add this file when loading the project on Quartus. ",0,julesyan/CSCB58-Final-Project,86862955,Verilog,CSCB58-Final-Project,4529,0,2017-03-31 23:07:45+00:00,[],None
350,https://github.com/cr1901/hdmi_tb.git,2017-03-22 00:49:44+00:00,HDMI2USB Litex Minimal Mimasv2 Testbench,0,cr1901/hdmi_tb,85768788,Verilog,hdmi_tb,3,0,2017-03-22 00:50:07+00:00,[],None
351,https://github.com/Lqlsoftware/REGISTER_32BITS.git,2017-03-22 04:07:41+00:00,,0,Lqlsoftware/REGISTER_32BITS,85783852,Verilog,REGISTER_32BITS,5,0,2017-03-22 04:09:00+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/DevanjanMaiti/Verilog_samples.git,2017-03-22 06:41:48+00:00,Verilog sample codes written by me,0,DevanjanMaiti/Verilog_samples,85793802,Verilog,Verilog_samples,2550,0,2017-03-22 06:44:08+00:00,[],None
353,https://github.com/John-JT/Proyecto-2-Grupo-4.git,2017-03-31 16:13:37+00:00,,0,John-JT/Proyecto-2-Grupo-4,86838031,Verilog,Proyecto-2-Grupo-4,122,0,2017-04-03 13:45:08+00:00,[],None
354,https://github.com/IntenF/9puzzle.git,2017-04-01 12:06:49+00:00,,1,IntenF/9puzzle,86910809,Verilog,9puzzle,7,0,2017-04-01 12:39:59+00:00,[],None
355,https://github.com/miguelspe/mips32Machine.git,2017-03-02 11:48:23+00:00,,1,miguelspe/mips32Machine,83672004,Verilog,mips32Machine,30,0,2017-03-08 19:38:16+00:00,[],None
356,https://github.com/GrantMaiden/fpga.git,2017-03-03 19:59:39+00:00,Starting Configuration for DE1-SoC. For use with quartus 14.0 and 16.0.,0,GrantMaiden/fpga,83836167,Verilog,fpga,3485,0,2019-05-06 04:58:52+00:00,[],None
357,https://github.com/storborg/blink-fpga.git,2017-03-04 06:33:34+00:00,mucking with icestick,0,storborg/blink-fpga,83871695,Verilog,blink-fpga,0,0,2023-10-28 16:27:09+00:00,[],None
358,https://github.com/jdhurwitz/neural.git,2017-03-07 07:29:18+00:00,"A 6-bit, 1GHz, 133.9fJ neural spike sorting absolute value detector implemented with CMOS and PTL. Combined abs. val and comparator into a single stage via carry lookahead logic.",0,jdhurwitz/neural,84168557,Verilog,neural,1596,0,2017-10-28 07:26:43+00:00,[],None
359,https://github.com/johnism/Good-Game.git,2017-03-08 02:57:05+00:00,,0,johnism/Good-Game,84271522,Verilog,Good-Game,21,0,2017-03-08 03:03:15+00:00,[],None
360,https://github.com/GlorimarCastro/codingground.git,2017-02-22 19:43:16+00:00,Main Repository for Coding Ground,0,GlorimarCastro/codingground,82845349,Verilog,codingground,11,0,2017-02-22 19:48:07+00:00,[],None
361,https://github.com/bowei437/Intro-to-Computer-Engineering-ECE-2504.git,2017-02-22 00:17:48+00:00,ECE 2504 Introduction to Computer Engineering,0,bowei437/Intro-to-Computer-Engineering-ECE-2504,82741120,Verilog,Intro-to-Computer-Engineering-ECE-2504,125495,0,2018-04-06 23:05:37+00:00,[],None
362,https://github.com/cristianduque/codingground.git,2017-02-26 20:59:42+00:00,Main Repository for Coding Ground,0,cristianduque/codingground,83240298,Verilog,codingground,0,0,2017-02-26 20:59:47+00:00,[],None
363,https://github.com/NDNF0808/components.git,2017-02-27 07:18:03+00:00,,0,NDNF0808/components,83280317,Verilog,components,2,0,2017-02-27 07:24:26+00:00,[],None
364,https://github.com/wendychong/LEGLite.git,2017-02-27 09:45:51+00:00,16-Bit Single-Cycle LEGLite Project,0,wendychong/LEGLite,83293944,Verilog,LEGLite,7,0,2017-02-27 09:53:38+00:00,[],None
365,https://github.com/ruhulamin113056/BCD_Converter_-project.git,2017-02-12 04:17:31+00:00,BCD_Converter_ project,0,ruhulamin113056/BCD_Converter_-project,81702316,Verilog,BCD_Converter_-project,22,0,2017-02-12 04:18:51+00:00,[],None
366,https://github.com/NDNF0808/multicycle.git,2017-02-27 08:46:06+00:00,,0,NDNF0808/multicycle,83288205,Verilog,multicycle,6,0,2017-02-27 08:55:38+00:00,[],None
367,https://github.com/vincent-landolfi/T-V-PONG.git,2017-03-29 13:20:59+00:00,Pong project for CSC B58,0,vincent-landolfi/T-V-PONG,86584606,Verilog,T-V-PONG,16,0,2017-09-04 02:25:45+00:00,[],None
368,https://github.com/gevajon/Ex1Verilog.git,2017-03-29 09:05:05+00:00,"Verilog - Mux8_2, Not, And, Not, Adder_32b",0,gevajon/Ex1Verilog,86560935,Verilog,Ex1Verilog,7,0,2017-03-29 09:23:57+00:00,[],None
369,https://github.com/sjain28/Processor.git,2017-03-30 00:27:50+00:00,,1,sjain28/Processor,86641524,Verilog,Processor,22,0,2017-03-30 00:30:40+00:00,[],None
370,https://github.com/sam-falvo/verilog-foundations.git,2017-03-30 22:25:29+00:00,A library of small Verilog modules that I grow sick of writing from scratch all the dang time.,0,sam-falvo/verilog-foundations,86754567,Verilog,verilog-foundations,33,0,2017-03-30 22:45:42+00:00,[],https://api.github.com/licenses/mpl-2.0
371,https://github.com/mritunjaykumar01/HardwareLab-Mini-Project.git,2017-03-23 11:22:02+00:00,Hardware Design using HDL (Verilog),0,mritunjaykumar01/HardwareLab-Mini-Project,85941615,Verilog,HardwareLab-Mini-Project,363,0,2017-03-23 11:25:10+00:00,[],None
372,https://github.com/gralco/click-clock-board.git,2017-03-13 04:32:31+00:00,7-Segment Digital Clock,0,gralco/click-clock-board,84784314,Verilog,click-clock-board,20961,0,2024-01-13 00:08:30+00:00,[],https://api.github.com/licenses/gpl-3.0
373,https://github.com/EDulundu/MIPS-Processor-Design.git,2017-02-16 14:21:00+00:00,,0,EDulundu/MIPS-Processor-Design,82188572,Verilog,MIPS-Processor-Design,15,0,2017-02-16 14:26:18+00:00,[],None
374,https://github.com/shalini-ran/ee180-lab4.git,2017-03-11 07:06:57+00:00,,0,shalini-ran/ee180-lab4,84631192,Verilog,ee180-lab4,2381,0,2017-03-11 07:11:23+00:00,[],None
375,https://github.com/MohsenMahmoudi/CORDIC.git,2017-03-25 09:25:54+00:00,,0,MohsenMahmoudi/CORDIC,86146307,Verilog,CORDIC,315,0,2017-03-25 09:28:15+00:00,[],None
376,https://github.com/doveccl/MIPS-CPU.git,2017-03-26 04:40:38+00:00,MIPS CPU implemented in Verilog,0,doveccl/MIPS-CPU,86207890,Verilog,MIPS-CPU,6,0,2017-03-26 04:46:26+00:00,"['mips', 'cpu', 'verilog']",None
377,https://github.com/ramon54321/cpu.git,2017-03-26 16:24:46+00:00,"A design for a small cpu, all done in Verilog.",0,ramon54321/cpu,86247001,Verilog,cpu,71,0,2018-01-12 09:09:42+00:00,[],None
378,https://github.com/Anteloper/SimpleProcessor.git,2017-02-27 03:28:42+00:00,"A simple, turing complete, computer processor.",0,Anteloper/SimpleProcessor,83264170,Verilog,SimpleProcessor,38,0,2022-02-08 04:22:01+00:00,[],None
379,https://github.com/LeiSurrre/CSCB58Proj.git,2017-03-31 21:53:31+00:00,submission of cscb58 final project,0,LeiSurrre/CSCB58Proj,86863175,Verilog,CSCB58Proj,20,0,2020-04-01 23:51:26+00:00,[],None
380,https://github.com/MarkDavydov/B58PaintBook.git,2017-03-31 18:56:59+00:00,,0,MarkDavydov/B58PaintBook,86851058,Verilog,B58PaintBook,4,0,2017-03-31 19:01:01+00:00,[],None
381,https://github.com/gongfna/openARM.git,2017-03-21 16:48:07+00:00,open-source ARM-compatible cores,0,gongfna/openARM,85728940,Verilog,openARM,3141,0,2020-04-24 23:39:47+00:00,[],https://api.github.com/licenses/gpl-3.0
382,https://github.com/forthewynne/maxlaura412.git,2017-03-20 06:11:29+00:00,,0,forthewynne/maxlaura412,85541326,Verilog,maxlaura412,192,0,2017-03-31 21:41:51+00:00,[],None
383,https://github.com/n10022017/CSCB58-2017-Project-Memory.git,2017-03-31 00:44:08+00:00,,0,n10022017/CSCB58-2017-Project-Memory,86762339,Verilog,CSCB58-2017-Project-Memory,4,0,2017-03-31 00:54:58+00:00,[],None
384,https://github.com/edward0414/BinaryMathGame.git,2017-03-24 18:49:59+00:00,A simple binary math game coded in Verilog,0,edward0414/BinaryMathGame,86100845,Verilog,BinaryMathGame,35,0,2017-03-29 02:52:46+00:00,[],None
385,https://github.com/Visual-e/freq_count.git,2017-02-05 05:33:06+00:00,Частотомер с VGA выходом.,0,Visual-e/freq_count,80971378,Verilog,freq_count,639,0,2017-02-05 05:34:13+00:00,[],None
386,https://github.com/annefxh/ece385.git,2017-02-18 22:34:09+00:00,,0,annefxh/ece385,82420352,Verilog,ece385,189082,0,2017-03-09 22:31:29+00:00,[],None
387,https://github.com/atvrager/sockit_vga.git,2017-02-19 01:37:04+00:00,Simple VGA example for SoCKit,0,atvrager/sockit_vga,82427739,Verilog,sockit_vga,14,0,2017-02-19 01:42:45+00:00,[],https://api.github.com/licenses/apache-2.0
388,https://github.com/tomgarcia/extra-sketchy.git,2017-02-17 22:45:26+00:00,MS Paint style drawing application for Xilinx Nexys FPGA,0,tomgarcia/extra-sketchy,82344710,Verilog,extra-sketchy,13,0,2017-02-17 22:46:08+00:00,[],None
389,https://github.com/Twood1130/Sram-Tester.git,2017-02-23 01:31:05+00:00,Allows the testing of various SRAM devices for correct operation.,0,Twood1130/Sram-Tester,82870497,Verilog,Sram-Tester,2,0,2017-06-29 23:28:50+00:00,[],None
390,https://github.com/leoheck/csoc-test.git,2017-02-22 20:32:49+00:00,Testing...,0,leoheck/csoc-test,82849654,Verilog,csoc-test,7326,0,2017-02-22 20:41:06+00:00,[],https://api.github.com/licenses/mit
391,https://github.com/ruhulamin113056/Keyboard_FPGA_Controller_project.git,2017-02-12 04:35:31+00:00,Keyboard_FPGA_Controller_project,0,ruhulamin113056/Keyboard_FPGA_Controller_project,81703049,Verilog,Keyboard_FPGA_Controller_project,53,0,2017-02-12 04:37:00+00:00,[],None
392,https://github.com/udog14/verilog_float.git,2017-02-25 20:23:34+00:00,Collection of verilog functions for a floating-point based testbench,0,udog14/verilog_float,83160192,Verilog,verilog_float,4,0,2017-02-27 20:36:29+00:00,[],None
393,https://github.com/NikunjRajput/Pagerank-Algorithm-using-NOC.git,2017-02-22 03:03:41+00:00,,0,NikunjRajput/Pagerank-Algorithm-using-NOC,82754196,Verilog,Pagerank-Algorithm-using-NOC,37,0,2017-02-22 03:17:46+00:00,[],None
394,https://github.com/chluo/i2c_verif.git,2017-04-03 20:07:27+00:00,,0,chluo/i2c_verif,87115992,Verilog,i2c_verif,4509,0,2017-04-03 20:10:30+00:00,[],None
395,https://github.com/jhwgnu/HSD.git,2017-03-13 07:13:53+00:00,,0,jhwgnu/HSD,84795362,Verilog,HSD,9,0,2017-03-13 07:45:27+00:00,[],None
396,https://github.com/emmadrigal/procesadorFiltros.git,2017-03-17 20:33:29+00:00,,0,emmadrigal/procesadorFiltros,85352370,Verilog,procesadorFiltros,116,0,2017-04-01 23:56:08+00:00,[],None
397,https://github.com/dustycodes/Free-Board-CPU.git,2017-02-02 22:42:25+00:00,The verilog code written for the CPU to run the game on Xilinx Spartan 3 FPGA board.,0,dustycodes/Free-Board-CPU,80775817,Verilog,Free-Board-CPU,7080,0,2018-08-18 14:47:31+00:00,[],None
398,https://github.com/javirivera123/car-Wash.git,2017-02-03 01:38:30+00:00,This repository is for a car wash simulation coded in VHDL (verilog) to be used on a NI Digital Electronics FPGA Board.,0,javirivera123/car-Wash,80787061,Verilog,car-Wash,9,0,2017-02-03 01:44:48+00:00,[],None
399,https://github.com/BW0ng/Comp-Arch.git,2017-02-01 23:43:59+00:00,ECEN 4243: Computer Architecture,0,BW0ng/Comp-Arch,80676295,Verilog,Comp-Arch,189,0,2018-06-23 15:49:27+00:00,['systemverilog'],None
400,https://github.com/wustl-ese566/lab2_src.git,2017-02-01 15:58:06+00:00,,0,wustl-ese566/lab2_src,80636393,Verilog,lab2_src,10,0,2017-02-01 16:46:49+00:00,[],None
401,https://github.com/jk2528/ece5745-tut4-verilog.git,2017-02-02 02:19:21+00:00,,0,jk2528/ece5745-tut4-verilog,80685722,Verilog,ece5745-tut4-verilog,41,0,2017-02-02 02:19:30+00:00,[],None
402,https://github.com/Cushychicken/tdm_decode.git,2017-02-03 22:34:18+00:00,Example tdm decoder in verilog. Built on Ubuntu. ,1,Cushychicken/tdm_decode,80875204,Verilog,tdm_decode,2,0,2017-02-03 22:35:27+00:00,[],None
403,https://github.com/t-seroff/MIPS.git,2017-01-31 01:27:58+00:00,A MIPS processor designed for assignments in a two-course Computer Architecture series,0,t-seroff/MIPS,80481224,Verilog,MIPS,6009,0,2017-01-31 01:33:46+00:00,[],None
404,https://github.com/NDNF0808/pipeline.git,2017-02-27 08:57:39+00:00,,0,NDNF0808/pipeline,83289346,Verilog,pipeline,12,0,2017-02-27 08:58:21+00:00,[],None
405,https://github.com/rohanjuneja/Ping-Pong-using-FPGA.git,2017-02-15 02:42:53+00:00,,0,rohanjuneja/Ping-Pong-using-FPGA,82012864,Verilog,Ping-Pong-using-FPGA,59,0,2017-02-15 02:48:36+00:00,[],None
406,https://github.com/hsinweiyo/Hardware_Design_Final_Project.git,2017-03-21 07:55:05+00:00,,0,hsinweiyo/Hardware_Design_Final_Project,85674008,Verilog,Hardware_Design_Final_Project,22395,0,2017-03-21 07:58:01+00:00,[],None
407,https://github.com/lauradacol/DigitalSystems.git,2017-03-22 01:12:12+00:00,,0,lauradacol/DigitalSystems,85770187,Verilog,DigitalSystems,601,0,2017-09-26 14:50:29+00:00,[],None
408,https://github.com/ItsMeWithTheFace/DE2Keyboard.git,2017-03-07 17:37:13+00:00,🎹 Small DE2 keyboard that plays sequences of notes,0,ItsMeWithTheFace/DE2Keyboard,84228151,Verilog,DE2Keyboard,21,0,2019-01-04 07:11:29+00:00,"['fpga', 'verilog']",None
409,https://github.com/zhangdanzhu/MIPS_CPU.git,2017-02-16 11:55:29+00:00,,0,zhangdanzhu/MIPS_CPU,82175689,Verilog,MIPS_CPU,10114,0,2018-08-13 13:54:25+00:00,[],None
410,https://github.com/ruhulamin113056/Bubble_Serial_sort_-project.git,2017-02-12 04:29:31+00:00,Bubble_Serial_sort_ project,0,ruhulamin113056/Bubble_Serial_sort_-project,81702799,Verilog,Bubble_Serial_sort_-project,7,0,2017-02-12 04:30:26+00:00,[],None
411,https://github.com/carlosrodriguez75/ICOM4215_FinalProject.git,2017-02-15 21:23:02+00:00,ICOM 4215 Computer Architecture and Organization,0,carlosrodriguez75/ICOM4215_FinalProject,82108197,Verilog,ICOM4215_FinalProject,26,0,2017-02-15 21:23:08+00:00,[],None
412,https://github.com/johnldean/EE108-final-display.git,2017-03-06 08:14:15+00:00,,0,johnldean/EE108-final-display,84047154,Verilog,EE108-final-display,42,0,2017-03-06 08:15:56+00:00,[],None
413,https://github.com/zdfmessi/Git_Project.git,2017-03-09 06:02:53+00:00,,0,zdfmessi/Git_Project,84404322,Verilog,Git_Project,0,0,2017-03-09 06:06:57+00:00,[],None
414,https://github.com/hare1039/CA-Lab1.git,2017-03-14 12:51:46+00:00,lab1 for computer arcutecture ,0,hare1039/CA-Lab1,84948615,Verilog,CA-Lab1,1113,0,2023-01-28 13:11:57+00:00,[],None
415,https://github.com/iroemm/lab04_starter.git,2017-03-17 21:06:44+00:00,,0,iroemm/lab04_starter,85354714,Verilog,lab04_starter,209,0,2018-02-06 10:09:35+00:00,[],None
416,https://github.com/CCinCapital/FPGA-TugOfWar.git,2017-03-18 22:01:44+00:00,ELEC3500 Lab Project TugOfWar ,0,CCinCapital/FPGA-TugOfWar,85434792,Verilog,FPGA-TugOfWar,329,0,2017-12-25 02:41:01+00:00,[],None
417,https://github.com/Sohanpatro/MultiCycle_CPU_Design.git,2017-03-25 08:51:07+00:00,developed in verilog HDL using Xilinx ISE 14.7,0,Sohanpatro/MultiCycle_CPU_Design,86144472,Verilog,MultiCycle_CPU_Design,457,0,2017-03-25 10:36:32+00:00,[],None
418,https://github.com/Lqlsoftware/Verilog_Trans.git,2017-03-17 18:55:05+00:00,,0,Lqlsoftware/Verilog_Trans,85345166,Verilog,Verilog_Trans,122,0,2017-03-17 19:00:03+00:00,[],None
419,https://github.com/st9540808/CO-and-CSAPP-labs.git,2017-03-24 06:40:21+00:00,I love hardware.,0,st9540808/CO-and-CSAPP-labs,86035677,Verilog,CO-and-CSAPP-labs,359,0,2017-05-04 09:31:20+00:00,[],None
420,https://github.com/MeeGz/MIPS.git,2017-03-23 23:00:56+00:00,Program that simulates MIPS Processor and Memory Allocation using Active-HDL IDE,0,MeeGz/MIPS,86005520,Verilog,MIPS,264,0,2017-03-23 23:02:16+00:00,[],None
421,https://github.com/JeevanSandhu/Computer-Architecture-Lab.git,2017-02-03 15:43:14+00:00,Contains MIPS and Verilog programs done in Computer Architecture Lab,0,JeevanSandhu/Computer-Architecture-Lab,80842957,Verilog,Computer-Architecture-Lab,2340,0,2017-02-03 15:45:12+00:00,"['mips-assembly', 'verilog', 'computer-architecture']",None
422,https://github.com/TArong/Hardware-Platform-for-Computer-Vision-Algorithms.git,2017-01-25 21:41:48+00:00,,0,TArong/Hardware-Platform-for-Computer-Vision-Algorithms,80060719,Verilog,Hardware-Platform-for-Computer-Vision-Algorithms,3922,0,2017-01-25 21:43:50+00:00,[],None
423,https://github.com/YashGehlot/ALU.git,2017-01-26 20:27:44+00:00,,0,YashGehlot/ALU,80152306,Verilog,ALU,4,0,2017-01-26 20:31:06+00:00,[],None
424,https://github.com/Maria-UET/MIPS-Single-Cycle-Microprocessor.git,2017-01-25 14:21:40+00:00,"This project is meant to describe Microprocessor without Interlocked Pipeline Stages (MIPS) in Verilog. My project uses only some of the R, J and I type instructions employed in MIPS single cycle.  ",0,Maria-UET/MIPS-Single-Cycle-Microprocessor,80021362,Verilog,MIPS-Single-Cycle-Microprocessor,5,0,2017-01-26 03:40:08+00:00,[],None
425,https://github.com/Lan-Hekary/ARM.git,2017-01-31 03:57:33+00:00,,0,Lan-Hekary/ARM,80489408,Verilog,ARM,37,0,2023-03-27 18:33:19+00:00,[],https://api.github.com/licenses/gpl-3.0
426,https://github.com/morilab/fpga_10gbase_arriav.git,2017-02-05 03:11:13+00:00,10G-BASE-R SFP+ sample of ArriaV GT development board,0,morilab/fpga_10gbase_arriav,80965296,Verilog,fpga_10gbase_arriav,2784,0,2017-02-05 03:12:59+00:00,[],None
427,https://github.com/ebalcisoy/thesis.git,2017-04-04 18:11:45+00:00,tez,0,ebalcisoy/thesis,87219841,Verilog,thesis,9,0,2017-04-04 18:12:09+00:00,[],None
428,https://github.com/sunnehh/CSCB58w17.git,2017-04-01 02:32:12+00:00,pong final,0,sunnehh/CSCB58w17,86876872,Verilog,CSCB58w17,6,0,2017-04-01 02:41:55+00:00,[],None
429,https://github.com/inmywhip/b58.git,2017-04-01 01:33:59+00:00,project,0,inmywhip/b58,86873408,Verilog,b58,20,0,2017-04-01 01:37:00+00:00,[],https://api.github.com/licenses/gpl-3.0
430,https://github.com/miltontls/ex002_ac1_milton.git,2017-03-31 23:19:11+00:00,exersisio 2 arquitetura dos computadores - puc minas - milton,0,miltontls/ex002_ac1_milton,86867477,Verilog,ex002_ac1_milton,0,0,2017-03-31 23:19:34+00:00,[],None
431,https://github.com/pedrcosta/IPC_ESRG.git,2017-03-28 15:41:15+00:00,,0,pedrcosta/IPC_ESRG,86477989,Verilog,IPC_ESRG,3546,0,2017-05-06 16:28:14+00:00,[],None
432,https://github.com/csolanki7/verilog-vlsi.git,2017-02-17 23:44:29+00:00,,0,csolanki7/verilog-vlsi,82347751,Verilog,verilog-vlsi,15779,0,2017-02-17 23:48:09+00:00,[],None
433,https://github.com/bowei437/Digital-Design-2-ECE-4514.git,2017-03-02 18:18:18+00:00,Digital Design 2,0,bowei437/Digital-Design-2-ECE-4514,83710388,Verilog,Digital-Design-2-ECE-4514,28514,0,2018-04-06 20:47:20+00:00,[],None
434,https://github.com/Mike-Fink-Jr/Single_Cycle_CPU.git,2017-03-02 08:39:01+00:00,Computer Engineering 331- I hope to all that is good I never have to see verilog again,0,Mike-Fink-Jr/Single_Cycle_CPU,83654691,Verilog,Single_Cycle_CPU,7,0,2017-03-02 09:02:14+00:00,[],None
435,https://github.com/oormi2905/Verilog-HDL.git,2017-02-20 20:26:08+00:00,RTL Coding,0,oormi2905/Verilog-HDL,82599324,Verilog,Verilog-HDL,1,0,2017-02-20 20:33:00+00:00,[],None
436,https://github.com/aaronautt/Wario_game.git,2017-02-24 02:33:41+00:00,,0,aaronautt/Wario_game,82993051,Verilog,Wario_game,37096,0,2017-02-24 02:39:44+00:00,[],None
437,https://github.com/MihirShah10/16-bit-Custom-MicroProcessor-Design-on-Zynq-7000.git,2017-02-15 20:40:08+00:00,"Processor was Harvard architecture based as well as had its own instruction set format which required 4-6 machine clock cycles to complete instruction execution. Instructions such as Load/Store, ALU, Conditional Branching and Jumping  along with software interrupt were primarily set-up with the possibility to add new  instructions.",1,MihirShah10/16-bit-Custom-MicroProcessor-Design-on-Zynq-7000,82104271,Verilog,16-bit-Custom-MicroProcessor-Design-on-Zynq-7000,31,0,2017-02-15 20:56:59+00:00,[],None
438,https://github.com/dkostecki/CS385FinalProject.git,2017-02-21 16:39:59+00:00,,2,dkostecki/CS385FinalProject,82703159,Verilog,CS385FinalProject,2212,0,2017-02-24 18:18:48+00:00,[],None
439,https://github.com/pfnsec/aa-hardware.git,2017-02-23 03:22:29+00:00,FPGA projects targeting aa-kernel on the Digilent Zybo,0,pfnsec/aa-hardware,82879580,Verilog,aa-hardware,134,0,2017-02-23 03:28:53+00:00,[],None
440,https://github.com/Aaron-Zhao123/P35_exercise4.git,2017-03-31 09:32:18+00:00,,0,Aaron-Zhao123/P35_exercise4,86802658,Verilog,P35_exercise4,2282,0,2017-03-31 09:32:47+00:00,[],None
441,https://github.com/Linqing-Fu/ALU.git,2017-03-31 13:45:56+00:00,,0,Linqing-Fu/ALU,86823736,Verilog,ALU,4,0,2017-09-18 06:06:58+00:00,[],None
442,https://github.com/flamma7/Digital-Logic-Verilog.git,2017-03-27 12:18:37+00:00,Verilog Projects from ECEN 2350,0,flamma7/Digital-Logic-Verilog,86331735,Verilog,Digital-Logic-Verilog,23,0,2017-03-27 13:44:14+00:00,[],None
443,https://github.com/ramiabr/Digital-Clock.git,2017-03-30 19:06:19+00:00,,0,ramiabr/Digital-Clock,86738774,Verilog,Digital-Clock,38,0,2017-03-30 19:08:24+00:00,[],None
444,https://github.com/bypeng/gen_inf.git,2017-03-17 06:44:05+00:00,,0,bypeng/gen_inf,85279676,Verilog,gen_inf,0,0,2017-03-17 06:46:24+00:00,[],None
445,https://github.com/MaiLunJiye/ASM_homework.git,2017-03-20 11:55:01+00:00,,0,MaiLunJiye/ASM_homework,85571302,Verilog,ASM_homework,13,0,2017-03-23 06:35:36+00:00,[],None
446,https://github.com/BHChoEE/CA2017.git,2017-04-02 06:42:13+00:00,,0,BHChoEE/CA2017,86968486,Verilog,CA2017,7097,0,2017-04-02 06:48:53+00:00,[],None
447,https://github.com/Digilent/Arty-Z7-10-XADC.git,2017-03-22 11:34:02+00:00,,0,Digilent/Arty-Z7-10-XADC,85820322,Verilog,Arty-Z7-10-XADC,30,0,2018-09-14 20:13:09+00:00,[],None
448,https://github.com/MohsenMahmoudi/MyCPU.git,2017-03-25 09:12:05+00:00,,0,MohsenMahmoudi/MyCPU,86145596,Verilog,MyCPU,6799,0,2017-03-25 09:23:05+00:00,[],None
449,https://github.com/cdcortesr/Camara.git,2017-03-26 04:07:51+00:00,Proyecto Control y Vigilancia para Parqueadero,0,cdcortesr/Camara,86206448,Verilog,Camara,2165,0,2023-08-10 16:39:58+00:00,[],None
450,https://github.com/muserxu/CSC258-Simon.git,2017-03-21 17:33:05+00:00,,0,muserxu/CSC258-Simon,85733425,Verilog,CSC258-Simon,25,0,2019-12-02 19:46:21+00:00,[],None
451,https://github.com/roach137/b58_project.git,2017-03-31 23:48:18+00:00,,0,roach137/b58_project,86868736,Verilog,b58_project,16,0,2017-03-31 23:48:48+00:00,[],None
452,https://github.com/NatesGitHub/AmazeballsGuessingGame.git,2017-04-01 01:18:54+00:00,,0,NatesGitHub/AmazeballsGuessingGame,86872607,Verilog,AmazeballsGuessingGame,9,0,2017-04-01 01:31:37+00:00,[],None
453,https://github.com/bhowmikp/hardware-tic-tac-toe.git,2017-03-30 07:53:11+00:00,TicTacToe Game made with Altera DE2 board,1,bhowmikp/hardware-tic-tac-toe,86674840,Verilog,hardware-tic-tac-toe,993,0,2018-04-23 05:45:36+00:00,"['de2-board', 'tictactoe']",https://api.github.com/licenses/mit
454,https://github.com/lucysylu/space_invaders.git,2017-03-25 21:46:08+00:00,,0,lucysylu/space_invaders,86190509,Verilog,space_invaders,48,0,2017-09-25 19:19:28+00:00,[],None
455,https://github.com/wustl-ese566/lab1_src.git,2017-01-25 10:13:51+00:00,,0,wustl-ese566/lab1_src,80003344,Verilog,lab1_src,61,0,2017-01-25 11:00:42+00:00,[],None
456,https://github.com/jesse7chen/ECE385.git,2017-02-20 08:46:20+00:00,Digital Whiteboard for Online Teaching (ECE385 Final Project),0,jesse7chen/ECE385,82535893,Verilog,ECE385,333852,0,2018-05-06 02:24:11+00:00,[],None
457,https://github.com/sanjaymenaria/VGA-Display-using-Verilog.git,2017-02-23 01:01:14+00:00,,0,sanjaymenaria/VGA-Display-using-Verilog,82868536,Verilog,VGA-Display-using-Verilog,4,0,2017-02-23 01:05:41+00:00,[],None
458,https://github.com/TimofonicJunkRoom/ngs.git,2017-02-23 00:15:55+00:00,Automatically exported from code.google.com/p/ngs,0,TimofonicJunkRoom/ngs,82865704,Verilog,ngs,28060,0,2020-02-04 07:07:59+00:00,[],None
459,https://github.com/kalyanasv/reconfig.git,2017-02-23 07:36:46+00:00,SNUG 2017 Design for Reconfigurability,0,kalyanasv/reconfig,82898646,Verilog,reconfig,12,0,2017-03-13 07:09:39+00:00,[],None
460,https://github.com/bucu69/verilog.git,2017-02-09 09:14:07+00:00,verilog-09/02/2017,0,bucu69/verilog,81431702,Verilog,verilog,0,0,2017-02-09 09:37:07+00:00,[],None
461,https://github.com/HermanZeng/FPGA-labs-Verilog-HDL-.git,2017-02-20 11:02:29+00:00,"FPGA course lab(MIPS single cycle computer, pipeline computer including I/O and vending machine)",0,HermanZeng/FPGA-labs-Verilog-HDL-,82548605,Verilog,FPGA-labs-Verilog-HDL-,34287,0,2017-04-23 08:07:22+00:00,[],None
462,https://github.com/CaballeroFF/cse510_pipeline.git,2017-02-22 04:26:21+00:00,pipeline for cse 510,2,CaballeroFF/cse510_pipeline,82760437,Verilog,cse510_pipeline,3599,0,2017-02-22 04:27:39+00:00,[],None
463,https://github.com/SergKolo/msudenver_eet_4020_verilog.git,2017-02-22 03:19:32+00:00,materials for MSUD's course EET-4020 (Digital Circuits 3),0,SergKolo/msudenver_eet_4020_verilog,82755548,Verilog,msudenver_eet_4020_verilog,21781,0,2017-02-24 02:50:58+00:00,[],https://api.github.com/licenses/mit
464,https://github.com/FPGAHDL/camera_ov7670.git,2017-02-20 19:36:28+00:00,,0,FPGAHDL/camera_ov7670,82594890,Verilog,camera_ov7670,24,0,2017-02-20 19:36:45+00:00,[],None
465,https://github.com/gussmith23/cmpen417_lab02.git,2017-02-21 02:07:41+00:00,,1,gussmith23/cmpen417_lab02,82624919,Verilog,cmpen417_lab02,2,0,2017-02-21 02:08:26+00:00,[],None
466,https://github.com/StevenVentura/BallBounceVGA.git,2017-04-03 20:03:16+00:00,Altera DE2-115 FPGA simple VGA interfacing verilog/quartus program template for public use,1,StevenVentura/BallBounceVGA,87115627,Verilog,BallBounceVGA,7,0,2017-04-03 20:03:23+00:00,[],None
467,https://github.com/eagi223/Multicycle-Implementation-of-slightly-parallel-processor.git,2017-04-04 05:15:14+00:00,UK CS480 - Advanced Computer Architecture : Project 2 - multi-cycle Verilog implementation of loQ Don,0,eagi223/Multicycle-Implementation-of-slightly-parallel-processor,87150451,Verilog,Multicycle-Implementation-of-slightly-parallel-processor,29,0,2017-04-04 05:19:20+00:00,"['verilog', 'processor-architecture']",None
468,https://github.com/bhupam/Basic_Blocks_Verilog.git,2017-03-09 11:11:43+00:00,,1,bhupam/Basic_Blocks_Verilog,84433103,Verilog,Basic_Blocks_Verilog,51,0,2017-03-09 11:11:55+00:00,[],None
469,https://github.com/Joseph2795/Proyecto-1-Grupo-5.git,2017-03-04 19:33:13+00:00,"Primer proyecto, Laboratorio de Sistemas Digitales",0,Joseph2795/Proyecto-1-Grupo-5,83919314,Verilog,Proyecto-1-Grupo-5,2,0,2017-03-04 19:39:03+00:00,[],None
470,https://github.com/Kozlowlw/Verilog-Pong-Game.git,2017-03-05 07:12:54+00:00,A Pong clone written in verilog for the nexys 3 spartan6 board.,0,Kozlowlw/Verilog-Pong-Game,83952148,Verilog,Verilog-Pong-Game,146,0,2018-08-18 14:48:06+00:00,[],None
471,https://github.com/sora/ether10g-kintex7.git,2017-03-10 11:28:39+00:00,,0,sora/ether10g-kintex7,84553223,Verilog,ether10g-kintex7,3892,0,2017-03-10 11:41:44+00:00,[],None
472,https://github.com/ayoubbargach/ARM-Processor.git,2017-02-13 13:41:13+00:00,ARM Processor Project : A very simple implementation for ARM processor.,1,ayoubbargach/ARM-Processor,81829183,Verilog,ARM-Processor,5163,0,2018-03-24 09:23:24+00:00,[],None
473,https://github.com/MahmoudSelmy/PciArbiterController.git,2017-02-14 01:25:30+00:00,Verilog Project,2,MahmoudSelmy/PciArbiterController,81890261,Verilog,PciArbiterController,19,0,2017-02-14 01:41:30+00:00,[],None
474,https://github.com/mangakoji/Daiseikyou_melody_chime.git,2017-03-13 13:54:16+00:00,move to CQ-publish MAX10 eva-boad. code base from http://github.com/osafune/CQEXT_melodychime tnx!,0,mangakoji/Daiseikyou_melody_chime,84832379,Verilog,Daiseikyou_melody_chime,314,0,2018-07-02 12:10:16+00:00,[],None
475,https://github.com/YangLinzhuo/Computer-Organization-Design.git,2017-03-14 05:15:28+00:00,Computer Organization Design Works,0,YangLinzhuo/Computer-Organization-Design,84908178,Verilog,Computer-Organization-Design,21,0,2017-03-14 05:19:47+00:00,[],None
476,https://github.com/autolisis/CLab.git,2017-02-01 08:48:18+00:00,,0,autolisis/CLab,80602845,Verilog,CLab,509,0,2017-02-01 09:46:14+00:00,[],https://api.github.com/licenses/gpl-3.0
477,https://github.com/changlinzhang/Dance-Revolution.git,2017-02-10 08:06:59+00:00,A FPGA project using Xilinx Spartan-3.,0,changlinzhang/Dance-Revolution,81542290,Verilog,Dance-Revolution,97398,0,2017-02-10 08:16:23+00:00,[],None
478,https://github.com/hvt1244/Source-Routed-Network-Switch.git,2017-02-11 20:12:05+00:00,,0,hvt1244/Source-Routed-Network-Switch,81679214,Verilog,Source-Routed-Network-Switch,1738,0,2017-02-11 20:13:07+00:00,[],None
479,https://github.com/ZihanChen-ECE/CSC258.git,2017-02-22 19:26:20+00:00,,0,ZihanChen-ECE/CSC258,82843980,Verilog,CSC258,5,0,2017-02-22 19:27:35+00:00,[],None
480,https://github.com/Digilent/Basys-3-XADC.git,2017-02-24 23:43:28+00:00,,9,Digilent/Basys-3-XADC,83092263,Verilog,Basys-3-XADC,35,0,2019-05-14 16:41:26+00:00,[],None
481,https://github.com/JPS-Cortland/Numato.git,2017-03-05 15:25:38+00:00,"Audio filter code for the MimasV2 development board by Numato Lab, along with the AC97 Extender Board.",0,JPS-Cortland/Numato,83980419,Verilog,Numato,24,0,2017-03-05 18:46:05+00:00,[],None
482,https://github.com/wustl-ese566/lab3_src.git,2017-03-01 00:51:29+00:00,,0,wustl-ese566/lab3_src,83494654,Verilog,lab3_src,358,0,2017-03-01 00:52:33+00:00,[],None
483,https://github.com/Lemmotree/TheMostImportantDecision.git,2017-02-27 06:46:40+00:00,,0,Lemmotree/TheMostImportantDecision,83277627,Verilog,TheMostImportantDecision,2,0,2017-02-27 06:49:16+00:00,[],None
484,https://github.com/Austin-Crabtree/Comp-Org-2017-Project.git,2017-03-01 19:01:20+00:00,EE3613 Computer Organization project repo. Partner Jacob English.  ,0,Austin-Crabtree/Comp-Org-2017-Project,83590168,Verilog,Comp-Org-2017-Project,9280,0,2020-08-26 23:47:13+00:00,[],None
485,https://github.com/poweihuang17/ORVDebug.git,2017-03-08 11:53:39+00:00,An open source BSD-3 implementation of RISC-V debug module.,0,poweihuang17/ORVDebug,84314966,Verilog,ORVDebug,7,0,2017-05-07 15:00:49+00:00,[],https://api.github.com/licenses/bsd-3-clause
486,https://github.com/shobhnamisra/Othello-on-FPGA.git,2017-03-08 14:12:52+00:00,,1,shobhnamisra/Othello-on-FPGA,84327659,Verilog,Othello-on-FPGA,5355,0,2017-04-03 07:32:27+00:00,[],None
487,https://github.com/franderg/Ascensor.git,2017-03-09 04:48:32+00:00,Proyecto de Taller de Diseño Digital,0,franderg/Ascensor,84399449,Verilog,Ascensor,49,0,2018-03-25 08:40:20+00:00,['verilog'],https://api.github.com/licenses/gpl-3.0
488,https://github.com/NDNF0808/sequential.git,2017-02-27 08:20:28+00:00,,0,NDNF0808/sequential,83285863,Verilog,sequential,4,0,2017-02-27 08:23:21+00:00,[],None
489,https://github.com/l3mus/MultiCycle-MPU.git,2017-01-27 15:53:13+00:00,This is a multi-cycle MPU created for a design specified by the professor,0,l3mus/MultiCycle-MPU,80221136,Verilog,MultiCycle-MPU,75,0,2017-01-27 15:56:23+00:00,[],None
490,https://github.com/melon-l/music_device.git,2017-03-15 22:51:08+00:00,Music device on DE1-SOC for Project,1,melon-l/music_device,85128778,Verilog,music_device,38828,0,2017-03-15 22:54:01+00:00,[],None
491,https://github.com/Lemmotree/cp0src-REG.git,2017-03-16 12:44:17+00:00,,0,Lemmotree/cp0src-REG,85194787,Verilog,cp0src-REG,158,0,2017-03-16 12:47:01+00:00,[],None
492,https://github.com/Alfons0329/Computer_Architecture.git,2017-03-13 15:57:57+00:00,Computer architecture homework by Prof. Kai Chiang Wu @ CS.NCTU Taiwan,0,Alfons0329/Computer_Architecture,84846098,Verilog,Computer_Architecture,11057,0,2018-05-15 16:23:58+00:00,[],None
493,https://github.com/Mahmoud-Salah/First-task.git,2017-03-21 20:09:34+00:00,behavioral and structural universal shift registers,0,Mahmoud-Salah/First-task,85748278,Verilog,First-task,1,0,2017-03-21 21:28:22+00:00,[],None
494,https://github.com/jerryczy/duck_hunt.git,2017-03-18 16:58:50+00:00,,0,jerryczy/duck_hunt,85417623,Verilog,duck_hunt,80,0,2017-03-18 18:31:35+00:00,[],None
495,https://github.com/nathan78906/CaveCatchers.git,2017-03-30 23:11:51+00:00,CSCB58 Winter 2017 Final Project,1,nathan78906/CaveCatchers,86757231,Verilog,CaveCatchers,25,0,2017-03-30 23:20:30+00:00,[],None
496,https://github.com/cf-law/trivia-game.git,2017-03-31 03:39:33+00:00,for cscb58,0,cf-law/trivia-game,86774916,Verilog,trivia-game,403,0,2017-03-31 03:53:21+00:00,[],None
497,https://github.com/LennonNM/DigitalesII.git,2017-04-01 16:54:50+00:00,,0,LennonNM/DigitalesII,86928330,Verilog,DigitalesII,25061,0,2023-01-28 19:47:32+00:00,[],None
498,https://github.com/pieceofcheese/CSCB58_DE2_Bomb_Defusal.git,2017-03-31 21:35:05+00:00,CSCB58 Final project.,0,pieceofcheese/CSCB58_DE2_Bomb_Defusal,86862151,Verilog,CSCB58_DE2_Bomb_Defusal,4983,0,2017-03-31 21:41:47+00:00,[],None
499,https://github.com/shabansadiqyar/Connect-4.git,2017-03-28 00:30:51+00:00,,0,shabansadiqyar/Connect-4,86397343,Verilog,Connect-4,14,0,2017-03-28 00:32:34+00:00,[],None
500,https://github.com/OluwoleOyetoke/NBit_Hardware_Multiplier_and_Test_Bench.git,2017-03-26 00:45:01+00:00,NBit hardware multiplier and test bench designed using Verilog Hardware Description Language. Multiplier is able to carry out multiplication of any n by n bit set of binary number.,0,OluwoleOyetoke/NBit_Hardware_Multiplier_and_Test_Bench,86197970,Verilog,NBit_Hardware_Multiplier_and_Test_Bench,8,0,2017-03-26 00:54:30+00:00,[],None
501,https://github.com/eagi223/Average-2-8Bit-Binary-verilog.git,2017-04-04 05:06:58+00:00,UK CS480 - Advanced Computer Architecture : Project 1 - 8 Bit Unsigned Binary Averaging,0,eagi223/Average-2-8Bit-Binary-verilog,87149971,Verilog,Average-2-8Bit-Binary-verilog,12,0,2017-04-04 05:20:03+00:00,"['verilog', 'processor-architecture']",None
502,https://github.com/oneleo/Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009.git,2017-04-04 07:36:10+00:00,,0,oneleo/Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009,87159735,Verilog,Training-In-FPGA-During-The-Time-In-NTUST-College-2006-2009,10095,0,2017-04-04 08:31:31+00:00,[],https://api.github.com/licenses/apache-2.0
503,https://github.com/aastha24/ENG-EC-551.git,2017-02-07 03:59:09+00:00,,0,aastha24/ENG-EC-551,81164493,Verilog,ENG-EC-551,16502,0,2017-02-07 04:03:59+00:00,[],None
504,https://github.com/Visual-e/cyclone4_first.git,2017-02-02 02:10:27+00:00,Verilog example for VE-EP4CE10E,0,Visual-e/cyclone4_first,80685177,Verilog,cyclone4_first,3921,0,2017-02-02 02:15:26+00:00,[],None
505,https://github.com/jasonwang77/cpen391project1.git,2017-02-02 01:06:22+00:00,,0,jasonwang77/cpen391project1,80681396,Verilog,cpen391project1,58059,0,2020-02-01 19:49:47+00:00,[],None
506,https://github.com/synthetic65535/mips_cpu.git,2017-01-29 07:38:03+00:00,A MIPS-alike processor implemented in Verilog.,0,synthetic65535/mips_cpu,80334505,Verilog,mips_cpu,200,0,2017-02-01 23:21:16+00:00,[],None
507,https://github.com/ztufford3/ProcessorDesign.git,2017-02-13 20:40:48+00:00,Project 4: Extension of IO Devices and Further Optimization of the Pipelined Processor.,0,ztufford3/ProcessorDesign,81869429,Verilog,ProcessorDesign,24240,0,2017-02-13 20:48:03+00:00,[],None
508,https://github.com/ruhulamin113056/Keyboard_FPGA_Monitor_-UART-_project.git,2017-02-12 04:41:37+00:00,Keyboard_FPGA_Monitor_(UART)_project,0,ruhulamin113056/Keyboard_FPGA_Monitor_-UART-_project,81703262,Verilog,Keyboard_FPGA_Monitor_-UART-_project,65,0,2017-02-12 04:43:41+00:00,[],None
509,https://github.com/Yahnit/Multiplier-Circuit-Design.git,2017-03-24 18:53:31+00:00,,0,Yahnit/Multiplier-Circuit-Design,86101100,Verilog,Multiplier-Circuit-Design,20743,0,2017-10-18 16:48:56+00:00,[],None
510,https://github.com/chenghangyu/TinyMIPS.git,2017-03-26 04:20:45+00:00,,0,chenghangyu/TinyMIPS,86207008,Verilog,TinyMIPS,7,0,2017-03-26 04:26:08+00:00,[],None
511,https://github.com/cchinmai19/Computer-Architecture.git,2017-04-02 04:31:57+00:00,"MIPS 5 stage pipeline with D-cache, I-cache; OoO Processor ",0,cchinmai19/Computer-Architecture,86963031,Verilog,Computer-Architecture,3765,0,2017-04-02 04:36:40+00:00,[],None
512,https://github.com/liuzimin/Dino_Meteor_Dodge.git,2017-03-31 17:29:01+00:00,A Meteor dodging game implemented on a bread board with LEDs using Verilog,0,liuzimin/Dino_Meteor_Dodge,86844184,Verilog,Dino_Meteor_Dodge,6,0,2017-04-24 17:44:17+00:00,[],https://api.github.com/licenses/mit
513,https://github.com/AiyazN25/De2-BoardHero.git,2017-03-31 22:20:51+00:00,CSCB58 Final Project,0,AiyazN25/De2-BoardHero,86864624,Verilog,De2-BoardHero,12,0,2017-03-31 22:28:46+00:00,[],None
514,https://github.com/poonkeegan/CSCB58project.git,2017-03-31 06:31:13+00:00,Hardware Turret (verilog source code),0,poonkeegan/CSCB58project,86785940,Verilog,CSCB58project,6,0,2017-03-31 06:31:39+00:00,[],None
515,https://github.com/klanerz/FuzzyLogic.git,2017-04-03 21:49:01+00:00,,0,klanerz/FuzzyLogic,87124120,Verilog,FuzzyLogic,14,0,2017-04-03 21:52:34+00:00,[],None
516,https://github.com/woshiwzy321/open-hust-verilog.git,2017-02-23 06:09:39+00:00,Some simple verilog components for hust verilog labs,1,woshiwzy321/open-hust-verilog,82891137,Verilog,open-hust-verilog,6,0,2021-07-05 16:47:38+00:00,[],https://api.github.com/licenses/mit
517,https://github.com/GeneralSisco/cse.git,2017-02-27 21:32:52+00:00,,0,GeneralSisco/cse,83359088,Verilog,cse,1029,0,2017-02-27 21:34:44+00:00,[],None
518,https://github.com/jcsison/risc-processor.git,2017-02-28 05:38:01+00:00,Verilog implementation of a 16-bit RISC processor designed around a basic instruction set.,1,jcsison/risc-processor,83393928,Verilog,risc-processor,83,0,2017-03-08 20:36:50+00:00,"['verilog', 'risc', 'processor']",None
519,https://github.com/andgate/sky.git,2017-03-11 22:16:18+00:00,"Graph reduction machine with SKI based assembly langauge, written in Haskell and intended for testing on an FPGA.",0,andgate/sky,84683344,Verilog,sky,65,0,2017-03-18 22:36:33+00:00,[],https://api.github.com/licenses/apache-2.0
520,https://github.com/tba109/dommb_rev1_ddr3_test.git,2017-03-22 20:26:46+00:00,,0,tba109/dommb_rev1_ddr3_test,85872822,Verilog,dommb_rev1_ddr3_test,215192,0,2017-03-22 20:30:23+00:00,[],None
521,https://github.com/shuvamnandi/RISCVProcessor.git,2017-03-18 15:06:59+00:00,A processor implementation based on the RISC-V Instruction Set Architecture,1,shuvamnandi/RISCVProcessor,85410029,Verilog,RISCVProcessor,24,0,2017-03-18 15:46:59+00:00,[],None
522,https://github.com/adriChan/Stacker.git,2017-03-18 19:56:42+00:00,Stacked against all odds,0,adriChan/Stacker,85428322,Verilog,Stacker,173,0,2017-03-18 19:59:41+00:00,[],None
523,https://github.com/KChinchillaHN/OA-Proyecto-Piano.git,2017-03-28 00:11:39+00:00,,0,KChinchillaHN/OA-Proyecto-Piano,86396205,Verilog,OA-Proyecto-Piano,6,0,2017-03-28 00:11:55+00:00,[],None
524,https://github.com/cleverfox/lightpipe.git,2017-03-29 21:38:35+00:00,ADAT lightpipe verilog,1,cleverfox/lightpipe,86631804,Verilog,lightpipe,15,0,2017-03-29 21:41:15+00:00,[],None
525,https://github.com/thelonesailor/COL216_Lab5.git,2017-02-25 06:26:12+00:00,,0,thelonesailor/COL216_Lab5,83111497,Verilog,COL216_Lab5,1942,0,2019-01-12 18:26:41+00:00,[],https://api.github.com/licenses/apache-2.0
526,https://github.com/WMBao/RhythmMaster.git,2017-02-27 13:14:07+00:00,An interactive music game on BASYS2 platform,0,WMBao/RhythmMaster,83311855,Verilog,RhythmMaster,4648,0,2017-02-28 02:44:12+00:00,[],https://api.github.com/licenses/gpl-3.0
527,https://github.com/aowsenek/DigitalLogicProjects.git,2017-02-27 18:28:01+00:00,DigitalLogic Projects,0,aowsenek/DigitalLogicProjects,83342790,Verilog,DigitalLogicProjects,195,0,2017-05-04 18:53:28+00:00,[],None
528,https://github.com/bzhang3/FPGA-coding.git,2017-03-03 19:38:34+00:00,,0,bzhang3/FPGA-coding,83834530,Verilog,FPGA-coding,4140,0,2017-03-03 19:39:46+00:00,[],None
529,https://github.com/maupaz92/MscVerificacionFuncional2017.git,2017-03-04 21:40:03+00:00,,0,maupaz92/MscVerificacionFuncional2017,83926463,Verilog,MscVerificacionFuncional2017,154,0,2017-03-14 02:05:46+00:00,[],None
530,https://github.com/Jyun-Neng/verilog.git,2017-02-21 02:18:48+00:00,My verilog programs,0,Jyun-Neng/verilog,82625881,Verilog,verilog,19,0,2017-08-10 15:09:42+00:00,['verilog'],None
531,https://github.com/chiralhat/fpga-pulses.git,2017-02-17 15:05:42+00:00,Verilog code to turn different FPGA boards into a custom pulse generator for ESR experiments,1,chiralhat/fpga-pulses,82308314,Verilog,fpga-pulses,74800,0,2024-04-04 20:33:45+00:00,[],https://api.github.com/licenses/mit
532,https://github.com/dwdresser/ECE552.git,2017-03-31 17:03:13+00:00,,0,dwdresser/ECE552,86842248,Verilog,ECE552,20632,0,2017-03-31 17:07:42+00:00,[],None
533,https://github.com/unfamiliar-tropic/architecture_singleCycleCPU.git,2017-04-02 06:32:53+00:00,,0,unfamiliar-tropic/architecture_singleCycleCPU,86968129,Verilog,architecture_singleCycleCPU,85,0,2017-05-24 12:26:37+00:00,[],None
534,https://github.com/nileshhpatel23/Digital-Alarm-Clock.git,2017-02-04 23:56:46+00:00,Version 0.1,0,nileshhpatel23/Digital-Alarm-Clock,80956964,Verilog,Digital-Alarm-Clock,8,0,2017-02-04 23:56:53+00:00,[],None
535,https://github.com/MerkSachii/Project-Elementalist.git,2017-01-25 14:25:38+00:00,,0,MerkSachii/Project-Elementalist,80021708,Verilog,Project-Elementalist,59,0,2017-01-25 14:37:06+00:00,[],None
536,https://github.com/finbar-crago/Verilog-UART.git,2017-01-27 13:08:40+00:00,,0,finbar-crago/Verilog-UART,80208137,Verilog,Verilog-UART,6,0,2017-01-27 13:09:06+00:00,[],None
537,https://github.com/FatallEggor/FIFO.git,2017-01-27 07:15:12+00:00,,0,FatallEggor/FIFO,80188441,Verilog,FIFO,3,0,2017-01-27 08:17:32+00:00,[],None
538,https://github.com/PietPtr/VerilogTests.git,2017-02-07 11:56:55+00:00,,0,PietPtr/VerilogTests,81203039,Verilog,VerilogTests,9,0,2017-02-07 11:57:21+00:00,[],None
539,https://github.com/SaileD/MIPS-Processor-Verilog.git,2017-02-01 00:37:49+00:00,,0,SaileD/MIPS-Processor-Verilog,80576905,Verilog,MIPS-Processor-Verilog,433,0,2017-02-01 00:38:34+00:00,[],None
540,https://github.com/NDNF0808/practice.git,2017-02-27 07:32:06+00:00,,0,NDNF0808/practice,83281543,Verilog,practice,13,0,2017-02-27 08:12:27+00:00,[],None
541,https://github.com/NDNF0808/single-cycle.git,2017-02-27 08:28:02+00:00,,0,NDNF0808/single-cycle,83286580,Verilog,single-cycle,7,0,2017-02-27 08:33:57+00:00,[],None
542,https://github.com/Schavarria1601/Proyecto-1-Grupo-7.git,2017-02-27 23:36:56+00:00,,0,Schavarria1601/Proyecto-1-Grupo-7,83368261,Verilog,Proyecto-1-Grupo-7,18,0,2017-03-06 22:44:34+00:00,[],None
543,https://github.com/jvansanten/xylo-pulse-counter.git,2017-02-28 16:46:44+00:00,,1,jvansanten/xylo-pulse-counter,83456564,Verilog,xylo-pulse-counter,519,0,2020-03-03 14:30:45+00:00,[],None
544,https://github.com/MitsuiYang/utlp.git,2017-03-01 08:02:18+00:00,,0,MitsuiYang/utlp,83528452,Verilog,utlp,408,0,2019-07-19 19:29:59+00:00,[],None
545,https://github.com/shiv125/Digital-Systems-and-Microcontrollers.git,2017-03-06 19:45:30+00:00,,0,shiv125/Digital-Systems-and-Microcontrollers,84113781,Verilog,Digital-Systems-and-Microcontrollers,2,0,2017-03-06 19:50:41+00:00,[],None
546,https://github.com/LeeLinJun/DigitalCircuits.git,2017-03-06 16:19:53+00:00,Assignment,0,LeeLinJun/DigitalCircuits,84094506,Verilog,DigitalCircuits,8262,0,2017-03-06 17:00:49+00:00,[],None
547,https://github.com/m-karcz/SR.git,2017-03-14 21:13:57+00:00,,0,m-karcz/SR,84997797,Verilog,SR,6,0,2017-03-14 21:42:16+00:00,[],None
548,https://github.com/rdilip/fpga.git,2017-03-18 03:12:41+00:00,FPGA resources Ettus,3,rdilip/fpga,85372265,Verilog,fpga,403349,0,2017-03-18 03:16:21+00:00,[],None
549,https://github.com/BaaniLeen/Verilog-Examples.git,2017-03-08 15:38:55+00:00,Verilog Codes - Done as a part of Digital Circuits Course,0,BaaniLeen/Verilog-Examples,84336967,Verilog,Verilog-Examples,126,0,2017-03-08 15:42:51+00:00,[],None
550,https://github.com/J-Ford/374CPU.git,2017-03-11 21:40:09+00:00,Verilog code for a basic processor ,1,J-Ford/374CPU,84681598,Verilog,374CPU,31266,0,2017-03-13 02:14:40+00:00,[],https://api.github.com/licenses/mit
551,https://github.com/sriharivenu/Verification-Project.git,2017-03-27 17:37:30+00:00,Verification Project Spring 2017,0,sriharivenu/Verification-Project,86365201,Verilog,Verification-Project,23480,0,2017-03-27 17:46:32+00:00,[],None
552,https://github.com/FalsifiedGuile/cscb58Battleship.git,2017-03-29 19:27:52+00:00,,0,FalsifiedGuile/cscb58Battleship,86621326,Verilog,cscb58Battleship,3786,0,2017-03-29 19:46:56+00:00,[],None
553,https://github.com/jeffliou64/Early-FPGA-Projects.git,2017-03-30 06:44:49+00:00,"(Verilog, ARM)",1,jeffliou64/Early-FPGA-Projects,86668501,Verilog,Early-FPGA-Projects,569,0,2021-12-13 06:36:41+00:00,[],https://api.github.com/licenses/mit
554,https://github.com/eskandarinariman/8k5-shell.git,2017-03-27 15:52:15+00:00,,0,eskandarinariman/8k5-shell,86354885,Verilog,8k5-shell,11003,0,2017-06-23 22:35:06+00:00,[],None
555,https://github.com/jo797/Stepper-Motor.git,2017-03-28 00:16:14+00:00,,1,jo797/Stepper-Motor,86396489,Verilog,Stepper-Motor,57,0,2017-03-28 00:38:35+00:00,[],None
556,https://github.com/JiaxinBeatrice/Logic_Desigh_Lab.git,2017-03-30 17:17:02+00:00,code of logic design lab,0,JiaxinBeatrice/Logic_Desigh_Lab,86729049,Verilog,Logic_Desigh_Lab,1376,0,2017-03-31 14:46:13+00:00,[],None
557,https://github.com/agabell30/cs590_aes.git,2017-03-22 16:52:52+00:00,"CS590.3 project, putting implementing aes-128 on an fpga using verilog",0,agabell30/cs590_aes,85853582,Verilog,cs590_aes,84,0,2017-04-02 00:01:46+00:00,[],None
558,https://github.com/dresvit/Cache.git,2017-02-17 15:38:39+00:00,A cache simulation design,0,dresvit/Cache,82311344,Verilog,Cache,18,0,2017-02-17 15:45:01+00:00,[],None
559,https://github.com/ocb2/subleq.git,2017-04-03 23:14:27+00:00,Turing-complete single-instruction computer written in Verilog,0,ocb2/subleq,87129486,Verilog,subleq,1,0,2017-04-04 00:00:18+00:00,[],None
560,https://github.com/aditpatel97/Pipelined-Processor.git,2017-03-29 14:34:20+00:00,"Different blocks of a processor such as ALU, data memory block, stall control block etc were coded in Verilog HDL. And an attempt was made to dump them on FPGA.",0,aditpatel97/Pipelined-Processor,86592924,Verilog,Pipelined-Processor,23,0,2017-03-29 14:53:29+00:00,[],None
561,https://github.com/yousifelhady/MIPS-Processor.git,2017-03-23 00:53:08+00:00,Simulating MIPS Processor using Verilog,0,yousifelhady/MIPS-Processor,85891056,Verilog,MIPS-Processor,264,0,2017-03-23 00:54:47+00:00,[],None
562,https://github.com/omrt9/MIPS-Microprocessor.git,2017-03-29 17:07:13+00:00,An 8 bit 5 stage pipelined MIPS Microprocessor developed using Hardware Description Language and Xilinx ISE.,0,omrt9/MIPS-Microprocessor,86608621,Verilog,MIPS-Microprocessor,10340,0,2017-03-29 17:12:04+00:00,[],None
563,https://github.com/wendychong/FPGADecoder.git,2017-02-26 06:15:52+00:00,Simple decoder ,0,wendychong/FPGADecoder,83187581,Verilog,FPGADecoder,1,0,2017-02-26 06:20:24+00:00,[],None
564,https://github.com/FatallEggor/Debunce.git,2017-01-27 08:43:07+00:00,,0,FatallEggor/Debunce,80192576,Verilog,Debunce,0,0,2017-01-27 08:47:26+00:00,[],None
565,https://github.com/suoglu/STC.git,2017-02-09 08:53:27+00:00,Sensitivity Time Control function implementation with a simple sea clutter generator and radar interface,0,suoglu/STC,81429683,Verilog,STC,620,0,2017-06-07 09:39:44+00:00,[],None
566,https://github.com/XMK233/Computer-Organization-P6.git,2017-03-17 07:55:47+00:00,,0,XMK233/Computer-Organization-P6,85285489,Verilog,Computer-Organization-P6,1868,0,2017-03-17 07:57:06+00:00,[],None
567,https://github.com/XMK233/Computer-Organization-P1.git,2017-03-17 07:46:56+00:00,creation ,0,XMK233/Computer-Organization-P1,85284680,Verilog,Computer-Organization-P1,104,0,2017-03-17 07:47:21+00:00,[],None
568,https://github.com/ldnavarro/Proyecto-1-Grupo-8.git,2017-03-14 23:26:08+00:00,,0,ldnavarro/Proyecto-1-Grupo-8,85007231,Verilog,Proyecto-1-Grupo-8,2,0,2017-03-15 04:24:43+00:00,[],None
569,https://github.com/TramyLee/cordic_base.git,2017-02-25 06:58:41+00:00,,0,TramyLee/cordic_base,83113169,Verilog,cordic_base,117,0,2017-02-25 07:36:45+00:00,[],https://api.github.com/licenses/mit
570,https://github.com/amiiigh/mips.git,2017-03-07 11:50:48+00:00,,0,amiiigh/mips,84193390,Verilog,mips,147755,0,2019-07-26 18:27:46+00:00,[],None
571,https://github.com/dmedser/hsi.git,2017-01-25 16:55:10+00:00,high speed interface,0,dmedser/hsi,80035223,Verilog,hsi,168,0,2017-01-25 16:58:46+00:00,[],None
572,https://github.com/rafaellepalmos/Xilinx_Verilog.git,2017-01-28 18:31:11+00:00,Digital Logic Design in Verilog,0,rafaellepalmos/Xilinx_Verilog,80302247,Verilog,Xilinx_Verilog,96,0,2017-01-28 18:43:26+00:00,[],https://api.github.com/licenses/mit
573,https://github.com/ruhulamin113056/ALU4_7segment_project.git,2017-02-12 04:11:25+00:00,ALU4_7segment_project,0,ruhulamin113056/ALU4_7segment_project,81702059,Verilog,ALU4_7segment_project,15,0,2017-02-12 04:13:08+00:00,[],None
574,https://github.com/ruhulamin113056/A_Tiny_RISC_CPU_-project.git,2017-02-11 17:39:15+00:00,,0,ruhulamin113056/A_Tiny_RISC_CPU_-project,81669891,Verilog,A_Tiny_RISC_CPU_-project,7,0,2017-02-11 19:39:52+00:00,[],None
575,https://github.com/paru93/ESD_544_final_project.git,2017-03-08 23:04:33+00:00,,0,paru93/ESD_544_final_project,84374748,Verilog,ESD_544_final_project,4,0,2017-03-08 23:08:17+00:00,[],None
576,https://github.com/nvonturk/ece_350.git,2017-03-03 21:10:30+00:00,,0,nvonturk/ece_350,83841602,Verilog,ece_350,739,0,2017-03-03 21:14:17+00:00,[],None
577,https://github.com/yihuihe/PPC.git,2017-03-04 14:10:01+00:00,PowerPC  CPU,2,yihuihe/PPC,83897921,Verilog,PPC,20,0,2017-03-04 14:27:45+00:00,[],None
578,https://github.com/k0079898/2016-Hardware-Final-Project-2048.git,2017-03-13 14:28:12+00:00,,0,k0079898/2016-Hardware-Final-Project-2048,84835987,Verilog,2016-Hardware-Final-Project-2048,614,0,2017-04-17 11:16:49+00:00,[],None
579,https://github.com/VictorBalbo/LabAOC2.git,2017-03-13 09:31:04+00:00,,0,VictorBalbo/LabAOC2,84808163,Verilog,LabAOC2,11161,0,2017-03-13 09:49:34+00:00,[],None
580,https://github.com/arthurmgo/mips-oac-2.git,2017-03-13 16:31:50+00:00,Implementação do MIPS em Verilog,0,arthurmgo/mips-oac-2,84849814,Verilog,mips-oac-2,21,0,2018-01-04 19:38:33+00:00,[],None
581,https://github.com/amuthabharathi/icestick_blink.git,2017-02-07 05:32:44+00:00,,0,amuthabharathi/icestick_blink,81170349,Verilog,icestick_blink,5,0,2017-02-07 05:33:20+00:00,[],None
582,https://github.com/soteaA/8-Queen_CPU_Verilog.git,2017-02-15 15:21:36+00:00,,1,soteaA/8-Queen_CPU_Verilog,82074631,Verilog,8-Queen_CPU_Verilog,13023,0,2017-02-15 15:22:26+00:00,[],None
583,https://github.com/dube77/CS385MIPS.git,2017-02-15 22:47:00+00:00,Final project for CS 385 - Computer Architecture,0,dube77/CS385MIPS,82114630,Verilog,CS385MIPS,217,0,2017-02-22 23:38:59+00:00,[],None
584,https://github.com/wenzhengxing/DigitalTrafficController.git,2017-02-17 04:30:32+00:00,curriculum design of digital logic,0,wenzhengxing/DigitalTrafficController,82257302,Verilog,DigitalTrafficController,20,0,2017-02-17 04:41:52+00:00,['verilog-hdl'],https://api.github.com/licenses/gpl-3.0
585,https://github.com/eron93br/Verilog.git,2017-02-17 18:43:31+00:00,Verilog codes to share with GitHub community,0,eron93br/Verilog,82327358,Verilog,Verilog,273,0,2017-02-19 14:49:21+00:00,[],None
586,https://github.com/giang12/vpartlist.git,2017-02-14 23:55:00+00:00,build a parts list for a verilog module,0,giang12/vpartlist,82001128,Verilog,vpartlist,38,0,2017-02-15 01:03:27+00:00,[],None
587,https://github.com/vava24680/Computer_Oranization_Lab.git,2017-03-18 14:37:09+00:00,,0,vava24680/Computer_Oranization_Lab,85407961,Verilog,Computer_Oranization_Lab,1106,0,2017-03-18 14:54:54+00:00,[],None
588,https://github.com/phanrahan/greenpak.git,2017-04-02 15:54:34+00:00,,0,phanrahan/greenpak,86997165,Verilog,greenpak,6,0,2018-07-08 17:43:12+00:00,[],https://api.github.com/licenses/mit
589,https://github.com/peterino2/Term-Project-Nesoc.git,2017-04-01 23:16:51+00:00,Term project for ELEX 7660,0,peterino2/Term-Project-Nesoc,86948689,Verilog,Term-Project-Nesoc,326,0,2017-04-17 05:25:25+00:00,[],None
590,https://github.com/PeterFoy/arrow-sockit-ghrd.git,2017-03-21 19:30:31+00:00,,0,PeterFoy/arrow-sockit-ghrd,85744674,Verilog,arrow-sockit-ghrd,18047,0,2017-03-29 16:52:59+00:00,[],None
591,https://github.com/waitforthirty/fpga3_wait.git,2017-03-22 12:29:15+00:00,,0,waitforthirty/fpga3_wait,85825010,Verilog,fpga3_wait,10136,0,2017-03-22 12:55:17+00:00,[],None
592,https://github.com/baixiaobest/ee115c.git,2017-02-25 00:53:20+00:00,ee115c,0,baixiaobest/ee115c,83095517,Verilog,ee115c,1074,0,2017-03-06 03:30:50+00:00,[],None
593,https://github.com/lukeZhangMengxi/CPEN391Module1-.git,2017-02-27 06:58:49+00:00,,0,lukeZhangMengxi/CPEN391Module1-,83278681,Verilog,CPEN391Module1-,58297,0,2017-02-27 07:06:47+00:00,[],None
594,https://github.com/asdrubal25/Proyecto-1-Grupo-9.git,2017-03-09 21:10:10+00:00,,0,asdrubal25/Proyecto-1-Grupo-9,84488921,Verilog,Proyecto-1-Grupo-9,24,0,2017-03-09 22:01:55+00:00,[],None
595,https://github.com/PabloAvLo/Labo_Digitales.git,2017-03-29 14:07:18+00:00,,0,PabloAvLo/Labo_Digitales,86589786,Verilog,Labo_Digitales,217,0,2017-03-29 15:18:32+00:00,[],None
596,https://github.com/chiusin97525/Game-Console.git,2017-03-31 05:07:08+00:00,CSCB58 UTSC Winter 2017 Semester,0,chiusin97525/Game-Console,86780047,Verilog,Game-Console,13,0,2018-01-11 05:16:36+00:00,[],None
597,https://github.com/Mick-Dan/CSCB58-Project.git,2017-03-31 18:37:25+00:00,,0,Mick-Dan/CSCB58-Project,86849528,Verilog,CSCB58-Project,2,0,2017-03-31 18:41:33+00:00,[],None
598,https://github.com/ECE425/mips-pipelined-datapath.git,2017-02-28 18:50:56+00:00,,0,ECE425/mips-pipelined-datapath,83467638,Verilog,mips-pipelined-datapath,26,0,2017-02-28 19:53:05+00:00,[],None
599,https://github.com/AlexFroio/ahfRISC521.git,2017-02-28 20:57:36+00:00,Verilog based ARM CPU with Harvard architecture memory and cache design.,0,AlexFroio/ahfRISC521,83478392,Verilog,ahfRISC521,56968,0,2017-02-28 20:59:35+00:00,[],None
600,https://github.com/juda665/ECEN_2350_Project1.git,2017-03-01 21:59:21+00:00,,0,juda665/ECEN_2350_Project1,83605991,Verilog,ECEN_2350_Project1,86,0,2017-03-01 21:59:23+00:00,[],None
601,https://github.com/jhonedarts/SD-2017.1.git,2017-04-02 16:18:34+00:00,Sistemas Digitais 2017.1 ,0,jhonedarts/SD-2017.1,86998730,Verilog,SD-2017.1,124561,0,2017-06-13 04:26:49+00:00,[],None
602,https://github.com/opalkelly-opensource/Synchronizers.git,2017-03-16 16:35:20+00:00,A collection of basic FPGA-agnostic synchronizers for use in designs,0,opalkelly-opensource/Synchronizers,85218763,Verilog,Synchronizers,5,0,2023-01-28 03:48:37+00:00,[],https://api.github.com/licenses/mit
603,https://github.com/daniellozuz/SR.git,2017-03-20 11:57:44+00:00,Verilog introductory exercises.,0,daniellozuz/SR,85571556,Verilog,SR,4701,0,2018-05-24 15:55:33+00:00,[],None
604,https://github.com/BraileanuAndreea/GameOfLife---Verilog.git,2017-03-22 18:48:14+00:00,,0,BraileanuAndreea/GameOfLife---Verilog,85864287,Verilog,GameOfLife---Verilog,7,0,2017-03-22 18:52:10+00:00,[],None
605,https://github.com/RamessesYin/SE345.git,2017-03-21 07:21:58+00:00,Simple CPU design in FPGA,0,RamessesYin/SE345,85671260,Verilog,SE345,22,0,2018-01-05 08:10:37+00:00,[],None
606,https://github.com/YasasSeneviratne/ResearchProject.git,2017-03-21 15:20:38+00:00,,0,YasasSeneviratne/ResearchProject,85717966,Verilog,ResearchProject,757,0,2017-03-21 15:23:40+00:00,[],None
607,https://github.com/mishellscripts/DaVinci-v1.0m.git,2017-03-28 03:31:38+00:00,Mixed model (behavioral and gate level) of computer system with a 32-bit processor and 256MB memory. Supports CS147DV instruction set.,0,mishellscripts/DaVinci-v1.0m,86411047,Verilog,DaVinci-v1.0m,34216,0,2020-01-30 23:21:02+00:00,[],None
608,https://github.com/ioavgous/Mips-CPU-implemented-In-Verilog2.git,2017-03-29 12:53:13+00:00,This is a simple Mips implementation written in Verilog,0,ioavgous/Mips-CPU-implemented-In-Verilog2,86581788,Verilog,Mips-CPU-implemented-In-Verilog2,513,0,2017-03-29 12:56:52+00:00,[],None
609,https://github.com/nawawy/RISC-V-Processor.git,2017-02-20 15:07:07+00:00,,0,nawawy/RISC-V-Processor,82570753,Verilog,RISC-V-Processor,85,0,2017-03-15 01:45:30+00:00,[],None
610,https://github.com/akita11/EyeTracker.git,2017-03-10 12:13:30+00:00,,0,akita11/EyeTracker,84556541,Verilog,EyeTracker,7278,0,2017-03-11 07:45:16+00:00,[],None
611,https://github.com/talbotmd/ee180lab4.git,2017-03-11 23:49:10+00:00,,0,talbotmd/ee180lab4,84687534,Verilog,ee180lab4,158,0,2017-03-11 23:55:51+00:00,[],None
612,https://github.com/collielimabean/CS552-Spring2016.git,2017-03-12 04:35:47+00:00,,0,collielimabean/CS552-Spring2016,84700068,Verilog,CS552-Spring2016,24488,0,2018-01-25 18:57:08+00:00,[],None
613,https://github.com/italianassassin3/codingground.git,2017-03-02 15:39:08+00:00,Main Repository for Coding Ground,0,italianassassin3/codingground,83694348,Verilog,codingground,162,0,2017-03-02 15:39:13+00:00,[],None
614,https://github.com/kelayamatoz/ee109_computer.git,2017-02-27 22:37:39+00:00,design files for ee109_computer based on de1soc,0,kelayamatoz/ee109_computer,83364296,Verilog,ee109_computer,72,0,2017-02-27 22:39:23+00:00,[],None
615,https://github.com/brysonli12/CS152A-Lab4-TicTacToe.git,2017-02-22 03:42:32+00:00,CS M152A Winter 2017 Final Project,1,brysonli12/CS152A-Lab4-TicTacToe,82757492,Verilog,CS152A-Lab4-TicTacToe,9168,0,2017-03-18 04:35:20+00:00,"['verilog', 'tic-tac-toe', 'debounce', 'synchronizer', 'vga']",https://api.github.com/licenses/mit
616,https://github.com/kevin71104/CA_DSD.git,2017-03-06 03:55:19+00:00,,0,kevin71104/CA_DSD,84027913,Verilog,CA_DSD,15281,0,2017-09-27 14:04:02+00:00,[],None
617,https://github.com/stevesurdu/OSCN.git,2017-02-02 21:46:26+00:00,,0,stevesurdu/OSCN,80771815,Verilog,OSCN,8,0,2017-02-02 21:57:31+00:00,[],None
618,https://github.com/jkcao9267/ECE354.git,2017-02-03 17:58:52+00:00,Computer Systems Lab 2,0,jkcao9267/ECE354,80854591,Verilog,ECE354,252647,0,2017-04-27 02:55:57+00:00,"['embedded-systems', 'c', 'verilog']",None
619,https://github.com/mario2904/ICOM4215-Project.git,2017-02-11 19:08:09+00:00,Simulation of a subset of the ARM architecture using Verilog.,0,mario2904/ICOM4215-Project,81675391,Verilog,ICOM4215-Project,3698,0,2017-02-11 20:56:45+00:00,[],https://api.github.com/licenses/mit
620,https://github.com/ruhulamin113056/Bubble_Parallel_sort_-project.git,2017-02-12 04:25:21+00:00,Bubble_Parallel_sort_ project,0,ruhulamin113056/Bubble_Parallel_sort_-project,81702621,Verilog,Bubble_Parallel_sort_-project,16,0,2017-02-12 04:26:22+00:00,[],None
621,https://github.com/CharlesMeng1211/codingground.git,2017-02-14 09:24:27+00:00,Main Repository for Coding Ground,0,CharlesMeng1211/codingground,81928051,Verilog,codingground,0,0,2017-02-14 09:24:32+00:00,[],None
622,https://github.com/parthrgandhi/Floating-Point-Multiplier.git,2017-02-17 04:25:22+00:00,FPU for single point precision multiplication,0,parthrgandhi/Floating-Point-Multiplier,82257021,Verilog,Floating-Point-Multiplier,1994,0,2017-02-17 04:36:26+00:00,[],None
623,https://github.com/netaddi/nexys4ddr.git,2017-02-07 07:03:04+00:00,the library for nexys4 ddr board.,0,netaddi/nexys4ddr,81177436,Verilog,nexys4ddr,9,0,2017-02-07 07:07:51+00:00,[],None
624,https://github.com/tbags/verlog.git,2017-03-14 15:13:11+00:00,,0,tbags/verlog,84963685,Verilog,verlog,2,0,2017-03-14 15:15:29+00:00,[],None
625,https://github.com/Bo-Yuan-Huang/Design-Driver.git,2017-02-24 06:43:21+00:00,Design driver for the hardware security project,0,Bo-Yuan-Huang/Design-Driver,83010418,Verilog,Design-Driver,73756,0,2021-05-16 07:17:56+00:00,[],None
626,https://github.com/paleolithicman/test.git,2017-02-22 04:34:21+00:00,,0,paleolithicman/test,82760968,Verilog,test,129,0,2017-02-22 04:41:43+00:00,[],None
627,https://github.com/eltsai/32bit-MIPS-CPU.git,2017-03-16 08:58:18+00:00,MIPS CPU implemented in Verilog,0,eltsai/32bit-MIPS-CPU,85174211,Verilog,32bit-MIPS-CPU,5384,0,2019-09-15 17:10:07+00:00,"['computer-organisation-architechure', 'computer-organization']",https://api.github.com/licenses/gpl-2.0
628,https://github.com/a19c97/Mastermind.git,2017-03-18 16:54:25+00:00,Final project CSC258,0,a19c97/Mastermind,85417355,Verilog,Mastermind,148,0,2017-03-18 17:09:50+00:00,[],None
629,https://github.com/ryanctally/Verilog.git,2017-03-16 16:36:23+00:00,,0,ryanctally/Verilog,85218863,Verilog,Verilog,0,0,2017-03-16 16:39:15+00:00,[],None
630,https://github.com/huuduy216/ARM-FPGA-Research.git,2017-03-17 02:33:08+00:00,,0,huuduy216/ARM-FPGA-Research,85262627,Verilog,ARM-FPGA-Research,53020,0,2017-03-17 02:39:30+00:00,[],None
631,https://github.com/kjleeic/soc2017_1.git,2017-03-24 11:24:24+00:00,soc2017_1,0,kjleeic/soc2017_1,86060664,Verilog,soc2017_1,7307,0,2017-03-24 11:29:50+00:00,[],None
632,https://github.com/cchinmai19/ASIC-Design.git,2017-04-01 20:05:22+00:00,"Floating Point Processor, Double based Number System Multiplier",0,cchinmai19/ASIC-Design,86939475,Verilog,ASIC-Design,3003,0,2017-04-02 04:31:07+00:00,[],None
633,https://github.com/mnruecke/PSoC-verilog-testbench.git,2017-04-02 21:53:12+00:00,,0,mnruecke/PSoC-verilog-testbench,87018661,Verilog,PSoC-verilog-testbench,1849,0,2023-02-06 21:14:30+00:00,[],None
634,https://github.com/raj10071997/ALU_VERILOG.git,2017-04-03 02:02:21+00:00,,0,raj10071997/ALU_VERILOG,87030330,Verilog,ALU_VERILOG,209,0,2017-04-03 02:20:13+00:00,[],None
635,https://github.com/yeyMelexis/lab2.git,2017-01-27 23:15:36+00:00,,0,yeyMelexis/lab2,80254149,Verilog,lab2,11,0,2017-01-27 23:16:18+00:00,[],None
636,https://github.com/4n3ver/EggTimer.git,2017-01-30 09:41:14+00:00,,0,4n3ver/EggTimer,80408793,Verilog,EggTimer,7673,0,2017-01-30 09:41:56+00:00,[],None
637,https://github.com/byronhopps/ECE_385.git,2017-02-03 08:15:22+00:00,,0,byronhopps/ECE_385,80810080,Verilog,ECE_385,2588,0,2017-03-07 18:02:13+00:00,[],None
638,https://github.com/leomlay/fraternity_i2s.git,2017-02-16 05:48:58+00:00,,0,leomlay/fraternity_i2s,82144327,Verilog,fraternity_i2s,5,0,2017-02-16 05:54:50+00:00,[],None
639,https://github.com/ekuecks/152a.git,2017-03-07 21:57:45+00:00,,0,ekuecks/152a,84250233,Verilog,152a,256,0,2020-03-12 19:21:10+00:00,[],None
640,https://github.com/zhouben/fpga_experiment.git,2017-02-19 03:28:53+00:00,FPGA experiment,0,zhouben/fpga_experiment,82432533,Verilog,fpga_experiment,1028,0,2018-07-04 09:17:19+00:00,[],None
641,https://github.com/gr3249/proj3.git,2017-02-21 05:07:03+00:00,,0,gr3249/proj3,82638411,Verilog,proj3,8,0,2017-02-21 05:11:15+00:00,[],None
642,https://github.com/JLU-OSTA/BasicCombinationalLogicCircuit.git,2017-03-25 16:02:22+00:00,Some Basic Combinational Logic Circuit.,0,JLU-OSTA/BasicCombinationalLogicCircuit,86169792,Verilog,BasicCombinationalLogicCircuit,7,0,2017-03-25 16:07:36+00:00,[],None
643,https://github.com/agumig/Proyecto-Final-RFID.git,2017-03-23 05:55:43+00:00,,0,agumig/Proyecto-Final-RFID,85912366,Verilog,Proyecto-Final-RFID,8,0,2017-03-23 06:02:51+00:00,[],None
644,https://github.com/devamadala/CS204-Computer-Architecture.git,2017-03-24 02:39:33+00:00,Course work,0,devamadala/CS204-Computer-Architecture,86019538,Verilog,CS204-Computer-Architecture,5,0,2017-03-24 02:41:11+00:00,[],None
645,https://github.com/simoore/FMC151-driver.git,2017-03-25 05:39:34+00:00,FPGA code to initialise and operate the FMC151 analog IO card.,1,simoore/FMC151-driver,86135381,Verilog,FMC151-driver,23,0,2020-10-27 01:21:04+00:00,[],https://api.github.com/licenses/mit
646,https://github.com/nbenavi/FPGA_Synth.git,2017-03-27 03:24:37+00:00,,0,nbenavi/FPGA_Synth,86286941,Verilog,FPGA_Synth,100,0,2017-03-27 03:25:35+00:00,[],None
647,https://github.com/DonHiggins/TB3_fpga_src_n_pjt_files_4_github.git,2017-02-02 00:15:55+00:00,"FPGA and CPLD code, pjt, and config files",0,DonHiggins/TB3_fpga_src_n_pjt_files_4_github,80678345,Verilog,TB3_fpga_src_n_pjt_files_4_github,8730,0,2018-08-10 17:18:24+00:00,[],None
648,https://github.com/angelazb/b58_project.git,2017-03-31 19:52:47+00:00,,0,angelazb/b58_project,86855258,Verilog,b58_project,8,0,2017-03-31 20:02:07+00:00,[],None
649,https://github.com/zhang-renh/Hardware-emulation.git,2017-03-29 11:32:29+00:00,,0,zhang-renh/Hardware-emulation,86574523,Verilog,Hardware-emulation,14,0,2017-04-12 03:09:31+00:00,[],None
650,https://github.com/josefallas0302/Labo_Digitales.git,2017-03-29 17:27:48+00:00,,0,josefallas0302/Labo_Digitales,86610522,Verilog,Labo_Digitales,186,0,2017-04-02 03:47:08+00:00,[],None
651,https://github.com/tskuo/Single-Cycle-MIPS.git,2017-03-17 05:28:04+00:00,A single-cycle MIPS processor,0,tskuo/Single-Cycle-MIPS,85274219,Verilog,Single-Cycle-MIPS,3,0,2017-03-17 05:32:18+00:00,[],None
652,https://github.com/lanceelot/Test_01.git,2017-03-17 02:26:57+00:00,,0,lanceelot/Test_01,85262138,Verilog,Test_01,0,0,2017-03-17 02:36:15+00:00,[],None
653,https://github.com/tamryan3/CSCB58_Project.git,2017-03-31 20:22:33+00:00,,0,tamryan3/CSCB58_Project,86857408,Verilog,CSCB58_Project,38,0,2017-03-31 23:40:59+00:00,[],None
654,https://github.com/K-Wu/Digital-Circuit-Experiment.git,2017-04-04 07:59:57+00:00,,0,K-Wu/Digital-Circuit-Experiment,87161578,Verilog,Digital-Circuit-Experiment,10972,0,2017-07-06 21:50:41+00:00,[],https://api.github.com/licenses/mit
655,https://github.com/wstroks/PblSD.git,2017-04-04 00:37:14+00:00,,1,wstroks/PblSD,87134129,Verilog,PblSD,39376,0,2017-05-26 03:10:50+00:00,[],None
656,https://github.com/HarshaKosala/Verilog-Counter.git,2017-02-07 05:57:29+00:00,4-bit Counter implementation in verilog,0,HarshaKosala/Verilog-Counter,81172114,Verilog,Verilog-Counter,1,0,2017-02-07 05:58:04+00:00,[],None
657,https://github.com/f-fathurrahman/BelajarVerilog.git,2017-02-13 03:20:09+00:00,,0,f-fathurrahman/BelajarVerilog,81780379,Verilog,BelajarVerilog,22825,0,2017-03-25 22:14:57+00:00,[],None
658,https://github.com/alu0100789331/dise-o.git,2017-02-14 21:09:26+00:00,,0,alu0100789331/dise-o,81989385,Verilog,dise-o,12,0,2017-02-14 21:11:19+00:00,[],None
659,https://github.com/dhruvsagar/processor-design.git,2017-02-16 23:46:15+00:00,assignment 1,0,dhruvsagar/processor-design,82237241,Verilog,processor-design,8121,0,2017-02-16 23:46:31+00:00,[],None
660,https://github.com/TargetIt/soc.git,2017-02-05 15:02:31+00:00,record tech about system on chip ,0,TargetIt/soc,81000134,Verilog,soc,441,0,2018-05-13 06:09:21+00:00,[],None
661,https://github.com/antaricky/Tank-City.git,2017-02-05 21:15:48+00:00,ECE 385 Final Project,0,antaricky/Tank-City,81022671,Verilog,Tank-City,733,0,2017-02-05 21:29:09+00:00,[],None
662,https://github.com/ym31433/Digital-Circuit-Lab.git,2017-02-06 03:04:51+00:00,"Used FPGA to implement traffic lights, RSA decoder, and audio recorder",0,ym31433/Digital-Circuit-Lab,81042447,Verilog,Digital-Circuit-Lab,17,0,2017-02-06 03:15:45+00:00,[],None
663,https://github.com/Roboy/myoFPGA.git,2017-02-04 16:29:00+00:00,This repo contains design files for altera de0 nano fpga implementing control for myoMuscles via SPI,0,Roboy/myoFPGA,80931938,Verilog,myoFPGA,1562057,0,2017-04-27 23:37:53+00:00,[],None
664,https://github.com/hbwangjinwu/PIO_Interrupt.git,2017-02-07 06:04:22+00:00,A example  implement a custom driver for a button pio interrupt driver and test application on DE1_SoC Board,0,hbwangjinwu/PIO_Interrupt,81172635,Verilog,PIO_Interrupt,178,0,2017-02-07 07:54:23+00:00,[],None
665,https://github.com/kcaebe/cs552project.git,2017-02-12 22:49:04+00:00,A Verilog implementation of 5 stage pipelined processor running the WISC-13 ISA. This was created for a CS552 project during the Spring 2017 semester,0,kcaebe/cs552project,81763722,Verilog,cs552project,6304,0,2018-10-06 02:14:04+00:00,[],None
666,https://github.com/ruhulamin113056/Booth_Multiplier_-project.git,2017-02-12 04:20:13+00:00,Booth_Multiplier_ project,0,ruhulamin113056/Booth_Multiplier_-project,81702406,Verilog,Booth_Multiplier_-project,3,0,2017-02-12 04:20:53+00:00,[],None
667,https://github.com/ruhulamin113056/PS2_Mouse-_FPGA_Controller_Project.git,2017-02-12 04:46:58+00:00,PS2_Mouse _FPGA_Controller_Project,0,ruhulamin113056/PS2_Mouse-_FPGA_Controller_Project,81703507,Verilog,PS2_Mouse-_FPGA_Controller_Project,22,0,2019-07-17 12:41:51+00:00,[],None
668,https://github.com/pengzhiliang/clock-based-on-basys2.git,2017-03-12 15:10:09+00:00,,0,pengzhiliang/clock-based-on-basys2,84734833,Verilog,clock-based-on-basys2,9,0,2017-03-12 15:13:26+00:00,[],None
669,https://github.com/maknoon/cpen311.git,2017-03-16 03:55:47+00:00,labs,0,maknoon/cpen311,85150613,Verilog,cpen311,16563,0,2017-03-16 03:58:12+00:00,[],None
670,https://github.com/xshangyong/uvm_cam2vga_tb.git,2017-02-21 14:37:43+00:00,test bench of cam2vga based on uvm,0,xshangyong/uvm_cam2vga_tb,82689998,Verilog,uvm_cam2vga_tb,390,0,2017-02-21 14:52:39+00:00,[],None
671,https://github.com/phoang31/MIPS-PROCESSOR.git,2017-02-26 08:16:32+00:00,Verilog codes for designing a MIPS Processor ,0,phoang31/MIPS-PROCESSOR,83193478,Verilog,MIPS-PROCESSOR,18,0,2017-02-26 08:23:35+00:00,[],None
672,https://github.com/ainomelody/CODesign.git,2017-02-26 02:18:05+00:00,,0,ainomelody/CODesign,83176944,Verilog,CODesign,34,0,2017-02-26 02:21:15+00:00,[],None
673,https://github.com/Sporski/Binary-to-Hexadecimal-FPGA.git,2017-03-16 18:55:32+00:00,This contains only the .v file necessary for the execution of the converter.,0,Sporski/Binary-to-Hexadecimal-FPGA,85231391,Verilog,Binary-to-Hexadecimal-FPGA,8,0,2017-03-16 18:56:10+00:00,[],None
674,https://github.com/EvanWY/CPULab.git,2017-03-13 20:27:26+00:00,,0,EvanWY/CPULab,84871295,Verilog,CPULab,1983,0,2017-03-13 20:28:59+00:00,[],None
675,https://github.com/Digilent/Cmod-A7-15T-XADC.git,2017-03-21 17:38:00+00:00,,0,Digilent/Cmod-A7-15T-XADC,85733877,Verilog,Cmod-A7-15T-XADC,20,0,2018-09-10 21:07:15+00:00,[],None
676,https://github.com/rasantos24/PruebaDiseno.git,2017-03-24 02:12:47+00:00,Prueba,0,rasantos24/PruebaDiseno,86017445,Verilog,PruebaDiseno,1,0,2017-03-24 02:12:57+00:00,[],None
677,https://github.com/mehdish89/CSE-590-PROJECT.git,2017-03-24 00:51:54+00:00,,0,mehdish89/CSE-590-PROJECT,86011857,Verilog,CSE-590-PROJECT,241,0,2017-03-24 00:52:44+00:00,[],None
678,https://github.com/csbrown9338/CSCB58Final.git,2017-03-29 04:01:47+00:00,The code for our final project in B58,0,csbrown9338/CSCB58Final,86536855,Verilog,CSCB58Final,17,0,2017-03-31 19:16:12+00:00,[],None
679,https://github.com/JimmyWen511/b58FinalProject.git,2017-03-31 02:20:59+00:00,,0,JimmyWen511/b58FinalProject,86769014,Verilog,b58FinalProject,21,0,2019-02-08 15:52:28+00:00,[],None
680,https://github.com/Sohanpatro/SingleCycle_CPU_Design.git,2017-03-25 11:14:21+00:00,developed a Single Cylce CPU (RISC architecture) in verilog HDL using Xilinx ISE 14.7,0,Sohanpatro/SingleCycle_CPU_Design,86151750,Verilog,SingleCycle_CPU_Design,997,0,2018-10-09 16:13:29+00:00,[],None
681,https://github.com/andreipdlsn/veriloglab.git,2017-03-29 15:43:51+00:00,,0,andreipdlsn/veriloglab,86600549,Verilog,veriloglab,3,0,2017-03-29 15:46:26+00:00,[],None
682,https://github.com/leonidaszhengq/combine.git,2017-02-27 12:32:35+00:00,,0,leonidaszhengq/combine,83308274,Verilog,combine,16,0,2017-02-27 12:34:01+00:00,[],None
683,https://github.com/nathanrossi/gps-clock-project.git,2017-03-01 08:06:40+00:00,,0,nathanrossi/gps-clock-project,83528847,Verilog,gps-clock-project,167,0,2023-10-29 13:24:33+00:00,[],https://api.github.com/licenses/mit
684,https://github.com/heiga/ESP8266_AppNotes.git,2017-03-20 03:08:05+00:00,app notes,0,heiga/ESP8266_AppNotes,85530113,Verilog,ESP8266_AppNotes,21170,0,2017-03-20 03:08:57+00:00,[],None
685,https://github.com/dananjayamahesh/ceyloniac.git,2017-03-20 10:14:40+00:00,High Performance OpenFlow Aware Custom RISC Network Processor,0,dananjayamahesh/ceyloniac,85562626,Verilog,ceyloniac,18,0,2017-04-05 13:05:09+00:00,[],None
686,https://github.com/miltontls/milton_ac1_ex1.git,2017-03-31 23:17:39+00:00,puc minas - arquitetura dos computadores - exesisio 1,0,miltontls/milton_ac1_ex1,86867399,Verilog,milton_ac1_ex1,0,0,2017-03-31 23:18:21+00:00,[],None
687,https://github.com/SebastianQC/proy_2_grupo_1_I_2017.git,2017-03-27 02:13:20+00:00,"Segundo Proyecto (Isabel, Anthony y Sebastián)",1,SebastianQC/proy_2_grupo_1_I_2017,86281209,Verilog,proy_2_grupo_1_I_2017,40,0,2017-03-29 00:43:48+00:00,[],None
688,https://github.com/ShardFX/fpga-temperature-range-simple-test.git,2017-03-01 18:14:25+00:00,"LED on if temp between 50 and 60. 10000000 - 10011001 binary. 0C=00000000, 100C=11111111",0,ShardFX/fpga-temperature-range-simple-test,83585882,Verilog,fpga-temperature-range-simple-test,20,0,2017-03-01 18:17:08+00:00,[],https://api.github.com/licenses/gpl-3.0
689,https://github.com/YorkiSerrano/codingground.git,2017-02-28 02:04:03+00:00,Main Repository for Coding Ground,0,YorkiSerrano/codingground,83377962,Verilog,codingground,90,0,2017-02-28 02:04:08+00:00,[],None
690,https://github.com/zgbbgz/Blogs.git,2017-03-25 08:58:27+00:00,learn to use,0,zgbbgz/Blogs,86144872,Verilog,Blogs,1,0,2017-03-25 15:39:01+00:00,[],None
691,https://github.com/JennyMedellin06/Arqui.git,2017-03-27 19:55:42+00:00,,0,JennyMedellin06/Arqui,86378097,Verilog,Arqui,2097,0,2017-03-27 19:57:49+00:00,[],None
692,https://github.com/DaveChamberlain/spartan6-risc.git,2017-03-29 00:09:36+00:00,,0,DaveChamberlain/spartan6-risc,86519632,Verilog,spartan6-risc,23,0,2017-03-29 01:08:16+00:00,[],None
693,https://github.com/crystalpirate/GF_Verilog.git,2017-02-24 05:57:01+00:00,Galios Field Arithmetic Unit,0,crystalpirate/GF_Verilog,83006752,Verilog,GF_Verilog,39,0,2017-02-24 05:58:43+00:00,[],None
694,https://github.com/xdober/mipsCpuVerilog.git,2017-02-22 15:30:15+00:00,,0,xdober/mipsCpuVerilog,82820549,Verilog,mipsCpuVerilog,36,0,2018-12-02 14:43:33+00:00,[],None
695,https://github.com/fsegurac/Digital-II.git,2017-03-21 15:45:10+00:00,"Proyecto realizado para la asignatura electrónica digital II de la Universidad Nacional de Colombia, durante el primer semestre del 2017",0,fsegurac/Digital-II,85720895,Verilog,Digital-II,13059,0,2017-03-21 16:27:46+00:00,[],None
696,https://github.com/oliveruthio/Computer_Architecture.git,2017-03-17 01:04:06+00:00,,0,oliveruthio/Computer_Architecture,85256072,Verilog,Computer_Architecture,1194,0,2017-03-17 01:05:04+00:00,[],None
697,https://github.com/keys961/Calculator.git,2017-03-26 11:02:01+00:00,Project of Logic & Computer Design Fundamental using Verilog,0,keys961/Calculator,86226064,Verilog,Calculator,4821,0,2023-01-27 23:15:41+00:00,[],None
698,https://github.com/codespert/Pulse-Generation-using-Verilog.git,2017-03-26 04:55:18+00:00,,0,codespert/Pulse-Generation-using-Verilog,86208585,Verilog,Pulse-Generation-using-Verilog,1,0,2017-03-26 04:55:53+00:00,[],None
699,https://github.com/BramV122/Project_Synth.git,2017-03-14 11:54:05+00:00,,0,BramV122/Project_Synth,84943501,Verilog,Project_Synth,0,0,2017-03-14 12:05:13+00:00,[],None
700,https://github.com/justinwhill94/UKY-EE480-Project4.git,2017-04-03 18:46:04+00:00,,0,justinwhill94/UKY-EE480-Project4,87108708,Verilog,UKY-EE480-Project4,123,0,2017-04-04 22:41:06+00:00,[],None
701,https://github.com/snail3git/axi_master.git,2017-02-17 21:44:07+00:00,,0,snail3git/axi_master,82340695,Verilog,axi_master,0,0,2017-02-17 21:55:01+00:00,[],None
702,https://github.com/tgiv014/ECE441-Project-2.git,2017-02-18 17:13:20+00:00,"Verilog code for synchronous 50,000,000:1 clock divider, 4 bit up counter, and seven segment decoder.",1,tgiv014/ECE441-Project-2,82402831,Verilog,ECE441-Project-2,3,0,2019-07-24 11:19:26+00:00,[],https://api.github.com/licenses/mit
703,https://github.com/jddelgado95/Proyecto-1-Grupo-3.git,2017-02-15 20:24:11+00:00,,0,jddelgado95/Proyecto-1-Grupo-3,82102986,Verilog,Proyecto-1-Grupo-3,6,0,2017-03-06 22:13:37+00:00,[],None
704,https://github.com/lashanfaliq95/ProggrammingTheSevenSegmentDisplay.git,2017-01-27 13:27:40+00:00,seven segment dispaly,0,lashanfaliq95/ProggrammingTheSevenSegmentDisplay,80209370,Verilog,ProggrammingTheSevenSegmentDisplay,2,0,2017-05-13 20:33:48+00:00,[],None
705,https://github.com/Insper/Util-Altera-DE0-nano-FPGA.git,2017-01-27 21:21:25+00:00,Exemplos para utilizacao da placa de desenvolvimento DE nano FPGA,0,Insper/Util-Altera-DE0-nano-FPGA,80246968,Verilog,Util-Altera-DE0-nano-FPGA,111,0,2017-01-28 12:44:28+00:00,[],None
706,https://github.com/Visual-e/cyclone4_demo_src.git,2017-02-05 05:03:07+00:00,Красивые демо эффекты,0,Visual-e/cyclone4_demo_src,80969985,Verilog,cyclone4_demo_src,4590,0,2017-02-05 05:05:50+00:00,[],None
707,https://github.com/leinardo/funcverif.git,2017-02-21 20:47:07+00:00,Repositorio para trabajar el proyecto del curso Verificación Funcional  I-Cutrimestre-2017,0,leinardo/funcverif,82725489,Verilog,funcverif,2214,0,2017-02-21 20:51:29+00:00,[],None
708,https://github.com/stevekerrison/mcenoc-rv.git,2017-02-22 14:16:26+00:00,MCENoC-RV: An implementation of the University of Bristol MCENoC with PicoRV32 processors,0,stevekerrison/mcenoc-rv,82812436,Verilog,mcenoc-rv,257,0,2017-02-22 14:16:53+00:00,[],https://api.github.com/licenses/isc
709,https://github.com/dhruvsagar/Porcessor-design-Assignment-2.git,2017-03-06 00:16:28+00:00,Rodd,0,dhruvsagar/Porcessor-design-Assignment-2,84012682,Verilog,Porcessor-design-Assignment-2,254,0,2017-03-06 03:01:22+00:00,[],None
710,https://github.com/Digilent/Nexys-4-Abacus.git,2017-03-10 21:35:35+00:00,,0,Digilent/Nexys-4-Abacus,84602543,Verilog,Nexys-4-Abacus,17,0,2017-03-10 21:46:56+00:00,[],None
711,https://github.com/justinwhill94/UKY-EE-480-Project-3.git,2017-03-12 00:19:02+00:00,,0,justinwhill94/UKY-EE-480-Project-3,84688837,Verilog,UKY-EE-480-Project-3,46,0,2017-03-15 18:41:58+00:00,[],None
712,https://github.com/zdfmessi/asic.git,2017-03-09 06:49:13+00:00,,0,zdfmessi/asic,84408252,Verilog,asic,1,0,2017-03-09 06:54:36+00:00,[],None
713,https://github.com/zwc12/USB3_to_DA.git,2017-03-10 01:50:53+00:00,,0,zwc12/USB3_to_DA,84507521,Verilog,USB3_to_DA,31159,0,2017-11-23 05:48:05+00:00,[],None
714,https://github.com/AlessandroFC15/Pinball-Game.git,2017-02-01 19:40:06+00:00,Pinball game made for the final project of Reconfigurable Computing (2016 - UFPA),0,AlessandroFC15/Pinball-Game,80656489,Verilog,Pinball-Game,16,0,2017-02-01 19:40:31+00:00,[],None
715,https://github.com/Ryuuba/gauss.git,2017-02-02 07:16:20+00:00,,0,Ryuuba/gauss,80702325,Verilog,gauss,11,0,2017-02-02 17:21:25+00:00,[],None
716,https://github.com/Visual-e/nios_II.git,2017-02-05 05:49:43+00:00,Процессор Nios II для VE-EP4CE10E.,0,Visual-e/nios_II,80972057,Verilog,nios_II,2868,0,2017-02-05 05:51:49+00:00,[],None
717,https://github.com/mwishek/sxp.git,2017-02-06 05:03:09+00:00,SXP - Simple Extensible Processor,0,mwishek/sxp,81049635,Verilog,sxp,98,0,2017-02-06 05:10:28+00:00,[],None
718,https://github.com/jsong0516/CPU_Design.git,2017-02-02 05:46:24+00:00,,0,jsong0516/CPU_Design,80697388,Verilog,CPU_Design,10832,0,2017-02-02 05:49:04+00:00,[],None
719,https://github.com/waitforthirty/fpga2.git,2017-02-13 06:30:22+00:00,,0,waitforthirty/fpga2,81792590,Verilog,fpga2,94,0,2017-02-13 06:30:33+00:00,[],None
720,https://github.com/rowan-hoggarth/TMDSenc.git,2017-02-13 22:47:37+00:00,,0,rowan-hoggarth/TMDSenc,81880006,Verilog,TMDSenc,4,0,2017-02-14 00:39:32+00:00,[],None
721,https://github.com/ruhulamin113056/ALU_4_bit_project.git,2017-02-12 04:06:35+00:00,ALU_4_bit_project,0,ruhulamin113056/ALU_4_bit_project,81701881,Verilog,ALU_4_bit_project,7,0,2017-02-12 04:07:23+00:00,[],None
722,https://github.com/utkarsh2211/ALU-module.git,2017-02-24 08:52:26+00:00,Implementation of an Arithmetic Logic Unit(ALU) using Verilog,0,utkarsh2211/ALU-module,83021493,Verilog,ALU-module,4,0,2017-02-24 10:29:00+00:00,[],None
723,https://github.com/Dunphyal/Verilog.git,2017-02-23 15:46:14+00:00,College assignments using verilog,0,Dunphyal/Verilog,82942767,Verilog,Verilog,12,0,2018-09-24 14:43:57+00:00,[],None
724,https://github.com/RoRamire24/Proyecto-1-Grupo-11.git,2017-02-21 21:14:55+00:00,,0,RoRamire24/Proyecto-1-Grupo-11,82727766,Verilog,Proyecto-1-Grupo-11,11,0,2017-03-01 15:17:41+00:00,[],None
725,https://github.com/fyliu7/fault-tuple.git,2017-02-24 16:07:15+00:00,generate fault tuple file from .v,0,fyliu7/fault-tuple,83058994,Verilog,fault-tuple,3534,0,2017-02-24 16:20:27+00:00,[],None
726,https://github.com/7akase/tv.git,2017-03-12 15:38:11+00:00,,0,7akase/tv,84736786,Verilog,tv,1,0,2017-03-12 15:43:54+00:00,[],None
727,https://github.com/Louai-Abdelsalam/EECS2021_LabTests.git,2017-03-11 22:56:47+00:00,,0,Louai-Abdelsalam/EECS2021_LabTests,84685316,Verilog,EECS2021_LabTests,676,0,2017-04-08 16:34:33+00:00,[],None
728,https://github.com/swarna-j/Infix-to-Postfix-Verilog.git,2017-03-18 04:32:12+00:00,To convert the given infix expression to postfix and evaluate the result of the expression.,0,swarna-j/Infix-to-Postfix-Verilog,85375812,Verilog,Infix-to-Postfix-Verilog,130,0,2017-03-18 04:38:45+00:00,[],None
729,https://github.com/yeyMelexis/lab3.git,2017-03-14 21:31:14+00:00,,0,yeyMelexis/lab3,84999157,Verilog,lab3,346,0,2017-03-14 21:34:24+00:00,[],None
730,https://github.com/wivill/labo_digitales.git,2017-03-15 15:55:27+00:00,,0,wivill/labo_digitales,85092467,Verilog,labo_digitales,443,0,2017-03-15 17:19:26+00:00,[],None
731,https://github.com/Lemmotree/cp0src-IRQ.git,2017-03-16 12:48:14+00:00,,0,Lemmotree/cp0src-IRQ,85195131,Verilog,cp0src-IRQ,27,0,2017-03-16 12:49:45+00:00,[],None
732,https://github.com/mamijaz/Custom-Microprocessor.git,2017-03-16 15:32:29+00:00,,0,mamijaz/Custom-Microprocessor,85212027,Verilog,Custom-Microprocessor,434,0,2017-04-03 05:45:59+00:00,[],None
733,https://github.com/veghm/sdram.git,2017-03-17 01:01:56+00:00,,0,veghm/sdram,85255934,Verilog,sdram,773,0,2017-03-17 02:41:27+00:00,[],None
734,https://github.com/CsehPeter/LogTerv.git,2017-03-02 20:01:44+00:00,Arithmetical Logic Unit,0,CsehPeter/LogTerv,83719265,Verilog,LogTerv,1608,0,2017-04-17 17:50:38+00:00,[],None
735,https://github.com/eron93br/embarcados.git,2017-02-19 22:22:07+00:00,Codes for open projects written by me ,0,eron93br/embarcados,82493809,Verilog,embarcados,0,0,2017-02-19 22:23:17+00:00,[],None
736,https://github.com/patmarc/VerilogProjects.git,2017-03-05 10:13:03+00:00,,0,patmarc/VerilogProjects,83961225,Verilog,VerilogProjects,22,0,2017-03-05 10:13:14+00:00,[],None
737,https://github.com/milindl/cs220.git,2017-03-05 17:12:50+00:00,,0,milindl/cs220,83987676,Verilog,cs220,279,0,2017-06-21 12:52:23+00:00,[],None
738,https://github.com/erenulas/ProcessorVerilogDesign.git,2017-01-28 00:24:27+00:00,Verilog design of a processor,0,erenulas/ProcessorVerilogDesign,80257330,Verilog,ProcessorVerilogDesign,5,0,2017-01-28 00:24:45+00:00,"['verilog', 'processor']",https://api.github.com/licenses/mit
739,https://github.com/piraka9011/EECE2322.git,2017-01-29 16:42:54+00:00,Code for NU Digital Logic Design EECE2322,1,piraka9011/EECE2322,80357670,Verilog,EECE2322,41,0,2019-02-07 12:50:20+00:00,[],None
740,https://github.com/rajatkuthiala/ECE-200.git,2017-01-30 20:48:57+00:00,This repository is only for personal use. Any unauthorized copying of content will get you penalize Edit Edit,0,rajatkuthiala/ECE-200,80462090,Verilog,ECE-200,28113,0,2017-01-30 20:52:35+00:00,[],None
741,https://github.com/jeffliou64/FPGA-Projects.git,2017-03-30 05:59:52+00:00,"(systemVerilog, ARM)",1,jeffliou64/FPGA-Projects,86664697,Verilog,FPGA-Projects,185123,0,2019-07-04 17:27:55+00:00,[],https://api.github.com/licenses/mit
742,https://github.com/AlinPOPOVICI/ET_gohome.git,2017-03-29 15:36:41+00:00,,0,AlinPOPOVICI/ET_gohome,86599844,Verilog,ET_gohome,89,0,2017-05-17 11:25:22+00:00,[],None
743,https://github.com/hughdingb58/b58project.git,2017-03-31 20:55:29+00:00,,2,hughdingb58/b58project,86859723,Verilog,b58project,5651,0,2017-03-31 21:09:35+00:00,[],None
744,https://github.com/JSpeedie/AmazeballsGuessingGame.git,2017-04-01 01:44:54+00:00,A number guessing game designed for 2 players. Fun for the whole family!,0,JSpeedie/AmazeballsGuessingGame,86873991,Verilog,AmazeballsGuessingGame,5,0,2017-04-01 01:45:52+00:00,[],None
745,https://github.com/jonyeung/CSCB58.git,2017-03-31 00:52:42+00:00,Mastermind Project Verilog Code,0,jonyeung/CSCB58,86762819,Verilog,CSCB58,2,0,2017-03-31 01:04:16+00:00,[],None
746,https://github.com/REDDigitales/David_Berrocal-Eduardo_Obando-Rolando_Rojas.git,2017-03-21 04:24:50+00:00,,0,REDDigitales/David_Berrocal-Eduardo_Obando-Rolando_Rojas,85658849,Verilog,David_Berrocal-Eduardo_Obando-Rolando_Rojas,12,0,2017-03-21 04:53:47+00:00,[],None
747,https://github.com/nkmctky/ip-aes128.git,2017-01-27 08:42:26+00:00,,1,nkmctky/ip-aes128,80192552,Verilog,ip-aes128,14,0,2017-01-27 08:45:35+00:00,[],
748,https://github.com/SebastianQC/proy_1_grupo_1_I_2017.git,2017-02-19 15:59:32+00:00,"Primer Proyecto (Isabel, Anthony y Sebastián)",0,SebastianQC/proy_1_grupo_1_I_2017,82470862,Verilog,proy_1_grupo_1_I_2017,19,0,2017-02-28 00:30:28+00:00,[],None
749,https://github.com/snajpa/icestick-random.git,2017-02-20 14:11:57+00:00,,0,snajpa/icestick-random,82565265,Verilog,icestick-random,1,0,2017-02-20 14:15:06+00:00,[],None
750,https://github.com/mattei1975/fpgaTestBoard5.0.git,2017-02-21 11:14:10+00:00,,0,mattei1975/fpgaTestBoard5.0,82670907,Verilog,fpgaTestBoard5.0,10,0,2017-02-21 11:20:54+00:00,[],None
751,https://github.com/eduar95/Proyecto-1-Grupo-6.git,2017-02-21 00:58:03+00:00,Proyecto-1-Grupo-6,0,eduar95/Proyecto-1-Grupo-6,82619308,Verilog,Proyecto-1-Grupo-6,14,0,2017-03-09 20:37:57+00:00,[],None
752,https://github.com/henrique789/Face_Recog_Co-design.git,2017-02-21 21:41:20+00:00,,0,henrique789/Face_Recog_Co-design,82730038,Verilog,Face_Recog_Co-design,265093,0,2017-02-21 22:59:10+00:00,[],None
753,https://github.com/giang12/cs552.git,2017-02-11 20:59:44+00:00,Computer Architecture,0,giang12/cs552,81682002,Verilog,cs552,97477,0,2017-05-15 23:20:18+00:00,[],None
754,https://github.com/amarnathmhn/Cruise-Control-System.git,2017-02-16 20:04:08+00:00,Cruise Control System Design Using RTL Verilog,0,amarnathmhn/Cruise-Control-System,82221072,Verilog,Cruise-Control-System,104,0,2017-02-16 20:05:57+00:00,[],None
755,https://github.com/kgwen100/myWebsite.git,2017-02-04 20:56:47+00:00,yes,0,kgwen100/myWebsite,80947956,Verilog,myWebsite,62,0,2017-02-04 20:59:35+00:00,[],None
756,https://github.com/wendychong/SimonGame.git,2017-03-08 03:16:54+00:00,Simple Simon Game,0,wendychong/SimonGame,84273226,Verilog,SimonGame,2,0,2017-03-08 03:22:26+00:00,[],None
757,https://github.com/danilo94/mips32.git,2017-02-23 15:34:42+00:00,A mips32 core in verilog,0,danilo94/mips32,82941629,Verilog,mips32,14,0,2019-10-03 00:50:30+00:00,[],None
758,https://github.com/vatsalc/Keyboard_Controller1.git,2017-03-15 15:27:21+00:00,,0,vatsalc/Keyboard_Controller1,85089073,Verilog,Keyboard_Controller1,29,0,2017-03-15 15:28:52+00:00,[],None
759,https://github.com/KarimElkholy/AUC.git,2017-03-21 23:22:17+00:00,,0,KarimElkholy/AUC,85763464,Verilog,AUC,4128,0,2017-03-22 08:07:13+00:00,[],None
760,https://github.com/Zhao-Weng/FPGA-Hardware-Design.git,2017-03-20 15:53:22+00:00,,0,Zhao-Weng/FPGA-Hardware-Design,85596482,Verilog,FPGA-Hardware-Design,69816,0,2017-03-20 15:57:08+00:00,[],None
761,https://github.com/Hugh472/32-Bit-CPU.git,2017-03-25 18:44:27+00:00,The final project for EC413 (Computer Organization) at Boston University's College of Engineering.,0,Hugh472/32-Bit-CPU,86180594,Verilog,32-Bit-CPU,564,0,2017-03-25 18:59:32+00:00,[],None
762,https://github.com/codespert/Booth-Multiplier-in-Verilog.git,2017-03-26 04:46:11+00:00,Design of Booth Multiplier using Verilog HDL,0,codespert/Booth-Multiplier-in-Verilog,86208136,Verilog,Booth-Multiplier-in-Verilog,1,0,2017-03-26 04:47:56+00:00,[],None
763,https://github.com/daahuang/ee180-lab3.git,2017-02-25 00:44:12+00:00,,1,daahuang/ee180-lab3,83095072,Verilog,ee180-lab3,1898,0,2017-02-25 00:49:12+00:00,[],None
764,https://github.com/namwoohyun/workspace.git,2017-02-26 06:21:42+00:00,,0,namwoohyun/workspace,83187853,Verilog,workspace,9,0,2017-02-26 08:54:46+00:00,[],None
765,https://github.com/wendychong/ALU.git,2017-02-26 08:12:30+00:00, 4‐bit Arithmetic Logic Unit,0,wendychong/ALU,83193300,Verilog,ALU,3,0,2017-02-27 08:37:02+00:00,[],None
766,https://github.com/Lemmotree/HMC.git,2017-02-27 06:56:01+00:00,,0,Lemmotree/HMC,83278455,Verilog,HMC,28,0,2017-02-27 06:59:16+00:00,[],None
767,https://github.com/namwoohyun/simple-cycle.git,2017-02-26 12:44:47+00:00,,0,namwoohyun/simple-cycle,83207689,Verilog,simple-cycle,4,0,2017-02-26 14:00:58+00:00,[],None
768,https://github.com/aarroyo23r/Proyecto-2-Grupo-10.git,2017-03-25 04:07:21+00:00,,0,aarroyo23r/Proyecto-2-Grupo-10,86131409,Verilog,Proyecto-2-Grupo-10,171,0,2017-03-28 21:59:14+00:00,[],None
769,https://github.com/sanchezg7/CourseWork.git,2017-03-22 23:59:48+00:00,,0,sanchezg7/CourseWork,85887980,Verilog,CourseWork,49962,0,2020-03-29 00:33:53+00:00,[],None
770,https://github.com/AustinLangton/EE480Project3.git,2017-04-04 19:00:50+00:00,Team37,1,AustinLangton/EE480Project3,87224447,Verilog,EE480Project3,465,0,2017-04-09 18:43:30+00:00,[],None
771,https://github.com/aconway01/Pipelined_Processor.git,2017-04-04 21:08:14+00:00,Verilog implementation of pipelined processor,0,aconway01/Pipelined_Processor,87235330,Verilog,Pipelined_Processor,35,0,2017-07-18 03:52:12+00:00,[],None
772,https://github.com/sictransita/seniordesign.git,2017-02-28 18:07:03+00:00,senior design project 498,0,sictransita/seniordesign,83463929,Verilog,seniordesign,1949,0,2017-04-20 19:30:41+00:00,[],None
773,https://github.com/legendrey/decision_tree.git,2017-02-27 06:51:16+00:00,,0,legendrey/decision_tree,83278031,Verilog,decision_tree,3,0,2017-02-27 06:54:33+00:00,[],None
774,https://github.com/qhan1028/MIPS-Pipelined-CPU.git,2017-03-06 17:26:50+00:00,MIPS pipelined CPU using verilog,1,qhan1028/MIPS-Pipelined-CPU,84101312,Verilog,MIPS-Pipelined-CPU,872,0,2019-01-15 17:51:55+00:00,[],None
775,https://github.com/Joseph2795/Proyecto-2-Grupo-5.git,2017-03-30 17:27:57+00:00,Segundo proyecto de Laboratorio de Sistemas Digitales,0,Joseph2795/Proyecto-2-Grupo-5,86729962,Verilog,Proyecto-2-Grupo-5,40,0,2017-03-31 05:38:22+00:00,[],None
776,https://github.com/zhang-renh/Electronic-experiments.git,2017-03-29 11:30:24+00:00,,0,zhang-renh/Electronic-experiments,86574348,Verilog,Electronic-experiments,10,0,2017-04-12 03:08:32+00:00,[],None
777,https://github.com/kirillPshenychnyi/VerilogProjects.git,2017-03-16 21:51:04+00:00,Repository for Verilog Projects,0,kirillPshenychnyi/VerilogProjects,85244777,Verilog,VerilogProjects,4,0,2017-03-16 21:51:52+00:00,[],None
778,https://github.com/brodychen/b58-final.git,2017-03-31 23:21:56+00:00,Final Project For CSCB58 - Tron Lightcycle Game,0,brodychen/b58-final,86867605,Verilog,b58-final,57,0,2019-03-23 04:44:46+00:00,[],None
779,https://github.com/WilliamRutherford/CSCB58-DE2-Blackjack.git,2017-04-01 02:23:52+00:00,A Blackjack game programmed in Verliog for a DE2 Board. ,0,WilliamRutherford/CSCB58-DE2-Blackjack,86876323,Verilog,CSCB58-DE2-Blackjack,7,0,2017-04-01 02:24:24+00:00,[],None
780,https://github.com/nimishalimaye/Page-Rank-Engine-with-NoC-based-Architecture.git,2017-03-11 21:36:57+00:00,Page Rank Hardware Accelerator employing NoC network,0,nimishalimaye/Page-Rank-Engine-with-NoC-based-Architecture,84681436,Verilog,Page-Rank-Engine-with-NoC-based-Architecture,2735,0,2024-02-21 23:13:57+00:00,[],None
