# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../homework3.srcs/sources_1/new/sevenSegmentSystem.vhd" \
"../../../../homework3.srcs/sim_1/new/tb_sevenSegmentSystem.vhd" \

# Do not sort compile order
nosort
