/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [14:0] celloutsig_0_1z;
  reg [2:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  reg [12:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_3z ? celloutsig_1_7z : celloutsig_1_2z[2]);
  assign celloutsig_0_13z = !(celloutsig_0_5z ? celloutsig_0_1z[7] : celloutsig_0_7z);
  assign celloutsig_0_16z = !(celloutsig_0_0z ? celloutsig_0_3z : celloutsig_0_13z);
  assign celloutsig_1_3z = celloutsig_1_0z[1] | ~(celloutsig_1_2z[2]);
  assign celloutsig_1_5z = celloutsig_1_0z[2] | ~(celloutsig_1_2z[5]);
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_1_19z = celloutsig_1_0z[1] | ~(celloutsig_1_5z);
  assign celloutsig_0_3z = celloutsig_0_2z[1] | ~(in_data[86]);
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_4z, celloutsig_1_1z } + { celloutsig_1_0z[3:1], celloutsig_1_4z };
  assign celloutsig_1_14z = celloutsig_1_6z[3:1] + { celloutsig_1_13z[6:5], celloutsig_1_1z };
  assign celloutsig_0_17z = celloutsig_0_11z[11:7] + { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_23z = celloutsig_0_22z + { celloutsig_0_6z[0], celloutsig_0_16z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[99:96] + in_data[145:142];
  assign celloutsig_0_6z = { celloutsig_0_1z[1:0], celloutsig_0_5z } / { 1'h1, celloutsig_0_1z[12:11] };
  assign celloutsig_1_18z = { celloutsig_1_11z[6:2], celloutsig_1_14z } / { 1'h1, celloutsig_1_13z[9:4], celloutsig_1_8z };
  assign celloutsig_0_14z = { in_data[95:94], celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } / { 1'h1, in_data[54:50], celloutsig_0_6z, in_data[0] };
  assign celloutsig_0_8z = { celloutsig_0_2z[3:2], celloutsig_0_6z, celloutsig_0_0z } === { in_data[23:20], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_14z[4:0], celloutsig_0_5z } === { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_2z[5:4], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_7z = { celloutsig_0_1z[8:6], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z } < { in_data[83:81], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_12z = { celloutsig_0_11z[18:0], celloutsig_0_8z } !== { celloutsig_0_1z[13:0], celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_0z = ~^ in_data[95:64];
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ~^ { in_data[167:156], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_4z = ~^ celloutsig_0_1z[12:2];
  assign celloutsig_0_10z = ~^ { celloutsig_0_1z[11:7], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_29z = ~^ celloutsig_0_23z;
  assign celloutsig_0_9z = { celloutsig_0_2z, celloutsig_0_6z } <<< { celloutsig_0_1z[10:5], celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[34:20] <<< in_data[65:51];
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_15z } <<< { celloutsig_0_14z[7:0], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_11z = { celloutsig_1_2z[5], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_7z } ^ { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_11z = in_data[60:40] ^ { celloutsig_0_1z[14:3], celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z[8:6], celloutsig_0_0z } ^ in_data[48:45];
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = in_data[130:125];
  always_latch
    if (clkin_data[64]) celloutsig_1_13z = 13'h0000;
    else if (clkin_data[32]) celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_20z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_20z = celloutsig_0_18z[8:6];
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_22z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_22z = { celloutsig_0_6z[1], celloutsig_0_15z, celloutsig_0_20z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_30z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_30z = celloutsig_0_20z;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
