
Circuit 1 cell ppolyf_u_1k_6p0 and Circuit 2 cell ppolyf_u_1k_6p0 are black boxes.
Warning: Equate pins:  cell ppolyf_u_1k_6p0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell ppolyf_u_1k_6p0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: ppolyf_u_1k_6p0                 |Circuit 2: ppolyf_u_1k_6p0                 
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ppolyf_u_1k_6p0 and ppolyf_u_1k_6p0 are equivalent.

Circuit 1 cell cap_mim_2f0_m4m5_noshield and Circuit 2 cell cap_mim_2f0fF are black boxes.
Warning: Equate pins:  cell cap_mim_2f0_m4m5_noshield is a placeholder, treated as a black box.
Warning: Equate pins:  cell cap_mim_2f0fF is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: cap_mim_2f0_m4m5_noshield       |Circuit 2: cap_mim_2f0fF                   
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes cap_mim_2f0_m4m5_noshield and cap_mim_2f0fF are equivalent.

Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_05v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_05v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_05v0 are equivalent.

Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_05v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_05v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_05v0 are equivalent.
Flattening unmatched subcell ppolyf_u_high_Rs_resistor$3 in circuit ldo (0)(30 instances)
Flattening unmatched subcell cap_mim$1 in circuit ldo (0)(4 instances)
Flattening unmatched subcell ppolyf_u_high_Rs_resistor$2 in circuit ldo (0)(42 instances)
Flattening unmatched subcell ldo_OTA in circuit ldo (1)(1 instance)
Flattening unmatched subcell ldo_BUFFER in circuit ldo (1)(1 instance)

Cell ldo (0) disconnected node: SUB
Cell ldo (1) disconnected node: SUB
Class ldo (0):  Merged 23 parallel devices.
Class ldo (0):  Merged 47 series devices.
Class ldo (1):  Merged 93 parallel devices.
Class ldo (1):  Merged 47 series devices.
Cell ldo (0) disconnected node: SUB
Cell ldo (1) disconnected node: SUB
Subcircuit summary:
Circuit 1: ldo                             |Circuit 2: ldo                             
-------------------------------------------|-------------------------------------------
ppolyf_u_1k_6p0 (72->4)                    |ppolyf_u_1k_6p0 (72->4)                    
cap_mim_2f0_m4m5_noshield (4)              |cap_mim_2f0fF (4)                          
pfet_05v0 (47->11)                         |pfet_05v0 (47->11)                         
nfet_05v0 (99->12)                         |nfet_05v0 (99->12)                         
Number of devices: 31                      |Number of devices: 31                      
Number of nets: 17                         |Number of nets: 17                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Resolving symmetries by net name.
Netlists match with 1 symmetry.

Subcircuit pins:
Circuit 1: ldo                             |Circuit 2: ldo                             
-------------------------------------------|-------------------------------------------
VREF                                       |VREF                                       
VFB                                        |VFB                                        
IBIAS                                      |IBIAS                                      
VSS                                        |VSS                                        
VFB_res                                    |VFB_res                                    
LDO_EN                                     |LDO_EN                                     
VOUT                                       |VOUT                                       
VDD                                        |VDD                                        
SUB                                        |SUB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes ldo and ldo are equivalent.

Final result: Circuits match uniquely.
.
