$date
	Tue Nov 19 09:52:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter4bit_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # count_dir $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # count_dir $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 4 & count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
0%
0$
1#
0"
bx !
$end
#3000
1%
#5000
b0 !
b0 &
1"
#10000
0"
0%
#15000
1"
#20000
0"
#25000
1"
#30000
0"
1$
#35000
b1 !
b1 &
1"
#40000
0"
#45000
b10 !
b10 &
1"
#50000
0"
#55000
b11 !
b11 &
1"
#60000
0"
0#
#65000
b10 !
b10 &
1"
#70000
0"
#75000
b1 !
b1 &
1"
#80000
0"
#85000
b0 !
b0 &
1"
#90000
0"
0$
#95000
1"
#100000
0"
#105000
1"
#110000
0"
1$
#115000
b1111 !
b1111 &
1"
#120000
0"
#125000
b1110 !
b1110 &
1"
#130000
0"
#135000
b1101 !
b1101 &
1"
#140000
0"
#145000
b1100 !
b1100 &
1"
#150000
0"
#155000
b1011 !
b1011 &
1"
#160000
0"
