<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Chapters\04_Pinout\Topics?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Chapters/04_Pinout/Topics/?><?path2project ..\..\..\?><?path2project-uri ../../../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="pin_out_Device_Interface_0gjq" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="topic:1;2:123">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="title:1;3:10">Device Interface</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:1;6:8">For the AC timing characteristics of this interface, see <xref href="../../15_AC_Timing_Characteristics/Topics/Device_Interface_7ig00px26.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="xref:1;6:152" type="topic"><?ditaot gentext?>Device Interface</xref>.</p>

    <table id="Device_Interface_Pin_Description_1gjq2elug" class="- topic/table " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="table:1;8:60">
      <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="title:2;9:14">Device Interface Pin Description</title>

      <tgroup cols="3" class="- topic/tgroup " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="tgroup:1;11:24">
        <colspec colname="col1" colwidth="164*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="colspec:1;12:47"/>

        <colspec colname="col2" colwidth="99*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="colspec:2;14:46"/>

        <colspec colname="col3" colwidth="572*" class="- topic/colspec " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="colspec:3;16:47"/>

        <thead class="- topic/thead " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="thead:1;18:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:1;19:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:1;20:20">Pin Name(s)</entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:2;22:20">Type</entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:3;24:20">Function</entry>
          </row>
        </thead>

        <tbody class="- topic/tbody " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="tbody:1;28:16">
          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:2;29:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:4;30:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:2;30:23">REFCLK_P/N</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:5;32:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:3;32:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:6;34:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:4;34:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:1;34:45"> <ph audience="MSCCInternal DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:1;34:87">155.52 or </ph>125 MHz
            Reference Clock</b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:5;35:41">The nominal <ph audience="MSCCInternal DIGIG5_NOKIA" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:2;35:94">155.52 or </ph>125 MHz
            reference clock is used as a reference for all High Speed SERDES
            when operating at their nominal rates. It is also used as a
            reference for the internal data paths. External holdover circuitry
            is required to ensure glitch free transition between sources.
            </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:6;40:20">Microsemi recommends use of the Microsemi ZLE30169 device
            for the REFCLK input jitter attenuator (JAT).</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:7;41:66">LVDS
            compatible differential input with internal 100 â„¦ termination.
            External AC coupling capacitors are required.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:3;46:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:7;47:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:8;47:23">PCIE_REFCLK_P/N</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:8;49:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:9;49:23">Input </p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:9;51:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:10;51:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:2;51:45">PCIe, SGMII, XFI and CPU Clock</b>
            </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:11;52:21">Clock used for all control plane functions such as the
            PCIe interface, SGMII interfaces, XFI Interfaces and the CPU. </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:12;54:16">PCIE_REFCLK_P/N is nominally 100 MHz.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:13;54:61">Differential LVDS
            inputs. The PCIE_REFCLK_P/N input requires an external 100 â„¦
            differential termination.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:4;59:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:10;60:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:14;60:23">RSTB</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:11;62:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:15;62:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:12;64:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:16;64:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:3;64:45">Active Low Device Reset</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:17;65:16">The device reset is an asynchronous active low reset. While
            reset is active, all serial receive interfaces are powered down
            and all serial transmit interfaces are squelched. RSTB resets all
            registers to their default value.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:18;68:54">1.8 V Schmitt Trigger
            Digital Input.</p></entry>
          </row>

          <row audience="MSCCInternal" class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:5;72:40">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:13;73:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:19;73:23">HIZ</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:14;75:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:20;75:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:15;77:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:21;77:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:4;77:45">Tristate and pad pull up / pull
            down disable Control </b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:22;78:47">Driving the HIZ input high puts
            all LVCMOS and LVDS outputs in a high impedance state <ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:3;79:71">for
            latch-up testing</ph> and disables all pull up/down resistors on
            all LVCMOS pads<ph class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:4;81:32"> for improved LVCMOS pad leakage
            testing</ph>.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:23;82:34">HIZ should be tied low for normal
            operation.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:24;83:31">1.8 V LVCMOS18 low-speed signal.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:6;86:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:16;87:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:25;87:23">INTB</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:17;89:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:26;89:23">Open Drain Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:18;91:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:27;91:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:5;91:45">Active Low Device Interrupt</b>
            </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:28;92:21">INTB asserts low whenever an unmasked interrupt event is
            detected on any of the internal interrupt sources. Each major
            interrupt output from a major subsystem block can be independently
            unmasked to drive INTB and/or the PCIe interface interrupt
            (MSI/MSIX). Note that INTB remains low until all active unmasked
            interrupt sources are acknowledged at their source. At this time,
            INTB becomes high-impedance. </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:29;98:50">An external pull-up resistor
            of 1 to 10 k<ph otherprops="symbolfont" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:5;99:53">â„¦</ph> is required on the
            pin to pull the line up to logic 1 when INTB is deasserted.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:30;101:16">1.8 V LVCMOS18 low-speed signal.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:7;104:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:19;105:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:31;105:23">PGMRCLK[7:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:20;107:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:32;107:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:21;109:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:33;109:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:6;109:45">Programmable Recovered Clocks</b>
            </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:34;110:21">The PGMRCLK[7:0] outputs are configurable to provide
            access to all of the client recovered / transmit clocks and DCSU
            outputs within the device.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:35;112:47">A fractional divider is provided
            on all of the PGMRCLK outputs. Each output supports <ph otherprops="no_break" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:6;113:91">125 MHz maximum.</ph> The division ratio for
            each fractional divider is register configurable using an 8-bit
            integer, <ph otherprops="no_break" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:7;115:48">32-bit numerator</ph>, and
            32-bit denominator.</p> <p audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:36;116:75">See
            <xref href="../../05_Functional_Description/Topics/Programmable_Recovered_Clock_PGMRCLK__1gorl23dv.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="xref:2;117:118" type="topic"><?ditaot gentext?>Programmable Recovered Clocks (PGMRCLK)</xref>
            for more information.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:37;118:42">1.8 V LVCMOS18 low-speed
            signal.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:8;122:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:22;123:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:38;123:23">PLL_STATUS[1:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:23;125:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:39;125:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:24;127:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:40;127:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:7;127:45">Phase Lock Loop Status</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:41;128:16">The PLL_STATUS[0] output provides direct access to a
            divided-down version of the 100 MHz device PCIE_REFCLK. This clock
            is divided down by a factor of 256 to 390.6 kHz.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:42;130:69">The
            PLL_STATUS[1] output provides direct access to a divided-down
            version of the 200 MHz device configuration bus clock (PCLK). This
            clock is divided down by a factor of <ph otherprops="no_break" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:8;133:76">256
            to 781.25 kHz.</ph> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:43;134:41">The PLL_STATUS[1:0] outputs will not
            begin toggling until loading and execution of the boot code from
            the external SPI flash device has been completed by device
            firmware. Toggling of the outputs can be used by an external
            device to detect when loading and execution of the boot loader
            code is complete. Before toggling they will drive low.</p> <p audience="DIGIG5_NOKIA DIGIG5_ROW" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:44;139:110">See <xref href="../../05_Functional_Description/Topics/Programmable_Recovered_Clock_PGMRCLK__1gorl23dv.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="xref:3;139:219" type="topic"><?ditaot gentext?>Programmable Recovered Clocks (PGMRCLK)</xref>
            for more information.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:45;140:42">1.8 V LVCMOS18 low-speed
            signal.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:9;144:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:25;145:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:46;145:23">PMON_SYNC_I</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:26;147:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:47;147:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:27;149:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:48;149:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:8;149:45">Performance Monitor Synchronous
            Update Input </b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:49;150:39">This device contains several periodic
            pulse generators that can be used to initiate periodic reads of
            performance monitoring counters in the device. These generators
            can be synchronized externally by providing a rising edge on
            PMON_SYNC_I. </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:50;154:34">AC timing is provided in <xref href="../../15_AC_Timing_Characteristics/Topics/PMON_SYNC_I_0gre08xo2.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="xref:4;154:141" type="topic"><?ditaot gentext?>PMON_SYNC_I</xref>.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:51;155:16">1.8 V LVCMOS18 low-speed signal with pull down.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:10;158:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:28;159:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:52;159:23">PMON_SYNC_O</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:29;161:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:53;161:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:30;163:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:54;163:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:9;163:45">Performance Monitor Synchronous
            Update Output</b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:55;164:39">PMON_SYNC_O can be used to drive the
            PMON_SYNC_I of other devices. It can be configured to output a
            periodic pulse at a user-programmable interval. </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:56;166:69">AC timing
            is provided in <xref href="../../15_AC_Timing_Characteristics/Topics/PMON_SYNC_O_9gqlmr3w9.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="xref:5;167:110" type="topic"><?ditaot gentext?>PMON_SYNC_O</xref>.</p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:57;168:16">1.8 V LVCMOS18 low-speed signal.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:11;171:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:31;172:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:58;172:23">FPI</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:32;174:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:59;174:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:33;176:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:60;176:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:10;176:45">8 kHz SAR Delay Compensation
            Timing Reference</b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:61;177:42">The 8 kHz Delay Compensation Timing
            Reference is used to synchronize SAR packet header timestamps
            carried by data transmitted across the backplane fabric or the
            ODUk switch. These timestamps are used to compensate for packet
            delay variation across a fabric and to maintain fabric buffers at
            a desired fill level. Additionally, these timestamps are used to
            track the ODUflex resizing ramp by tracking to maintain a constant
            fabric latency during a resizing ramp event. </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:62;184:66">The FPI 8 kHz
            frame pulse is required for all applications in which ODUk packets
            are sent over the Interlaken interface. The frame pulse is not
            required when the Interlaken interface is not used and ODUk
            packets do not exit the device. Internal logic will flywheel when
            the frame pulse is not present. The frame pulse period can be an
            integer multiple of 125 us (for example 2 kHz). FPI must maintain
            a fixed phase relationship with <ph otherprops="no_break" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:9;191:71">REFCLK_P/N.</ph> </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:63;191:95"><ph audience="DIGIG5_NOKIA DIGIG5_ROW MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="ph:10;191:147">See <xref href="../../05_Functional_Description/Topics/FPI_Reshaping_3gqzh8q6r.xml" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="xref:6;191:232" type="topic"><?ditaot gentext?>FPI Reshaping</xref>
            for more information.</ph> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:64;192:48">1.8 V LVCMOS18 low-speed
            signal; active high pulse.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:12;196:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:34;197:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:65;197:23">TX_MFPI</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:35;199:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:66;199:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:36;201:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:67;201:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:11;201:45">Master Multi-Frame Pulse Input</b>
            </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:68;202:21">The TX_MFPI input may be used to synchronize the transmit
            OTU4 or OTUCn frame alignments of the device. TX_MFPI is intended
            to be driven by one of the 8 PGMRCLK outputs from a master device
            that has been configured to output the multiframe pulse from a
            transmit OTU4 or OTUCn signal from one of the six OTU4 for
            LINEOTN.</p> <p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:69;207:53">Please refer to PREP
            #336466 which describes one possible application of the
            otn_tx_mfpi input. Also, refer to the MFP Offset description in
            DIGI G5 M1 Engineering Document (PDOX 422659), which shows the
            logic driven by otn_tx_mfpi inside the device. </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:70;211:68">1.8 V
            LVCMOS18 low-speed signal; active high pulse.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:13;215:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:37;216:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:71;216:23">SERDES_LOS[29:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:38;218:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:72;218:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:39;220:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:73;220:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:12;220:45">General SERDES Loss of Signal
            (LOS)</b> </p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:74;221:31">When SERDES_LOS[x] is set to 1, the
            corresponding receive datapath performs protocol-specific
            consequential actions.</p><p audience="DIGIG5_ROW DIGIG5_NOKIA" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:75;223:77">Each SERDES_LOS[x] can be
            switched to any lane of the LINEOTN, SYSTON, and ENET subsystems.
            LOS switching is configured independently of Line Receive Data
            switching.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:76;226:31">Each SERDES_LOS[x] can be independently inverted
            and disabled.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:77;227:34">1.8 V LVCMOS18 low-speed signal.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:14;230:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:40;231:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:78;231:23">OM_REFCLK[11:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:41;233:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:79;233:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:42;235:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:80;235:23"> <b otherprops="bold" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:13;235:45">Programmable output Clock</b> </p>
            <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:81;236:16">Reference clock for optical modules. OM_REFCLK[11:0] is a
            nominally 50% duty cycle clock with frequency 1/1024 of the
            transmit data rate.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:82;238:40">Microsemi recommends use of the
            Microsemi ZLE30169 or ZLE30182 (dual variant of the ZLE30169) as
            the jitter attenuator (JAT) and clock multiplier for the OM_REFCLK
            outputs.</p> <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:83;241:29">1.8V LVCMOS18.</p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:15;244:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:43;245:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:84;245:23">CBT[2:0] </p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:44;247:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:85;247:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:45;249:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:86;249:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:14;249:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:15;249:62"> for CPU
            frequency</b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:87;250:61">Internal DDD Name:
            CPU_BOOT[2:0]</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:88;251:57">ref_cpu_clk rate for
            each configuration</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:89;252:62">000 - 1.2 GHz
            [Default value]</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:90;253:59">001 - 800 MHz </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:91;253:104">010 - 600 MHz </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:92;253:125">Refer to the hardware
            design guide for recommended connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:93;254:60">1.8 V LVCMOS18
            low-speed signal. </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:16;258:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:46;259:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:94;259:23">BEN</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:47;261:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:95;261:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:48;263:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:96;263:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:16;263:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:17;263:62"> for ARM invasive
            debug enable</b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:97;264:64">Internal DDD
            Name: BOOTSTRAP_DBGEN</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:98;265:65">When set to
            logic: </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:99;266:51">0: Invasive debug disabled
            at boot (can be overridden later using CPU_ICP PCBI NREGS fields).
            </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:100;268:44">1: Secure invasive debug permitted
            at boot (can be overridden later using CPU_ICP PCBI NREGS fields).
            Enabling invasive debug implies non-invasive debug is also
            permitted. </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:101;271:31">Refer to the hardware design guide for
            recommended connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:102;272:43">1.8 V LVCMOS18 low-speed signal
            </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:17;276:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:49;277:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:103;277:23">NEN</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:50;279:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:104;279:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:51;281:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:105;281:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:18;281:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:19;281:62"> for ARM
            non-invasive debug enable</b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:106;282:77">Internal DDD Name: BOOTSTRAP_NIDEN</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:107;282:142">This input is only relevant when
            BOOTSTRAP_DBGEN=0 to disable invasive debug at boot. </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:108;283:97">When set to logic: </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:109;283:147">0: Non-invasive debug disabled at boot
            (can be overridden later using CPU_ICP PCBI NREGS fields)</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:110;284:101">1: Secure non-invasive debug permitted at
            boot (can be overridden later using CPU_ICP PCBI NREGS
            fields)</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:111;286:27">Refer to the hardware design guide for recommended
            connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:112;287:31">1.8 V LVCMOS18 low-speed signal </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:18;290:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:52;291:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:113;291:23">MSM</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:53;293:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:114;293:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:54;295:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:115;295:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:20;295:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:21;295:62"> to select SPI
            Quad/Single mode at boot</b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:116;296:76">Internal DDD Name:
            BOOTSTRAP_MSPI_MODE_SEL</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:117;297:67">When set to
            logic: </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:118;298:51">0: Single SPI mode (1-1-1),
            CMD=0x03 </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:119;299:53">1: Quad SPI mode, with
            Quad SPI mode specifics controlled by BOOTSTRAP[1:0]</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:120;300:72">Refer
            to the hardware design guide for recommended connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:121;301:76">1.8
            V LVCMOS18 low-speed signal </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:19;305:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:55;306:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:122;306:23">MSE</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:56;308:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:123;308:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:57;310:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:124;310:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:22;310:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:23;310:62"> to select SPI
            ECC on/off at boot</b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:125;311:70">Internal
            DDD Name: BOOTSTRAP_MSPI_ECC_EN</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:126;312:75">When
            set to logic:</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:127;313:57"> 0: Inline ECC is
            disabled on boot device at boot-up </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:128;314:79">1: Inline ECC is enabled on boot device at
            boot-up </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:129;315:28">Refer to the hardware design guide for recommended
            connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:130;316:31">1.8 V LVCMOS18 low-speed signal. </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:20;319:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:58;320:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:131;320:23">MSR</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:59;322:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:132;322:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:60;324:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:133;324:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:24;324:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:25;324:62"> to select SPI
            soft reset sequence on/off</b> </b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:134;325:79">Internal DDD Name:
            BOOTSTRAP_MSPI_RST_EN</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:135;326:65">When set to
            logic: </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:136;327:51">0: No soft reset sequence
            executed </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:137;328:53">1: Enables executing soft
            reset sequence to bring flash to default state once SPI controller
            comes out of reset </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:138;330:39">Refer to the hardware design guide for
            recommended connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:139;331:43">1.8 V LVCMOS18 low-speed signal.
            </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:21;335:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:61;336:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:140;336:23">BST[1:0]</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:62;338:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:141;338:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:63;340:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:142;340:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:26;340:26">Bootstrap<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:27;340:62"> to select the
            specific Quad SPI mode in use when
            BOOTSTRAP_MSPI_MODE_SEL=1</b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:143;342:77">Internal DDD Name: BOOTSTRAP[1:0]</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:144;342:141">When set to logic: </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:145;342:191">00: Quad Output Read (QOR) (1-1-4)
            CMD=0x6B, 8 dummy cycles </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:146;343:69">01: Quad
            Input-Output Read (QIOR) (1-4-4) CMD=0xEB, 6 dummy cycles </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:147;344:102">10: Quad Input-Output Read (QIOR) (1-4-4)
            CMD=0xEB, 8 dummy cycles </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:148;345:69">11: Quad
            Input-Output Read (QIOR) (1-4-4) CMD=0xEB, 10 dummy cycles </p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:149;346:103">Please refer to PREPID 440494 for
            discussion related to this setting.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:150;347:55">Refer to the hardware
            design guide for recommended connection.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:151;348:60">1.8 V LVCMOS18
            low-speed signal. </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:22;352:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:64;353:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:152;353:23"> TPRI</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:65;355:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:153;355:23">Input</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:66;357:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:154;357:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:28;357:26"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:29;357:29">Test Point Receive Input<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:30;357:80"> - UART Serial Data
            Input</b></b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:155;358:61">Internal DDD Name:
            UART_RXD</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:156;359:52">UART Data input from the
            modem or peripheral device.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:157;360:47">Test point input. Refer to the
            hardware design guide for recommended connection. </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:158;361:70">1.8 V
            LVCMOS18 low-speed signal. </p></entry>
          </row>

          <row class="- topic/row " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="row:23;365:16">
            <entry colname="col1" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:67;366:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:159;366:23"> TPTO</p></entry>

            <entry colname="col2" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:68;368:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:160;368:23">Output</p></entry>

            <entry colname="col3" class="- topic/entry " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="entry:69;370:20"><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:161;370:23"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:31;370:26"><b class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:32;370:29">Test Point Transmit Output<b audience="MSCCInternal" class="+ topic/ph hi-d/b " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="b:33;370:82"> - UART Serial Data
            Output</b></b></b></p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:162;371:62">Internal DDD
            Name: UART_TXD</p><p audience="MSCCInternal" class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:163;372:58">UART Data output to
            the modem or peripheral device.</p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:164;373:51">Test point output. Refer to
            the hardware design guide for recommended connection. </p><p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Chapters\04_Pinout\Topics\pin_out_Device_Interface_0gjq.xml" xtrc="p:165;374:74">1.8 V
            LVCMOS18 low-speed signal. </p></entry>
          </row>
        </tbody>
      </tgroup>
    </table>
  </body>
</topic>