
*** Running vivado
    with args -log SEGMENTE.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SEGMENTE.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SEGMENTE.tcl -notrace
Command: synth_design -top SEGMENTE -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 361.871 ; gain = 100.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SEGMENTE' [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:13]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:41]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:55]
INFO: [Synth 8-226] default block is never used [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'SEGMENTE' (1#1) [D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.srcs/sources_1/new/SEGMENTE.vhd:13]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[31]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[30]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[29]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[28]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[27]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[26]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[25]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[24]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[23]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[22]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[21]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[20]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[19]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[18]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[17]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[16]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[15]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[14]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[13]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[12]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[11]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[10]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[9]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[8]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[7]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[6]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[5]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[4]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[3]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[2]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[1]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.508 ; gain = 156.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.508 ; gain = 156.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 417.508 ; gain = 156.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fdrff/Downloads/NexysA7_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SEGMENTE_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SEGMENTE_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.754 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.766 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 735.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.766 ; gain = 474.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.766 ; gain = 474.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.766 ; gain = 474.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 735.766 ; gain = 474.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SEGMENTE 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[31]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[30]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[29]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[28]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[27]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[26]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[25]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[24]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[23]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[22]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[21]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[20]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[19]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[18]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[17]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[16]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[15]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[14]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[13]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[12]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[11]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[10]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[9]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[8]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[7]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[6]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[5]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[4]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[3]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[2]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[1]
WARNING: [Synth 8-3331] design SEGMENTE has unconnected port DIGITS[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 735.766 ; gain = 474.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 755.078 ; gain = 494.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.051 ; gain = 504.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     2|
|4     |LUT3   |     8|
|5     |LUT4   |     7|
|6     |LUT6   |     8|
|7     |MUXF7  |     4|
|8     |FDRE   |    49|
|9     |IBUF   |     1|
|10    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   108|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 765.105 ; gain = 185.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 765.105 ; gain = 504.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 101 Warnings, 37 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 775.383 ; gain = 527.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 775.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/LogisimEvolution/Proiecte/VivadoPr/Laborator2/Laborator2.runs/synth_1/SEGMENTE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SEGMENTE_utilization_synth.rpt -pb SEGMENTE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  6 10:59:10 2024...
