WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502135 heartbeat IPC: 3.99659 cumulative IPC: 3.99659 (Simulation time: 0 hr 0 min 51 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2502136 cumulative IPC: 3.99659 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2502136 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 25363692 heartbeat IPC: 0.437416 cumulative IPC: 0.437416 (Simulation time: 0 hr 3 min 31 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 47507128 heartbeat IPC: 0.451602 cumulative IPC: 0.444396 (Simulation time: 0 hr 5 min 15 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 69233878 heartbeat IPC: 0.460263 cumulative IPC: 0.449562 (Simulation time: 0 hr 7 min 47 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 91398075 heartbeat IPC: 0.451178 cumulative IPC: 0.449965 (Simulation time: 0 hr 10 min 1 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 112042447 heartbeat IPC: 0.484394 cumulative IPC: 0.456453 (Simulation time: 0 hr 11 min 48 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 109540313 cumulative IPC: 0.456453 (Simulation time: 0 hr 11 min 48 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 109540313 (Simulation time: 0 hr 11 min 48 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.456453 instructions: 50000004 cycles: 109540313
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9017 Average ROB Occupancy at Mispredict: 41.8927
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4062
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1229029  HIT:     469639  MISS:     759390
LLC LOAD         ACCESS:     627641  HIT:     136431  MISS:     491210
LLC RFO          ACCESS:      89571  HIT:      31046  MISS:      58525
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     279756  HIT:     279026  MISS:        730
LLC TRANSLATION  ACCESS:     232061  HIT:      23136  MISS:     208925
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 202.195 cycles
cpu0_DTLB TOTAL       ACCESS:   16289523  HIT:   14865525  MISS:    1423998
cpu0_DTLB LOAD         ACCESS:   16289523  HIT:   14865525  MISS:    1423998
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 52.0441 cycles
cpu0_ITLB TOTAL       ACCESS:    3932525  HIT:    3817792  MISS:     114733
cpu0_ITLB LOAD         ACCESS:    3932525  HIT:    3817792  MISS:     114733
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.19396 cycles
cpu0_L1D TOTAL       ACCESS:   21294931  HIT:   19300775  MISS:    1994156
cpu0_L1D LOAD         ACCESS:   11766672  HIT:   10453117  MISS:    1313555
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9182040  HIT:    8786205  MISS:     395835
cpu0_L1D TRANSLATION  ACCESS:     346219  HIT:      61453  MISS:     284766
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.4893 cycles
cpu0_L1I TOTAL       ACCESS:    4309529  HIT:    4272174  MISS:      37355
cpu0_L1I LOAD         ACCESS:    4309529  HIT:    4272174  MISS:      37355
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 18.5116 cycles
cpu0_L2C TOTAL       ACCESS:    1663568  HIT:     713556  MISS:     950012
cpu0_L2C LOAD         ACCESS:     880538  HIT:     252898  MISS:     627640
cpu0_L2C RFO          ACCESS:     113802  HIT:      24231  MISS:      89571
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     384854  HIT:     384114  MISS:        740
cpu0_L2C TRANSLATION  ACCESS:     284374  HIT:      52313  MISS:     232061
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 182.41 cycles
cpu0_STLB TOTAL       ACCESS:    1082385  HIT:     837503  MISS:     244882
cpu0_STLB LOAD         ACCESS:    1082385  HIT:     837503  MISS:     244882
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 268.612 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      57590
  ROW_BUFFER_MISS:     701014
 AVG DBUS CONGESTED CYCLE:    3.85385
 WQ ROW_BUFFER_HIT:      67452
  ROW_BUFFER_MISS:     127547  FULL:          0

