// Seed: 312674513
module module_0 #(
    parameter id_3 = 32'd64
);
  logic id_1;
  wor   id_2;
  assign id_2 = 1;
  for (_id_3 = id_3 ? 1'b0 : -1; 1; id_1[id_3] = id_1) begin : LABEL_0
    wire id_4;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd56
) (
    input wor _id_0,
    input supply0 id_1,
    output wire id_2,
    input supply1 id_3,
    output wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wire id_10
);
  logic [7:0][1 : -1] id_12;
  assign id_6 = id_12[id_0 : 1];
  module_0 modCall_1 ();
endmodule
