{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545880626246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545880626256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 27 11:17:06 2018 " "Processing started: Thu Dec 27 11:17:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545880626256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880626256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off whack_a_mole_sim -c whack_a_mole_sim " "Command: quartus_map --read_settings_files=on --write_settings_files=off whack_a_mole_sim -c whack_a_mole_sim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880626256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545880626926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545880626926 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "whack_a_mole_sim.v(38) " "Verilog HDL information at whack_a_mole_sim.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1545880637763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "whack_a_mole_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file whack_a_mole_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 whack_a_mole_sim " "Found entity 1: whack_a_mole_sim" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "E:/intelProjects/whack_a_mole_sim/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "E:/intelProjects/whack_a_mole_sim/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "getrandom.v 2 2 " "Found 2 design units, including 2 entities, in source file getrandom.v" { { "Info" "ISGN_ENTITY_NAME" "1 getrandom " "Found entity 1: getrandom" {  } { { "getrandom.v" "" { Text "E:/intelProjects/whack_a_mole_sim/getrandom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637783 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_ff " "Found entity 2: D_ff" {  } { { "getrandom.v" "" { Text "E:/intelProjects/whack_a_mole_sim/getrandom.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637783 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "keyboard_scan4.v " "Can't analyze file -- file keyboard_scan4.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1545880637793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_88.v 1 1 " "Found 1 design units, including 1 entities, in source file led_88.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_88 " "Found entity 1: led_88" {  } { { "led_88.v" "" { Text "E:/intelProjects/whack_a_mole_sim/led_88.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file time_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_divider " "Found entity 1: time_divider" {  } { { "time_divider.v" "" { Text "E:/intelProjects/whack_a_mole_sim/time_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/intelProjects/whack_a_mole_sim/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scan " "Found entity 1: keyboard_scan" {  } { { "keyboard_scan.v" "" { Text "E:/intelProjects/whack_a_mole_sim/keyboard_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545880637813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880637813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "whack_a_mole_sim " "Elaborating entity \"whack_a_mole_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545880637863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_divider time_divider:td_1k " "Elaborating entity \"time_divider\" for hierarchy \"time_divider:td_1k\"" {  } { { "whack_a_mole_sim.v" "td_1k" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 time_divider.v(20) " "Verilog HDL assignment warning at time_divider.v(20): truncated value with size 32 to match size of target (15)" {  } { { "time_divider.v" "" { Text "E:/intelProjects/whack_a_mole_sim/time_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637873 "|whack_a_mole_sim|time_divider:td_1k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_divider time_divider:td_500 " "Elaborating entity \"time_divider\" for hierarchy \"time_divider:td_500\"" {  } { { "whack_a_mole_sim.v" "td_500" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 time_divider.v(20) " "Verilog HDL assignment warning at time_divider.v(20): truncated value with size 32 to match size of target (2)" {  } { { "time_divider.v" "" { Text "E:/intelProjects/whack_a_mole_sim/time_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 "|whack_a_mole_sim|time_divider:td_500"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_divider time_divider:td_50 " "Elaborating entity \"time_divider\" for hierarchy \"time_divider:td_50\"" {  } { { "whack_a_mole_sim.v" "td_50" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_divider.v(20) " "Verilog HDL assignment warning at time_divider.v(20): truncated value with size 32 to match size of target (4)" {  } { { "time_divider.v" "" { Text "E:/intelProjects/whack_a_mole_sim/time_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 "|whack_a_mole_sim|time_divider:td_50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_divider time_divider:td_1 " "Elaborating entity \"time_divider\" for hierarchy \"time_divider:td_1\"" {  } { { "whack_a_mole_sim.v" "td_1" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 time_divider.v(20) " "Verilog HDL assignment warning at time_divider.v(20): truncated value with size 32 to match size of target (6)" {  } { { "time_divider.v" "" { Text "E:/intelProjects/whack_a_mole_sim/time_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 "|whack_a_mole_sim|time_divider:td_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_divider time_divider:td_fa " "Elaborating entity \"time_divider\" for hierarchy \"time_divider:td_fa\"" {  } { { "whack_a_mole_sim.v" "td_fa" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 time_divider.v(20) " "Verilog HDL assignment warning at time_divider.v(20): truncated value with size 32 to match size of target (15)" {  } { { "time_divider.v" "" { Text "E:/intelProjects/whack_a_mole_sim/time_divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637883 "|whack_a_mole_sim|time_divider:td_fa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getrandom getrandom:gr1 " "Elaborating entity \"getrandom\" for hierarchy \"getrandom:gr1\"" {  } { { "whack_a_mole_sim.v" "gr1" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 getrandom.v(22) " "Verilog HDL assignment warning at getrandom.v(22): truncated value with size 32 to match size of target (3)" {  } { { "getrandom.v" "" { Text "E:/intelProjects/whack_a_mole_sim/getrandom.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637893 "|whack_a_mole_sim|getrandom:gr1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 getrandom.v(23) " "Verilog HDL assignment warning at getrandom.v(23): truncated value with size 32 to match size of target (3)" {  } { { "getrandom.v" "" { Text "E:/intelProjects/whack_a_mole_sim/getrandom.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637893 "|whack_a_mole_sim|getrandom:gr1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_ff getrandom:gr1\|D_ff:FF0 " "Elaborating entity \"D_ff\" for hierarchy \"getrandom:gr1\|D_ff:FF0\"" {  } { { "getrandom.v" "FF0" { Text "E:/intelProjects/whack_a_mole_sim/getrandom.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scan keyboard_scan:kb " "Elaborating entity \"keyboard_scan\" for hierarchy \"keyboard_scan:kb\"" {  } { { "whack_a_mole_sim.v" "kb" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:time_counter " "Elaborating entity \"timer\" for hierarchy \"timer:time_counter\"" {  } { { "whack_a_mole_sim.v" "time_counter" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(23) " "Verilog HDL assignment warning at timer.v(23): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/timer.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 "|whack_a_mole_sim|timer:time_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(30) " "Verilog HDL assignment warning at timer.v(30): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/timer.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 "|whack_a_mole_sim|timer:time_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:center_control " "Elaborating entity \"controller\" for hierarchy \"controller:center_control\"" {  } { { "whack_a_mole_sim.v" "center_control" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(52) " "Verilog HDL assignment warning at controller.v(52): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "E:/intelProjects/whack_a_mole_sim/controller.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 "|whack_a_mole_sim|controller:center_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(57) " "Verilog HDL assignment warning at controller.v(57): truncated value with size 32 to match size of target (4)" {  } { { "controller.v" "" { Text "E:/intelProjects/whack_a_mole_sim/controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 "|whack_a_mole_sim|controller:center_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm controller:center_control\|fsm:central_fsm " "Elaborating entity \"fsm\" for hierarchy \"controller:center_control\|fsm:central_fsm\"" {  } { { "controller.v" "central_fsm" { Text "E:/intelProjects/whack_a_mole_sim/controller.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_88 led_88:ld " "Elaborating entity \"led_88\" for hierarchy \"led_88:ld\"" {  } { { "whack_a_mole_sim.v" "ld" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 led_88.v(32) " "Verilog HDL assignment warning at led_88.v(32): truncated value with size 32 to match size of target (3)" {  } { { "led_88.v" "" { Text "E:/intelProjects/whack_a_mole_sim/led_88.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637913 "|whack_a_mole_sim|led_88:ld"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco_time_shi " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco_time_shi\"" {  } { { "whack_a_mole_sim.v" "deco_time_shi" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637923 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 decoder.v(4) " "Net \"seg.data_a\" at decoder.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.v" "" { Text "E:/intelProjects/whack_a_mole_sim/decoder.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545880637923 "|whack_a_mole_sim|decoder:deco_time_shi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 decoder.v(4) " "Net \"seg.waddr_a\" at decoder.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.v" "" { Text "E:/intelProjects/whack_a_mole_sim/decoder.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545880637923 "|whack_a_mole_sim|decoder:deco_time_shi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 decoder.v(4) " "Net \"seg.we_a\" at decoder.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "decoder.v" "" { Text "E:/intelProjects/whack_a_mole_sim/decoder.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1545880637923 "|whack_a_mole_sim|decoder:deco_time_shi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:bz " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:bz\"" {  } { { "whack_a_mole_sim.v" "bz" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545880637923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzer.v(30) " "Verilog HDL assignment warning at buzzer.v(30): truncated value with size 32 to match size of target (1)" {  } { { "buzzer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/buzzer.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545880637923 "|whack_a_mole_sim|buzzer:bz"}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 E:/intelProjects/whack_a_mole_sim/db/whack_a_mole_sim.ram0_decoder_896c74ae.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"E:/intelProjects/whack_a_mole_sim/db/whack_a_mole_sim.ram0_decoder_896c74ae.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1545880638033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_select\[0\] GND " "Pin \"seg_select\[0\]\" is stuck at GND" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545880638273 "|whack_a_mole_sim|seg_select[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig_select\[4\] VCC " "Pin \"dig_select\[4\]\" is stuck at VCC" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545880638273 "|whack_a_mole_sim|dig_select[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig_select\[5\] VCC " "Pin \"dig_select\[5\]\" is stuck at VCC" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545880638273 "|whack_a_mole_sim|dig_select[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig_select\[6\] VCC " "Pin \"dig_select\[6\]\" is stuck at VCC" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545880638273 "|whack_a_mole_sim|dig_select[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig_select\[7\] VCC " "Pin \"dig_select\[7\]\" is stuck at VCC" {  } { { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545880638273 "|whack_a_mole_sim|dig_select[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545880638273 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "buzzer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/buzzer.v" 4 -1 0 } } { "timer.v" "" { Text "E:/intelProjects/whack_a_mole_sim/timer.v" 13 -1 0 } } { "whack_a_mole_sim.v" "" { Text "E:/intelProjects/whack_a_mole_sim/whack_a_mole_sim.v" 43 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545880638283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545880638363 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545880638363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "251 " "Implemented 251 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545880638363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545880638363 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/intelProjects/whack_a_mole_sim/output_files/whack_a_mole_sim.map.smsg " "Generated suppressed messages file E:/intelProjects/whack_a_mole_sim/output_files/whack_a_mole_sim.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880638403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545880638423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 27 11:17:18 2018 " "Processing ended: Thu Dec 27 11:17:18 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545880638423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545880638423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545880638423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545880638423 ""}
