// Seed: 2785768364
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(-1);
  assign module_1.id_7 = 0;
  wire id_7;
  wire [1 : ""] id_8;
  always disable id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    input tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    output wand id_11
);
  wire  id_13;
  wire  id_14;
  logic id_15 = (-1);
  wire  id_16;
  assign id_1 = id_0 == 1;
  assign id_1 = -1 - 1;
  wire id_17;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17,
      id_16,
      id_15
  );
  wire id_18;
endmodule
