
PDoA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d89c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005ac  0800da80  0800da80  0000ea80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e02c  0800e02c  000102f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e02c  0800e02c  0000f02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e034  0800e034  000102f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e034  0800e034  0000f034  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e038  0800e038  0000f038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002f0  20000000  0800e03c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c3c  200002f0  0800e32c  000102f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001f2c  0800e32c  00010f2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000102f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015279  00000000  00000000  00010320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c7e  00000000  00000000  00025599  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d8  00000000  00000000  00029218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e04  00000000  00000000  0002a4f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a4aa  00000000  00000000  0002b2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019b0b  00000000  00000000  0005579e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e9e91  00000000  00000000  0006f2a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015913a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005bcc  00000000  00000000  00159180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000087  00000000  00000000  0015ed4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002f0 	.word	0x200002f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800da64 	.word	0x0800da64

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002f4 	.word	0x200002f4
 800021c:	0800da64 	.word	0x0800da64

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	460b      	mov	r3, r1
 8000fce:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 8000fd4:	887a      	ldrh	r2, [r7, #2]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	6879      	ldr	r1, [r7, #4]
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <sendBytes+0x2c>)
 8000fdc:	f005 f82f 	bl	800603e <HAL_SPI_Transmit>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	73fb      	strb	r3, [r7, #15]

  return status;
 8000fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000350 	.word	0x20000350

08000ff4 <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8001000:	2300      	movs	r3, #0
 8001002:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 8001004:	887a      	ldrh	r2, [r7, #2]
 8001006:	2301      	movs	r3, #1
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	4804      	ldr	r0, [pc, #16]	@ (800101c <readBytes+0x28>)
 800100c:	f005 f98d 	bl	800632a <HAL_SPI_Receive>

  return status;
 8001010:	7bfb      	ldrb	r3, [r7, #15]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000350 	.word	0x20000350

08001020 <DW3000pack_fast_command>:

uint8_t DW3000pack_fast_command(uint8_t cmd) {
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
  uint8_t b = 0x81;
 800102a:	2381      	movs	r3, #129	@ 0x81
 800102c:	73fb      	strb	r3, [r7, #15]
  b |= ((cmd & 0x1F) << 1);
 800102e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	b25b      	sxtb	r3, r3
 8001036:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800103a:	b25a      	sxtb	r2, r3
 800103c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001040:	4313      	orrs	r3, r2
 8001042:	b25b      	sxtb	r3, r3
 8001044:	73fb      	strb	r3, [r7, #15]

  return b;
 8001046:	7bfb      	ldrb	r3, [r7, #15]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3714      	adds	r7, #20
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr

08001054 <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
 800105e:	460b      	mov	r3, r1
 8001060:	71bb      	strb	r3, [r7, #6]
 8001062:	4613      	mov	r3, r2
 8001064:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 8001066:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800106a:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 800106c:	797b      	ldrb	r3, [r7, #5]
 800106e:	b21b      	sxth	r3, r3
 8001070:	03db      	lsls	r3, r3, #15
 8001072:	b21a      	sxth	r2, r3
 8001074:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001078:	4313      	orrs	r3, r2
 800107a:	b21b      	sxth	r3, r3
 800107c:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	b21b      	sxth	r3, r3
 8001082:	025b      	lsls	r3, r3, #9
 8001084:	b21b      	sxth	r3, r3
 8001086:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800108a:	b21a      	sxth	r2, r3
 800108c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001090:	4313      	orrs	r3, r2
 8001092:	b21b      	sxth	r3, r3
 8001094:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 8001096:	79bb      	ldrb	r3, [r7, #6]
 8001098:	b21b      	sxth	r3, r3
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	b21b      	sxth	r3, r3
 800109e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80010a2:	b21a      	sxth	r2, r3
 80010a4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80010a8:	4313      	orrs	r3, r2
 80010aa:	b21b      	sxth	r3, r3
 80010ac:	81fb      	strh	r3, [r7, #14]

  return header;
 80010ae:	89fb      	ldrh	r3, [r7, #14]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3714      	adds	r7, #20
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 80010bc:	b480      	push	{r7}
 80010be:	b087      	sub	sp, #28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	607b      	str	r3, [r7, #4]
 80010c6:	460b      	mov	r3, r1
 80010c8:	72fb      	strb	r3, [r7, #11]
 80010ca:	4613      	mov	r3, r2
 80010cc:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	0c1b      	lsrs	r3, r3, #16
 80010d2:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 80010d8:	f24c 0301 	movw	r3, #49153	@ 0xc001
 80010dc:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 80010de:	7dfb      	ldrb	r3, [r7, #23]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	025b      	lsls	r3, r3, #9
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80010ea:	b21a      	sxth	r2, r3
 80010ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80010f6:	7dbb      	ldrb	r3, [r7, #22]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001102:	b21a      	sxth	r2, r3
 8001104:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001108:	4313      	orrs	r3, r2
 800110a:	b21b      	sxth	r3, r3
 800110c:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 800110e:	8abb      	ldrh	r3, [r7, #20]
 8001110:	0a1b      	lsrs	r3, r3, #8
 8001112:	b29b      	uxth	r3, r3
 8001114:	b2da      	uxtb	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3301      	adds	r3, #1
 800111e:	8aba      	ldrh	r2, [r7, #20]
 8001120:	b2d2      	uxtb	r2, r2
 8001122:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3302      	adds	r3, #2
 8001128:	7afa      	ldrb	r2, [r7, #11]
 800112a:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	3303      	adds	r3, #3
 8001130:	7aba      	ldrb	r2, [r7, #10]
 8001132:	701a      	strb	r2, [r3, #0]
}
 8001134:	bf00      	nop
 8001136:	371c      	adds	r7, #28
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8001140:	b480      	push	{r7}
 8001142:	b087      	sub	sp, #28
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	460b      	mov	r3, r1
 800114c:	817b      	strh	r3, [r7, #10]
 800114e:	4613      	mov	r3, r2
 8001150:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	0c1b      	lsrs	r3, r3, #16
 8001156:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 800115c:	f24c 0302 	movw	r3, #49154	@ 0xc002
 8001160:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8001162:	7dfb      	ldrb	r3, [r7, #23]
 8001164:	b21b      	sxth	r3, r3
 8001166:	025b      	lsls	r3, r3, #9
 8001168:	b21b      	sxth	r3, r3
 800116a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800116e:	b21a      	sxth	r2, r3
 8001170:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001174:	4313      	orrs	r3, r2
 8001176:	b21b      	sxth	r3, r3
 8001178:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800117a:	7dbb      	ldrb	r3, [r7, #22]
 800117c:	b21b      	sxth	r3, r3
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	b21b      	sxth	r3, r3
 8001182:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001186:	b21a      	sxth	r2, r3
 8001188:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118c:	4313      	orrs	r3, r2
 800118e:	b21b      	sxth	r3, r3
 8001190:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8001192:	8abb      	ldrh	r3, [r7, #20]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	b29b      	uxth	r3, r3
 8001198:	b2da      	uxtb	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3301      	adds	r3, #1
 80011a2:	8aba      	ldrh	r2, [r7, #20]
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	3302      	adds	r3, #2
 80011ac:	897a      	ldrh	r2, [r7, #10]
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80011b2:	897b      	ldrh	r3, [r7, #10]
 80011b4:	0a1b      	lsrs	r3, r3, #8
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	3303      	adds	r3, #3
 80011bc:	b2d2      	uxtb	r2, r2
 80011be:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3304      	adds	r3, #4
 80011c4:	893a      	ldrh	r2, [r7, #8]
 80011c6:	b2d2      	uxtb	r2, r2
 80011c8:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 80011ca:	893b      	ldrh	r3, [r7, #8]
 80011cc:	0a1b      	lsrs	r3, r3, #8
 80011ce:	b29a      	uxth	r2, r3
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	3305      	adds	r3, #5
 80011d4:	b2d2      	uxtb	r2, r2
 80011d6:	701a      	strb	r2, [r3, #0]
}
 80011d8:	bf00      	nop
 80011da:	371c      	adds	r7, #28
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 80011e4:	b480      	push	{r7}
 80011e6:	b087      	sub	sp, #28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
 80011f0:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	0c1b      	lsrs	r3, r3, #16
 80011f6:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 80011fc:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8001200:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8001202:	7dfb      	ldrb	r3, [r7, #23]
 8001204:	b21b      	sxth	r3, r3
 8001206:	025b      	lsls	r3, r3, #9
 8001208:	b21b      	sxth	r3, r3
 800120a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800120e:	b21a      	sxth	r2, r3
 8001210:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001214:	4313      	orrs	r3, r2
 8001216:	b21b      	sxth	r3, r3
 8001218:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800121a:	7dbb      	ldrb	r3, [r7, #22]
 800121c:	b21b      	sxth	r3, r3
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	b21b      	sxth	r3, r3
 8001222:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8001226:	b21a      	sxth	r2, r3
 8001228:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800122c:	4313      	orrs	r3, r2
 800122e:	b21b      	sxth	r3, r3
 8001230:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8001232:	8abb      	ldrh	r3, [r7, #20]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	b29b      	uxth	r3, r3
 8001238:	b2da      	uxtb	r2, r3
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	3301      	adds	r3, #1
 8001242:	8aba      	ldrh	r2, [r7, #20]
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	3302      	adds	r3, #2
 800124c:	68ba      	ldr	r2, [r7, #8]
 800124e:	b2d2      	uxtb	r2, r2
 8001250:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	0a1a      	lsrs	r2, r3, #8
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	3303      	adds	r3, #3
 800125a:	b2d2      	uxtb	r2, r2
 800125c:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	0c1a      	lsrs	r2, r3, #16
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	3304      	adds	r3, #4
 8001266:	b2d2      	uxtb	r2, r2
 8001268:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	0e1a      	lsrs	r2, r3, #24
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	3305      	adds	r3, #5
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	3306      	adds	r3, #6
 800127a:	687a      	ldr	r2, [r7, #4]
 800127c:	b2d2      	uxtb	r2, r2
 800127e:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	0a1a      	lsrs	r2, r3, #8
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	3307      	adds	r3, #7
 8001288:	b2d2      	uxtb	r2, r2
 800128a:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	0c1a      	lsrs	r2, r3, #16
 8001290:	683b      	ldr	r3, [r7, #0]
 8001292:	3308      	adds	r3, #8
 8001294:	b2d2      	uxtb	r2, r2
 8001296:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	0e1a      	lsrs	r2, r3, #24
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	3309      	adds	r3, #9
 80012a0:	b2d2      	uxtb	r2, r2
 80012a2:	701a      	strb	r2, [r3, #0]
}
 80012a4:	bf00      	nop
 80012a6:	371c      	adds	r7, #28
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	@ 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	60f8      	str	r0, [r7, #12]
 80012b8:	60b9      	str	r1, [r7, #8]
 80012ba:	4613      	mov	r3, r2
 80012bc:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 80012be:	f107 0314 	add.w	r3, r7, #20
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]
 80012c8:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012ce:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d109      	bne.n	80012ee <set_bits+0x3e>
 80012da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012dc:	b2d9      	uxtb	r1, r3
 80012de:	6a3b      	ldr	r3, [r7, #32]
 80012e0:	b2da      	uxtb	r2, r3
 80012e2:	f107 0314 	add.w	r3, r7, #20
 80012e6:	68f8      	ldr	r0, [r7, #12]
 80012e8:	f7ff fee8 	bl	80010bc <DW3000pack_mask_cmd_1octet>
 80012ec:	e016      	b.n	800131c <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d109      	bne.n	8001308 <set_bits+0x58>
 80012f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012f6:	b299      	uxth	r1, r3
 80012f8:	6a3b      	ldr	r3, [r7, #32]
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	f107 0314 	add.w	r3, r7, #20
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f7ff ff1d 	bl	8001140 <DW3000pack_mask_cmd_2octet>
 8001306:	e009      	b.n	800131c <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	2b04      	cmp	r3, #4
 800130c:	d106      	bne.n	800131c <set_bits+0x6c>
 800130e:	f107 0314 	add.w	r3, r7, #20
 8001312:	6a3a      	ldr	r2, [r7, #32]
 8001314:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f7ff ff64 	bl	80011e4 <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001322:	4809      	ldr	r0, [pc, #36]	@ (8001348 <set_bits+0x98>)
 8001324:	f002 fad8 	bl	80038d8 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	210a      	movs	r1, #10
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fe48 	bl	8000fc4 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001334:	2201      	movs	r2, #1
 8001336:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800133a:	4803      	ldr	r0, [pc, #12]	@ (8001348 <set_bits+0x98>)
 800133c:	f002 facc 	bl	80038d8 <HAL_GPIO_WritePin>
}
 8001340:	bf00      	nop
 8001342:	3728      	adds	r7, #40	@ 0x28
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40020800 	.word	0x40020800

0800134c <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 *
 * @param hspi
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  // set SPI speed to 3 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2218      	movs	r2, #24
 8001358:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f004 fdc4 	bl	8005ee8 <HAL_SPI_Init>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <set_SPI2lowspeed+0x1e>
    Error_Handler();
 8001366:	f001 fd81 	bl	8002e6c <Error_Handler>
  }
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 *
 * @param hspi
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
  // set SPI speed to 24 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f004 fdb1 	bl	8005ee8 <HAL_SPI_Init>
 8001386:	4603      	mov	r3, r0
 8001388:	2b00      	cmp	r3, #0
 800138a:	d001      	beq.n	8001390 <set_SPI2highspeed+0x1e>
    Error_Handler();
 800138c:	f001 fd6e 	bl	8002e6c <Error_Handler>
  }
}
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 *
 */
void DW3000poweron(void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 800139c:	2201      	movs	r2, #1
 800139e:	2102      	movs	r1, #2
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <DW3000poweron+0x14>)
 80013a2:	f002 fa99 	bl	80038d8 <HAL_GPIO_WritePin>
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40020000 	.word	0x40020000

080013b0 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 *
 */
void DW3000hardReset(void) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2108      	movs	r1, #8
 80013b8:	4806      	ldr	r0, [pc, #24]	@ (80013d4 <DW3000hardReset+0x24>)
 80013ba:	f002 fa8d 	bl	80038d8 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 80013be:	200a      	movs	r0, #10
 80013c0:	f001 ffb8 	bl	8003334 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	2108      	movs	r1, #8
 80013c8:	4802      	ldr	r0, [pc, #8]	@ (80013d4 <DW3000hardReset+0x24>)
 80013ca:	f002 fa85 	bl	80038d8 <HAL_GPIO_WritePin>
}
 80013ce:	bf00      	nop
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	40020000 	.word	0x40020000

080013d8 <DW3000writereg>:
 *
 * @param reg register full address (base + sub)
 * @param data data to write
 * @param len length of data to write (1, 2, 4 bytes)
 */
void DW3000writereg(uint32_t reg, uint8_t* data, uint8_t len) {
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	4613      	mov	r3, r2
 80013e4:	71fb      	strb	r3, [r7, #7]
  uint8_t base = reg >> 16;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	0c1b      	lsrs	r3, r3, #16
 80013ea:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 1);
 80013f0:	7db9      	ldrb	r1, [r7, #22]
 80013f2:	7dfb      	ldrb	r3, [r7, #23]
 80013f4:	2201      	movs	r2, #1
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fe2c 	bl	8001054 <DW3000pack_full_address>
 80013fc:	4603      	mov	r3, r0
 80013fe:	82bb      	strh	r3, [r7, #20]

  // uint8_t* regBytes = data;
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8001400:	8abb      	ldrh	r3, [r7, #20]
 8001402:	0a1b      	lsrs	r3, r3, #8
 8001404:	b29b      	uxth	r3, r3
 8001406:	b2db      	uxtb	r3, r3
 8001408:	743b      	strb	r3, [r7, #16]
  headerBytes[1] = header & 0xFF;
 800140a:	8abb      	ldrh	r3, [r7, #20]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	747b      	strb	r3, [r7, #17]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001416:	480c      	ldr	r0, [pc, #48]	@ (8001448 <DW3000writereg+0x70>)
 8001418:	f002 fa5e 	bl	80038d8 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 800141c:	f107 0310 	add.w	r3, r7, #16
 8001420:	2102      	movs	r1, #2
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fdce 	bl	8000fc4 <sendBytes>
  sendBytes(data, len);
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	b29b      	uxth	r3, r3
 800142c:	4619      	mov	r1, r3
 800142e:	68b8      	ldr	r0, [r7, #8]
 8001430:	f7ff fdc8 	bl	8000fc4 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800143a:	4803      	ldr	r0, [pc, #12]	@ (8001448 <DW3000writereg+0x70>)
 800143c:	f002 fa4c 	bl	80038d8 <HAL_GPIO_WritePin>
}
 8001440:	bf00      	nop
 8001442:	3718      	adds	r7, #24
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}
 8001448:	40020800 	.word	0x40020800

0800144c <DW3000readreg>:
 *
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	0c1b      	lsrs	r3, r3, #16
 800145c:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8001462:	7db9      	ldrb	r1, [r7, #22]
 8001464:	7dfb      	ldrb	r3, [r7, #23]
 8001466:	2200      	movs	r2, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fdf3 	bl	8001054 <DW3000pack_full_address>
 800146e:	4603      	mov	r3, r0
 8001470:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8001476:	8abb      	ldrh	r3, [r7, #20]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8001480:	8abb      	ldrh	r3, [r7, #20]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001486:	2200      	movs	r2, #0
 8001488:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800148c:	4813      	ldr	r0, [pc, #76]	@ (80014dc <DW3000readreg+0x90>)
 800148e:	f002 fa23 	bl	80038d8 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8001492:	f107 0308 	add.w	r3, r7, #8
 8001496:	2102      	movs	r1, #2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fd93 	bl	8000fc4 <sendBytes>
  readBytes(regBytes, len);
 800149e:	78fb      	ldrb	r3, [r7, #3]
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	f107 030c 	add.w	r3, r7, #12
 80014a6:	4611      	mov	r1, r2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fda3 	bl	8000ff4 <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80014ae:	2201      	movs	r2, #1
 80014b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014b4:	4809      	ldr	r0, [pc, #36]	@ (80014dc <DW3000readreg+0x90>)
 80014b6:	f002 fa0f 	bl	80038d8 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 80014ba:	7bfb      	ldrb	r3, [r7, #15]
 80014bc:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 80014be:	7bbb      	ldrb	r3, [r7, #14]
 80014c0:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 80014c2:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 80014c4:	7b7b      	ldrb	r3, [r7, #13]
 80014c6:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 80014c8:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 80014ca:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 80014cc:	4313      	orrs	r3, r2
 80014ce:	613b      	str	r3, [r7, #16]

  return regValue;
 80014d0:	693b      	ldr	r3, [r7, #16]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3718      	adds	r7, #24
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}
 80014da:	bf00      	nop
 80014dc:	40020800 	.word	0x40020800

080014e0 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 *
 */
void DW3000enter_IDLE_PLL(void) {
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 80014e4:	2204      	movs	r2, #4
 80014e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80014ea:	4804      	ldr	r0, [pc, #16]	@ (80014fc <DW3000enter_IDLE_PLL+0x1c>)
 80014ec:	f7ff fee0 	bl	80012b0 <set_bits>
  Delay_us(10);
 80014f0:	200a      	movs	r0, #10
 80014f2:	f001 f9b9 	bl	8002868 <Delay_us>
}
 80014f6:	bf00      	nop
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	00110008 	.word	0x00110008

08001500 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE_RC(void) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
  uint32_t reg = dwt_read32bitoffsetreg(SYS_STATUS_ID, 0);
 8001506:	2100      	movs	r1, #0
 8001508:	2044      	movs	r0, #68	@ 0x44
 800150a:	f000 f9e0 	bl	80018ce <dwt_read32bitoffsetreg>
 800150e:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001516:	2b00      	cmp	r3, #0
 8001518:	bf14      	ite	ne
 800151a:	2301      	movne	r3, #1
 800151c:	2300      	moveq	r3, #0
 800151e:	b2db      	uxtb	r3, r3
}
 8001520:	4618      	mov	r0, r3
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 800152e:	2104      	movs	r1, #4
 8001530:	2044      	movs	r0, #68	@ 0x44
 8001532:	f7ff ff8b 	bl	800144c <DW3000readreg>
 8001536:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	085b      	lsrs	r3, r3, #1
 800153c:	b2db      	uxtb	r3, r3
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	b2db      	uxtb	r3, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	3708      	adds	r7, #8
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}

0800154c <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 *
 * @return uint8_t
 */
uint8_t DW3000check_IDLE(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8001552:	2104      	movs	r1, #4
 8001554:	4808      	ldr	r0, [pc, #32]	@ (8001578 <DW3000check_IDLE+0x2c>)
 8001556:	f7ff ff79 	bl	800144c <DW3000readreg>
 800155a:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	0c1b      	lsrs	r3, r3, #16
 8001560:	f003 0303 	and.w	r3, r3, #3
 8001564:	2b03      	cmp	r3, #3
 8001566:	bf0c      	ite	eq
 8001568:	2301      	moveq	r3, #1
 800156a:	2300      	movne	r3, #0
 800156c:	b2db      	uxtb	r3, r3
}
 800156e:	4618      	mov	r0, r3
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	000f0030 	.word	0x000f0030

0800157c <DW3000_writefastCMD_FZ>:
/**
 * @brief write a fast command to the DW3000
 *
 * @param cmd
 */
void DW3000_writefastCMD_FZ(uint8_t cmd) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd2send = DW3000pack_fast_command(cmd);
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff fd49 	bl	8001020 <DW3000pack_fast_command>
 800158e:	4603      	mov	r3, r0
 8001590:	73fb      	strb	r3, [r7, #15]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001598:	4809      	ldr	r0, [pc, #36]	@ (80015c0 <DW3000_writefastCMD_FZ+0x44>)
 800159a:	f002 f99d 	bl	80038d8 <HAL_GPIO_WritePin>
  sendBytes(&cmd2send, 1);
 800159e:	f107 030f 	add.w	r3, r7, #15
 80015a2:	2101      	movs	r1, #1
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7ff fd0d 	bl	8000fc4 <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80015aa:	2201      	movs	r2, #1
 80015ac:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015b0:	4803      	ldr	r0, [pc, #12]	@ (80015c0 <DW3000_writefastCMD_FZ+0x44>)
 80015b2:	f002 f991 	bl	80038d8 <HAL_GPIO_WritePin>
}
 80015b6:	bf00      	nop
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40020800 	.word	0x40020800

080015c4 <DW3000_clear_IRQ>:

// clear the IRQ flags
void DW3000_clear_IRQ(void) {
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  // FZ: Clear the interrupt flags
  dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_MASK);
 80015c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015cc:	2100      	movs	r1, #0
 80015ce:	2044      	movs	r0, #68	@ 0x44
 80015d0:	f000 f9d1 	bl	8001976 <dwt_write32bitoffsetreg>
  DW3000_IRQ_flag = false;
 80015d4:	4b02      	ldr	r3, [pc, #8]	@ (80015e0 <DW3000_clear_IRQ+0x1c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	701a      	strb	r2, [r3, #0]
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	2000030c 	.word	0x2000030c

080015e4 <DW3000_irq_for_txrx_done>:
  //                (1 << SYS_ENABLE_LO_RXPHD_ENABLE_BIT_OFFSET)); // Enable RX done interrupt
  uint32_t sys_enable = SYS_STATUS_RXFCG_BIT_MASK;
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
}

void DW3000_irq_for_txrx_done(void) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
  uint32_t sys_enable = DW3000readreg(SYS_ENABLE_LO_ID, 4);
 80015ea:	2104      	movs	r1, #4
 80015ec:	203c      	movs	r0, #60	@ 0x3c
 80015ee:	f7ff ff2d 	bl	800144c <DW3000readreg>
 80015f2:	4603      	mov	r3, r0
 80015f4:	607b      	str	r3, [r7, #4]
  sys_enable |= ((1 << SYS_ENABLE_LO_TXFRS_ENABLE_BIT_OFFSET)  |
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f443 5302 	orr.w	r3, r3, #8320	@ 0x2080
 80015fc:	607b      	str	r3, [r7, #4]
                 (1 << SYS_ENABLE_LO_RXFR_ENABLE_BIT_OFFSET)); // Enable TX and RX done interrupt
  DW3000writereg(SYS_ENABLE_LO_ID, (uint8_t*)&sys_enable, SYS_ENABLE_LO_LEN);
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2204      	movs	r2, #4
 8001602:	4619      	mov	r1, r3
 8001604:	203c      	movs	r0, #60	@ 0x3c
 8001606:	f7ff fee7 	bl	80013d8 <DW3000writereg>
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <HAL_GPIO_EXTI_Callback>:
}

// FZ: the IRQ will be triggered at the very beginning because
// the SPI ready will cause an interrupt
// so we need to clear the interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == UWB_IRQ_Pin) {
 800161e:	88fb      	ldrh	r3, [r7, #6]
 8001620:	2b04      	cmp	r3, #4
 8001622:	d102      	bne.n	800162a <HAL_GPIO_EXTI_Callback+0x16>
    DW3000_IRQ_flag = true;
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <HAL_GPIO_EXTI_Callback+0x24>)
 8001626:	2201      	movs	r2, #1
 8001628:	701a      	strb	r2, [r3, #0]
  }
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	2000030c 	.word	0x2000030c

0800163c <writetospi>:
} localdata;

static localdata _ptr;
static localdata *pdw3000local = &_ptr;

int writetospi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t bodyLength, uint8_t *bodyBuffer) {
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
 8001642:	60b9      	str	r1, [r7, #8]
 8001644:	607b      	str	r3, [r7, #4]
 8001646:	4603      	mov	r3, r0
 8001648:	81fb      	strh	r3, [r7, #14]
 800164a:	4613      	mov	r3, r2
 800164c:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800164e:	2200      	movs	r2, #0
 8001650:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001654:	480b      	ldr	r0, [pc, #44]	@ (8001684 <writetospi+0x48>)
 8001656:	f002 f93f 	bl	80038d8 <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 800165a:	89fb      	ldrh	r3, [r7, #14]
 800165c:	4619      	mov	r1, r3
 800165e:	68b8      	ldr	r0, [r7, #8]
 8001660:	f7ff fcb0 	bl	8000fc4 <sendBytes>
  sendBytes(bodyBuffer, bodyLength);
 8001664:	89bb      	ldrh	r3, [r7, #12]
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff fcab 	bl	8000fc4 <sendBytes>
  // }
  // for(int i = 0; i < bodyLength; i++) {
  //   SPI.transfer(bodyBuffer[i]); // write values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800166e:	2201      	movs	r2, #1
 8001670:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001674:	4803      	ldr	r0, [pc, #12]	@ (8001684 <writetospi+0x48>)
 8001676:	f002 f92f 	bl	80038d8 <HAL_GPIO_WritePin>

  return 0;
 800167a:	2300      	movs	r3, #0
}
 800167c:	4618      	mov	r0, r3
 800167e:	3710      	adds	r7, #16
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	40020800 	.word	0x40020800

08001688 <readfromspi>:

int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readLength, uint8_t *readBuffer)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b084      	sub	sp, #16
 800168c:	af00      	add	r7, sp, #0
 800168e:	60b9      	str	r1, [r7, #8]
 8001690:	607b      	str	r3, [r7, #4]
 8001692:	4603      	mov	r3, r0
 8001694:	81fb      	strh	r3, [r7, #14]
 8001696:	4613      	mov	r3, r2
 8001698:	81bb      	strh	r3, [r7, #12]
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016a0:	480b      	ldr	r0, [pc, #44]	@ (80016d0 <readfromspi+0x48>)
 80016a2:	f002 f919 	bl	80038d8 <HAL_GPIO_WritePin>
  sendBytes(headerBuffer, headerLength);
 80016a6:	89fb      	ldrh	r3, [r7, #14]
 80016a8:	4619      	mov	r1, r3
 80016aa:	68b8      	ldr	r0, [r7, #8]
 80016ac:	f7ff fc8a 	bl	8000fc4 <sendBytes>
  readBytes(readBuffer, readLength);
 80016b0:	89bb      	ldrh	r3, [r7, #12]
 80016b2:	4619      	mov	r1, r3
 80016b4:	6878      	ldr	r0, [r7, #4]
 80016b6:	f7ff fc9d 	bl	8000ff4 <readBytes>
  // }
  // for(int i = 0; i < readLength; i++) {
  //   readBuffer[i] = SPI.transfer(JUNK); // read values
  // }
  // delayMicroseconds(5);
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 80016ba:	2201      	movs	r2, #1
 80016bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016c0:	4803      	ldr	r0, [pc, #12]	@ (80016d0 <readfromspi+0x48>)
 80016c2:	f002 f909 	bl	80038d8 <HAL_GPIO_WritePin>

  return 0;
 80016c6:	2300      	movs	r3, #0
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3710      	adds	r7, #16
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40020800 	.word	0x40020800

080016d4 <dwt_xfer3000>:
  uint16_t    indx,       //sub-index, calculated from regFileID 0..0x7F,
  uint16_t    length,
  uint8_t     *buffer,
  spi_modes_e mode
)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	607b      	str	r3, [r7, #4]
 80016de:	460b      	mov	r3, r1
 80016e0:	817b      	strh	r3, [r7, #10]
 80016e2:	4613      	mov	r3, r2
 80016e4:	813b      	strh	r3, [r7, #8]
  uint8_t  header[2];           // Buffer to compose header in
  uint16_t cnt = 0;             // Counter for length of a header
 80016e6:	2300      	movs	r3, #0
 80016e8:	83fb      	strh	r3, [r7, #30]

  uint16_t reg_file     = 0x1F & ((regFileID + indx) >> 16);
 80016ea:	897a      	ldrh	r2, [r7, #10]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	4413      	add	r3, r2
 80016f0:	0c1b      	lsrs	r3, r3, #16
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	f003 031f 	and.w	r3, r3, #31
 80016f8:	83bb      	strh	r3, [r7, #28]
  uint16_t reg_offset   = 0x7F &  (regFileID + indx);
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	b29a      	uxth	r2, r3
 80016fe:	897b      	ldrh	r3, [r7, #10]
 8001700:	4413      	add	r3, r2
 8001702:	b29b      	uxth	r3, r3
 8001704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001708:	837b      	strh	r3, [r7, #26]

  assert(reg_file     <= 0x1F);
 800170a:	8bbb      	ldrh	r3, [r7, #28]
 800170c:	2b1f      	cmp	r3, #31
 800170e:	d906      	bls.n	800171e <dwt_xfer3000+0x4a>
 8001710:	4b52      	ldr	r3, [pc, #328]	@ (800185c <dwt_xfer3000+0x188>)
 8001712:	4a53      	ldr	r2, [pc, #332]	@ (8001860 <dwt_xfer3000+0x18c>)
 8001714:	f44f 7126 	mov.w	r1, #664	@ 0x298
 8001718:	4852      	ldr	r0, [pc, #328]	@ (8001864 <dwt_xfer3000+0x190>)
 800171a:	f009 fca7 	bl	800b06c <__assert_func>
  assert(reg_offset   <= 0x7F);
 800171e:	8b7b      	ldrh	r3, [r7, #26]
 8001720:	2b7f      	cmp	r3, #127	@ 0x7f
 8001722:	d906      	bls.n	8001732 <dwt_xfer3000+0x5e>
 8001724:	4b50      	ldr	r3, [pc, #320]	@ (8001868 <dwt_xfer3000+0x194>)
 8001726:	4a4e      	ldr	r2, [pc, #312]	@ (8001860 <dwt_xfer3000+0x18c>)
 8001728:	f240 2199 	movw	r1, #665	@ 0x299
 800172c:	484d      	ldr	r0, [pc, #308]	@ (8001864 <dwt_xfer3000+0x190>)
 800172e:	f009 fc9d 	bl	800b06c <__assert_func>
  assert(length       < 0x3100);
 8001732:	893b      	ldrh	r3, [r7, #8]
 8001734:	f5b3 5f44 	cmp.w	r3, #12544	@ 0x3100
 8001738:	d306      	bcc.n	8001748 <dwt_xfer3000+0x74>
 800173a:	4b4c      	ldr	r3, [pc, #304]	@ (800186c <dwt_xfer3000+0x198>)
 800173c:	4a48      	ldr	r2, [pc, #288]	@ (8001860 <dwt_xfer3000+0x18c>)
 800173e:	f240 219a 	movw	r1, #666	@ 0x29a
 8001742:	4848      	ldr	r0, [pc, #288]	@ (8001864 <dwt_xfer3000+0x190>)
 8001744:	f009 fc92 	bl	800b06c <__assert_func>
  assert(mode == DW3000_SPI_WR_BIT ||\
 8001748:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800174a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800174e:	d018      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001750:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001752:	2b00      	cmp	r3, #0
 8001754:	d015      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001756:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001758:	f248 0201 	movw	r2, #32769	@ 0x8001
 800175c:	4293      	cmp	r3, r2
 800175e:	d010      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001760:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001762:	f248 0202 	movw	r2, #32770	@ 0x8002
 8001766:	4293      	cmp	r3, r2
 8001768:	d00b      	beq.n	8001782 <dwt_xfer3000+0xae>
 800176a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800176c:	f248 0203 	movw	r2, #32771	@ 0x8003
 8001770:	4293      	cmp	r3, r2
 8001772:	d006      	beq.n	8001782 <dwt_xfer3000+0xae>
 8001774:	4b3e      	ldr	r3, [pc, #248]	@ (8001870 <dwt_xfer3000+0x19c>)
 8001776:	4a3a      	ldr	r2, [pc, #232]	@ (8001860 <dwt_xfer3000+0x18c>)
 8001778:	f240 219b 	movw	r1, #667	@ 0x29b
 800177c:	4839      	ldr	r0, [pc, #228]	@ (8001864 <dwt_xfer3000+0x190>)
 800177e:	f009 fc75 	bl	800b06c <__assert_func>
         mode == DW3000_SPI_AND_OR_16 ||\
         mode == DW3000_SPI_AND_OR_32);

  // Write message header selecting WRITE operation and addresses as appropriate
  uint16_t  addr;
  addr = (reg_file << 9) | (reg_offset << 2);
 8001782:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001786:	025b      	lsls	r3, r3, #9
 8001788:	b21a      	sxth	r2, r3
 800178a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	b21b      	sxth	r3, r3
 8001792:	4313      	orrs	r3, r2
 8001794:	b21b      	sxth	r3, r3
 8001796:	833b      	strh	r3, [r7, #24]

  header[0] = (uint8_t)((mode | addr) >> 8);   //  & 0xFF; //bit7 + addr[4:0] + sub_addr[6:6]
 8001798:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800179a:	8b3b      	ldrh	r3, [r7, #24]
 800179c:	4313      	orrs	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	0a1b      	lsrs	r3, r3, #8
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	b2db      	uxtb	r3, r3
 80017a6:	753b      	strb	r3, [r7, #20]
  header[1] = (uint8_t)(addr | (mode & 0x03)); // & 0xFF; //EAM: subaddr[5:0]+ R/W/AND_OR
 80017a8:	8b3b      	ldrh	r3, [r7, #24]
 80017aa:	b25a      	sxtb	r2, r3
 80017ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017ae:	b25b      	sxtb	r3, r3
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	b25b      	sxtb	r3, r3
 80017b6:	4313      	orrs	r3, r2
 80017b8:	b25b      	sxtb	r3, r3
 80017ba:	b2db      	uxtb	r3, r3
 80017bc:	757b      	strb	r3, [r7, #21]

  if (/*reg_offset == 0 && */length == 0) {   /* Fast Access Commands (FAC)
 80017be:	893b      	ldrh	r3, [r7, #8]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d115      	bne.n	80017f0 <dwt_xfer3000+0x11c>
        * only write operation is possible for this mode
        * bit_7=one is W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=one: MODE of FastAccess
        */
      assert(mode == DW3000_SPI_WR_BIT);
 80017c4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80017ca:	d006      	beq.n	80017da <dwt_xfer3000+0x106>
 80017cc:	4b29      	ldr	r3, [pc, #164]	@ (8001874 <dwt_xfer3000+0x1a0>)
 80017ce:	4a24      	ldr	r2, [pc, #144]	@ (8001860 <dwt_xfer3000+0x18c>)
 80017d0:	f44f 712b 	mov.w	r1, #684	@ 0x2ac
 80017d4:	4823      	ldr	r0, [pc, #140]	@ (8001864 <dwt_xfer3000+0x190>)
 80017d6:	f009 fc49 	bl	800b06c <__assert_func>

      header[0] = (uint8_t)((DW3000_SPI_WR_BIT>>8) | (regFileID<<1) | DW3000_SPI_FAC);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	f063 037e 	orn	r3, r3, #126	@ 0x7e
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 80017ea:	2301      	movs	r3, #1
 80017ec:	83fb      	strh	r3, [r7, #30]
 80017ee:	e015      	b.n	800181c <dwt_xfer3000+0x148>
  }
  else if (reg_offset == 0 /*&& length > 0*/ && (mode == DW3000_SPI_WR_BIT || mode == DW3000_SPI_RD_BIT))
 80017f0:	8b7b      	ldrh	r3, [r7, #26]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d10b      	bne.n	800180e <dwt_xfer3000+0x13a>
 80017f6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80017f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80017fc:	d002      	beq.n	8001804 <dwt_xfer3000+0x130>
 80017fe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001800:	2b00      	cmp	r3, #0
 8001802:	d104      	bne.n	800180e <dwt_xfer3000+0x13a>
  {   /* Fast Access Commands with Read/Write support (FACRW)
        * bit_7 is R/W operation, bit_6=zero: FastAccess command, bit_[5..1] addr, bits_0=zero: MODE of FastAccess
        */
      header[0] |= DW3000_SPI_FARW;
 8001804:	7d3b      	ldrb	r3, [r7, #20]
 8001806:	753b      	strb	r3, [r7, #20]
      cnt = 1;
 8001808:	2301      	movs	r3, #1
 800180a:	83fb      	strh	r3, [r7, #30]
 800180c:	e006      	b.n	800181c <dwt_xfer3000+0x148>
  else
  {  /* Extended Address Mode with Read/Write support (EAMRW)
      * b[0] = bit_7 is R/W operation, bit_6 one = ExtendedAddressMode;
      * b[1] = addr<<2 | (mode&0x3)
      */
    header[0] |= DW3000_SPI_EAMRW;
 800180e:	7d3b      	ldrb	r3, [r7, #20]
 8001810:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001814:	b2db      	uxtb	r3, r3
 8001816:	753b      	strb	r3, [r7, #20]
    cnt = 2;
 8001818:	2302      	movs	r3, #2
 800181a:	83fb      	strh	r3, [r7, #30]
  }

  switch (mode)
 800181c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800181e:	2b00      	cmp	r3, #0
 8001820:	d00d      	beq.n	800183e <dwt_xfer3000+0x16a>
 8001822:	2b00      	cmp	r3, #0
 8001824:	db14      	blt.n	8001850 <dwt_xfer3000+0x17c>
 8001826:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 800182a:	2b03      	cmp	r3, #3
 800182c:	d810      	bhi.n	8001850 <dwt_xfer3000+0x17c>
    case    DW3000_SPI_AND_OR_16:
    case    DW3000_SPI_AND_OR_32:
    case    DW3000_SPI_WR_BIT:
    {
      {
        writetospi(cnt, header, length, buffer);
 800182e:	893a      	ldrh	r2, [r7, #8]
 8001830:	f107 0114 	add.w	r1, r7, #20
 8001834:	8bf8      	ldrh	r0, [r7, #30]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	f7ff ff00 	bl	800163c <writetospi>
      }
      break;
 800183c:	e009      	b.n	8001852 <dwt_xfer3000+0x17e>
    }

    case DW3000_SPI_RD_BIT:
    {
      readfromspi(cnt, header, length, buffer);
 800183e:	893a      	ldrh	r2, [r7, #8]
 8001840:	f107 0114 	add.w	r1, r7, #20
 8001844:	8bf8      	ldrh	r0, [r7, #30]
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	f7ff ff1e 	bl	8001688 <readfromspi>
      break;
 800184c:	e001      	b.n	8001852 <dwt_xfer3000+0x17e>
 800184e:	e7ff      	b.n	8001850 <dwt_xfer3000+0x17c>
    }

    default:
      while(1);
 8001850:	e7fd      	b.n	800184e <dwt_xfer3000+0x17a>
      break;
  }
} // end dwt_xfer3000()
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	0800daa4 	.word	0x0800daa4
 8001860:	0800dc98 	.word	0x0800dc98
 8001864:	0800dab8 	.word	0x0800dab8
 8001868:	0800dad0 	.word	0x0800dad0
 800186c:	0800dae4 	.word	0x0800dae4
 8001870:	0800daf4 	.word	0x0800daf4
 8001874:	0800db8c 	.word	0x0800db8c

08001878 <dwt_writetodevice>:
 * output parameters
 *
 * no return value
 */
//static
void dwt_writetodevice(uint32_t regFileID, uint16_t index, uint16_t length, uint8_t *buffer) {
 8001878:	b580      	push	{r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af02      	add	r7, sp, #8
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	460b      	mov	r3, r1
 8001884:	817b      	strh	r3, [r7, #10]
 8001886:	4613      	mov	r3, r2
 8001888:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_WR_BIT);
 800188a:	893a      	ldrh	r2, [r7, #8]
 800188c:	8979      	ldrh	r1, [r7, #10]
 800188e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f7ff ff1c 	bl	80016d4 <dwt_xfer3000>
}
 800189c:	bf00      	nop
 800189e:	3710      	adds	r7, #16
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}

080018a4 <dwt_readfromdevice>:
  uint32_t  regFileID,
  uint16_t  index,
  uint16_t  length,
  uint8_t   *buffer
)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b086      	sub	sp, #24
 80018a8:	af02      	add	r7, sp, #8
 80018aa:	60f8      	str	r0, [r7, #12]
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	460b      	mov	r3, r1
 80018b0:	817b      	strh	r3, [r7, #10]
 80018b2:	4613      	mov	r3, r2
 80018b4:	813b      	strh	r3, [r7, #8]
  dwt_xfer3000(regFileID, index, length, buffer, DW3000_SPI_RD_BIT);
 80018b6:	893a      	ldrh	r2, [r7, #8]
 80018b8:	8979      	ldrh	r1, [r7, #10]
 80018ba:	2300      	movs	r3, #0
 80018bc:	9300      	str	r3, [sp, #0]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	68f8      	ldr	r0, [r7, #12]
 80018c2:	f7ff ff07 	bl	80016d4 <dwt_xfer3000>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <dwt_read32bitoffsetreg>:
 *
 * output parameters
 *
 * returns 32 bit register value
 */
uint32_t dwt_read32bitoffsetreg(uint32_t regFileID, uint16_t regOffset) {
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b086      	sub	sp, #24
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	460b      	mov	r3, r1
 80018d8:	807b      	strh	r3, [r7, #2]
  int     j ;
  uint32_t  regval = 0 ;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  uint8_t   buffer[4] ;

  dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	8879      	ldrh	r1, [r7, #2]
 80018e4:	2204      	movs	r2, #4
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7ff ffdc 	bl	80018a4 <dwt_readfromdevice>

  for (j = 3 ; j >= 0 ; j --) {
 80018ec:	2303      	movs	r3, #3
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	e00b      	b.n	800190a <dwt_read32bitoffsetreg+0x3c>
    regval = (regval << 8) + buffer[j] ;
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	f107 010c 	add.w	r1, r7, #12
 80018fa:	697a      	ldr	r2, [r7, #20]
 80018fc:	440a      	add	r2, r1
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	4413      	add	r3, r2
 8001902:	613b      	str	r3, [r7, #16]
  for (j = 3 ; j >= 0 ; j --) {
 8001904:	697b      	ldr	r3, [r7, #20]
 8001906:	3b01      	subs	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	2b00      	cmp	r3, #0
 800190e:	daf0      	bge.n	80018f2 <dwt_read32bitoffsetreg+0x24>
  }

  return (regval);
 8001910:	693b      	ldr	r3, [r7, #16]

} // end dwt_read32bitoffsetreg()
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16_t dwt_read16bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	b084      	sub	sp, #16
 800191e:	af00      	add	r7, sp, #0
 8001920:	6078      	str	r0, [r7, #4]
 8001922:	460b      	mov	r3, r1
 8001924:	807b      	strh	r3, [r7, #2]
    uint16_t  regval = 0 ;
 8001926:	2300      	movs	r3, #0
 8001928:	81fb      	strh	r3, [r7, #14]
    uint8_t   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	8879      	ldrh	r1, [r7, #2]
 8001930:	2202      	movs	r2, #2
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f7ff ffb6 	bl	80018a4 <dwt_readfromdevice>

    regval = ((uint16_t)buffer[1] << 8) + buffer[0] ;
 8001938:	7b7b      	ldrb	r3, [r7, #13]
 800193a:	021b      	lsls	r3, r3, #8
 800193c:	b29b      	uxth	r3, r3
 800193e:	7b3a      	ldrb	r2, [r7, #12]
 8001940:	4413      	add	r3, r2
 8001942:	81fb      	strh	r3, [r7, #14]
    return regval ;
 8001944:	89fb      	ldrh	r3, [r7, #14]

} // end dwt_read16bitoffsetreg()
 8001946:	4618      	mov	r0, r3
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}

0800194e <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8_t dwt_read8bitoffsetreg(uint32_t regFileID, uint16_t regOffset)
{
 800194e:	b580      	push	{r7, lr}
 8001950:	b084      	sub	sp, #16
 8001952:	af00      	add	r7, sp, #0
 8001954:	6078      	str	r0, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	807b      	strh	r3, [r7, #2]
  uint8_t regval;
  uint8_t buffer[1];

  dwt_readfromdevice(regFileID, regOffset, 1, buffer);
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	8879      	ldrh	r1, [r7, #2]
 8001960:	2201      	movs	r2, #1
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ff9e 	bl	80018a4 <dwt_readfromdevice>
  regval = buffer[0] ;
 8001968:	7b3b      	ldrb	r3, [r7, #12]
 800196a:	73fb      	strb	r3, [r7, #15]

  return regval ;
 800196c:	7bfb      	ldrb	r3, [r7, #15]
}
 800196e:	4618      	mov	r0, r3
 8001970:	3710      	adds	r7, #16
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}

08001976 <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint32_t regval)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b086      	sub	sp, #24
 800197a:	af00      	add	r7, sp, #0
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	460b      	mov	r3, r1
 8001980:	607a      	str	r2, [r7, #4]
 8001982:	817b      	strh	r3, [r7, #10]
    int     j ;
    uint8_t   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 8001984:	2300      	movs	r3, #0
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	e00d      	b.n	80019a6 <dwt_write32bitoffsetreg+0x30>
    {
        buffer[j] = (uint8_t)regval;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	b2d9      	uxtb	r1, r3
 800198e:	f107 0210 	add.w	r2, r7, #16
 8001992:	697b      	ldr	r3, [r7, #20]
 8001994:	4413      	add	r3, r2
 8001996:	460a      	mov	r2, r1
 8001998:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	0a1b      	lsrs	r3, r3, #8
 800199e:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	3301      	adds	r3, #1
 80019a4:	617b      	str	r3, [r7, #20]
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	ddee      	ble.n	800198a <dwt_write32bitoffsetreg+0x14>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 80019ac:	f107 0310 	add.w	r3, r7, #16
 80019b0:	8979      	ldrh	r1, [r7, #10]
 80019b2:	2204      	movs	r2, #4
 80019b4:	68f8      	ldr	r0, [r7, #12]
 80019b6:	f7ff ff5f 	bl	8001878 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 80019ba:	bf00      	nop
 80019bc:	3718      	adds	r7, #24
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint16_t regval)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	b084      	sub	sp, #16
 80019c6:	af00      	add	r7, sp, #0
 80019c8:	6078      	str	r0, [r7, #4]
 80019ca:	460b      	mov	r3, r1
 80019cc:	807b      	strh	r3, [r7, #2]
 80019ce:	4613      	mov	r3, r2
 80019d0:	803b      	strh	r3, [r7, #0]
    uint8_t   buffer[2] ;

    buffer[0] = (uint8_t)regval;
 80019d2:	883b      	ldrh	r3, [r7, #0]
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	733b      	strb	r3, [r7, #12]
    buffer[1] = regval >> 8 ;
 80019d8:	883b      	ldrh	r3, [r7, #0]
 80019da:	0a1b      	lsrs	r3, r3, #8
 80019dc:	b29b      	uxth	r3, r3
 80019de:	b2db      	uxtb	r3, r3
 80019e0:	737b      	strb	r3, [r7, #13]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 80019e2:	f107 030c 	add.w	r3, r7, #12
 80019e6:	8879      	ldrh	r1, [r7, #2]
 80019e8:	2202      	movs	r2, #2
 80019ea:	6878      	ldr	r0, [r7, #4]
 80019ec:	f7ff ff44 	bl	8001878 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 80019f0:	bf00      	nop
 80019f2:	3710      	adds	r7, #16
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(uint32_t regFileID, uint16_t regOffset, uint8_t regval)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	807b      	strh	r3, [r7, #2]
 8001a04:	4613      	mov	r3, r2
 8001a06:	707b      	strb	r3, [r7, #1]
    uint8_t   buffer[1];
    buffer[0] = regval;
 8001a08:	787b      	ldrb	r3, [r7, #1]
 8001a0a:	733b      	strb	r3, [r7, #12]
    dwt_writetodevice(regFileID, regOffset, 1, buffer);
 8001a0c:	f107 030c 	add.w	r3, r7, #12
 8001a10:	8879      	ldrh	r1, [r7, #2]
 8001a12:	2201      	movs	r2, #1
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7ff ff2f 	bl	8001878 <dwt_writetodevice>
}
 8001a1a:	bf00      	nop
 8001a1c:	3710      	adds	r7, #16
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}

08001a22 <dwt_modify32bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify32bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint32_t _and, const uint32_t _or)
{
 8001a22:	b580      	push	{r7, lr}
 8001a24:	b088      	sub	sp, #32
 8001a26:	af02      	add	r7, sp, #8
 8001a28:	60f8      	str	r0, [r7, #12]
 8001a2a:	607a      	str	r2, [r7, #4]
 8001a2c:	603b      	str	r3, [r7, #0]
 8001a2e:	460b      	mov	r3, r1
 8001a30:	817b      	strh	r3, [r7, #10]
    uint8_t buf[8];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	743b      	strb	r3, [r7, #16]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	0a1b      	lsrs	r3, r3, #8
 8001a3c:	b2db      	uxtb	r3, r3
 8001a3e:	747b      	strb	r3, [r7, #17]
    buf[2] = (uint8_t)(_and>>16);// &0xFF;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	0c1b      	lsrs	r3, r3, #16
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	74bb      	strb	r3, [r7, #18]
    buf[3] = (uint8_t)(_and>>24);// &0xFF;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	0e1b      	lsrs	r3, r3, #24
 8001a4c:	b2db      	uxtb	r3, r3
 8001a4e:	74fb      	strb	r3, [r7, #19]
    buf[4] = (uint8_t)_or;//        &0xFF;
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	753b      	strb	r3, [r7, #20]
    buf[5] = (uint8_t)(_or>>8);//   &0xFF;
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	0a1b      	lsrs	r3, r3, #8
 8001a5a:	b2db      	uxtb	r3, r3
 8001a5c:	757b      	strb	r3, [r7, #21]
    buf[6] = (uint8_t)(_or>>16);//  &0xFF;
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	0c1b      	lsrs	r3, r3, #16
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	75bb      	strb	r3, [r7, #22]
    buf[7] = (uint8_t)(_or>>24);//  &0xFF;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	0e1b      	lsrs	r3, r3, #24
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_32);
 8001a6e:	f107 0310 	add.w	r3, r7, #16
 8001a72:	8979      	ldrh	r1, [r7, #10]
 8001a74:	f248 0203 	movw	r2, #32771	@ 0x8003
 8001a78:	9200      	str	r2, [sp, #0]
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f7ff fe29 	bl	80016d4 <dwt_xfer3000>
}
 8001a82:	bf00      	nop
 8001a84:	3718      	adds	r7, #24
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <dwt_modify16bitoffsetreg>:
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify16bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint16_t _and, const uint16_t _or)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b088      	sub	sp, #32
 8001a8e:	af02      	add	r7, sp, #8
 8001a90:	60f8      	str	r0, [r7, #12]
 8001a92:	4608      	mov	r0, r1
 8001a94:	4611      	mov	r1, r2
 8001a96:	461a      	mov	r2, r3
 8001a98:	4603      	mov	r3, r0
 8001a9a:	817b      	strh	r3, [r7, #10]
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	813b      	strh	r3, [r7, #8]
 8001aa0:	4613      	mov	r3, r2
 8001aa2:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[4];
    buf[0] = (uint8_t)_and;//       &0xFF;
 8001aa4:	893b      	ldrh	r3, [r7, #8]
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	753b      	strb	r3, [r7, #20]
    buf[1] = (uint8_t)(_and>>8);//  &0xFF;
 8001aaa:	893b      	ldrh	r3, [r7, #8]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	757b      	strb	r3, [r7, #21]
    buf[2] = (uint8_t)_or;//        &0xFF;
 8001ab4:	88fb      	ldrh	r3, [r7, #6]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	75bb      	strb	r3, [r7, #22]
    buf[3] = (uint8_t)(_or>>8);//   &0xFF;
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	0a1b      	lsrs	r3, r3, #8
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	75fb      	strb	r3, [r7, #23]
    dwt_xfer3000(regFileID, regOffset, sizeof(buf), buf, DW3000_SPI_AND_OR_16);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	8979      	ldrh	r1, [r7, #10]
 8001aca:	f248 0202 	movw	r2, #32770	@ 0x8002
 8001ace:	9200      	str	r2, [sp, #0]
 8001ad0:	2204      	movs	r2, #4
 8001ad2:	68f8      	ldr	r0, [r7, #12]
 8001ad4:	f7ff fdfe 	bl	80016d4 <dwt_xfer3000>
}
 8001ad8:	bf00      	nop
 8001ada:	3718      	adds	r7, #24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <dwt_modify8bitoffsetreg>:
 * @param regOffset :   the index into register file or buffer being accessed
 * @param regval_and:   the value to AND to register
 * @param regval_or :   the value to OR to register
 * @output          :   no return value
 */
void dwt_modify8bitoffsetreg(const uint32_t regFileID, const uint16_t regOffset, const uint8_t _and, const uint8_t _or) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af02      	add	r7, sp, #8
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	4608      	mov	r0, r1
 8001aea:	4611      	mov	r1, r2
 8001aec:	461a      	mov	r2, r3
 8001aee:	4603      	mov	r3, r0
 8001af0:	807b      	strh	r3, [r7, #2]
 8001af2:	460b      	mov	r3, r1
 8001af4:	707b      	strb	r3, [r7, #1]
 8001af6:	4613      	mov	r3, r2
 8001af8:	703b      	strb	r3, [r7, #0]
  uint8_t buf[2];
  buf[0] = _and;
 8001afa:	787b      	ldrb	r3, [r7, #1]
 8001afc:	733b      	strb	r3, [r7, #12]
  buf[1] = _or;
 8001afe:	783b      	ldrb	r3, [r7, #0]
 8001b00:	737b      	strb	r3, [r7, #13]
  dwt_xfer3000(regFileID, regOffset, sizeof(buf),buf, DW3000_SPI_AND_OR_8);
 8001b02:	f107 030c 	add.w	r3, r7, #12
 8001b06:	8879      	ldrh	r1, [r7, #2]
 8001b08:	f248 0201 	movw	r2, #32769	@ 0x8001
 8001b0c:	9200      	str	r2, [sp, #0]
 8001b0e:	2202      	movs	r2, #2
 8001b10:	6878      	ldr	r0, [r7, #4]
 8001b12:	f7ff fddf 	bl	80016d4 <dwt_xfer3000>
}
 8001b16:	bf00      	nop
 8001b18:	3710      	adds	r7, #16
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
	...

08001b20 <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32_t _dwt_otpread(uint16_t address)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	4603      	mov	r3, r0
 8001b28:	80fb      	strh	r3, [r7, #6]
  uint32_t ret_data;

  // Set manual access mode
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0001);
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <_dwt_otpread+0x40>)
 8001b30:	f7ff ff47 	bl	80019c2 <dwt_write16bitoffsetreg>
  // set the address
  dwt_write16bitoffsetreg(OTP_ADDR_ID, 0, address);
 8001b34:	88fb      	ldrh	r3, [r7, #6]
 8001b36:	461a      	mov	r2, r3
 8001b38:	2100      	movs	r1, #0
 8001b3a:	480a      	ldr	r0, [pc, #40]	@ (8001b64 <_dwt_otpread+0x44>)
 8001b3c:	f7ff ff41 	bl	80019c2 <dwt_write16bitoffsetreg>
  // Assert the read strobe
  dwt_write16bitoffsetreg(OTP_CFG_ID, 0, 0x0002);
 8001b40:	2202      	movs	r2, #2
 8001b42:	2100      	movs	r1, #0
 8001b44:	4806      	ldr	r0, [pc, #24]	@ (8001b60 <_dwt_otpread+0x40>)
 8001b46:	f7ff ff3c 	bl	80019c2 <dwt_write16bitoffsetreg>
  // attempt a read from OTP address
  ret_data = dwt_read32bitoffsetreg(OTP_RDATA_ID, 0);
 8001b4a:	2100      	movs	r1, #0
 8001b4c:	4806      	ldr	r0, [pc, #24]	@ (8001b68 <_dwt_otpread+0x48>)
 8001b4e:	f7ff febe 	bl	80018ce <dwt_read32bitoffsetreg>
 8001b52:	60f8      	str	r0, [r7, #12]

  // Return the 32bit of read data
  return ret_data;
 8001b54:	68fb      	ldr	r3, [r7, #12]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3710      	adds	r7, #16
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	000b0008 	.word	0x000b0008
 8001b64:	000b0004 	.word	0x000b0004
 8001b68:	000b0010 	.word	0x000b0010

08001b6c <_dwt_prog_ldo_and_bias_tune>:

void _dwt_prog_ldo_and_bias_tune(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
  dwt_or16bitoffsetreg(OTP_CFG_ID, 0, LDO_BIAS_KICK);
 8001b70:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001b74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4807      	ldr	r0, [pc, #28]	@ (8001b98 <_dwt_prog_ldo_and_bias_tune+0x2c>)
 8001b7c:	f7ff ff85 	bl	8001a8a <dwt_modify16bitoffsetreg>
  dwt_and_or16bitoffsetreg(BIAS_CTRL_ID, 0, (uint16_t)~BIAS_CTRL_BIAS_BIT_MASK, pdw3000local->bias_tune);
 8001b80:	4b06      	ldr	r3, [pc, #24]	@ (8001b9c <_dwt_prog_ldo_and_bias_tune+0x30>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	7a1b      	ldrb	r3, [r3, #8]
 8001b86:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	4804      	ldr	r0, [pc, #16]	@ (8001ba0 <_dwt_prog_ldo_and_bias_tune+0x34>)
 8001b8e:	f7ff ff7c 	bl	8001a8a <dwt_modify16bitoffsetreg>
}
 8001b92:	bf00      	nop
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	000b0008 	.word	0x000b0008
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	0011001f 	.word	0x0011001f

08001ba4 <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW3000 is 0xDECA0312/0xDECA0302
 */
uint32_t dwt_readdevid(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  return dwt_read32bitoffsetreg(DEV_ID_ID, 0);
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2000      	movs	r0, #0
 8001bac:	f7ff fe8f 	bl	80018ce <dwt_read32bitoffsetreg>
 8001bb0:	4603      	mov	r3, r0
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <dwt_check_dev_id>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_check_dev_id(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
  uint32_t  dev_id;

  dev_id = dwt_readdevid();
 8001bbe:	f7ff fff1 	bl	8001ba4 <dwt_readdevid>
 8001bc2:	6078      	str	r0, [r7, #4]

//  printf("DEVICE ID: %lX\r\n", dev_id);

  if (!((DWT_DW3000_PDOA_DEV_ID == dev_id) || (DWT_DW3000_DEV_ID == dev_id))) {
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	4a07      	ldr	r2, [pc, #28]	@ (8001be4 <dwt_check_dev_id+0x2c>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d006      	beq.n	8001bda <dwt_check_dev_id+0x22>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	4a06      	ldr	r2, [pc, #24]	@ (8001be8 <dwt_check_dev_id+0x30>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d002      	beq.n	8001bda <dwt_check_dev_id+0x22>
    return DWT_ERROR;
 8001bd4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001bd8:	e000      	b.n	8001bdc <dwt_check_dev_id+0x24>
  }

  return DWT_SUCCESS;
 8001bda:	2300      	movs	r3, #0
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3708      	adds	r7, #8
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	deca0312 	.word	0xdeca0312
 8001be8:	deca0302 	.word	0xdeca0302

08001bec <dwt_initialise>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_initialise(uint8_t mode)
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	71fb      	strb	r3, [r7, #7]
//  uint16_t otp_addr;
//  uint32_t devid;
  uint32_t ldo_tune_lo;
  uint32_t ldo_tune_hi;

  pdw3000local->dblbuffon = DBL_BUFF_OFF; // Double buffer mode off by default / clear the flag
 8001bf6:	4b6a      	ldr	r3, [pc, #424]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	73da      	strb	r2, [r3, #15]
  pdw3000local->sleep_mode = DWT_RUNSAR;  // Configure RUN_SAR on wake by default as it is needed when running PGF_CAL
 8001bfe:	4b68      	ldr	r3, [pc, #416]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2202      	movs	r2, #2
 8001c04:	821a      	strh	r2, [r3, #16]
  pdw3000local->spicrc = DWT_SPI_CRC_MODE_NO;
 8001c06:	4b66      	ldr	r3, [pc, #408]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	751a      	strb	r2, [r3, #20]
  pdw3000local->stsconfig = 0; //STS off
 8001c0e:	4b64      	ldr	r3, [pc, #400]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	755a      	strb	r2, [r3, #21]
  pdw3000local->vBatP = 0;
 8001c16:	4b62      	ldr	r3, [pc, #392]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	729a      	strb	r2, [r3, #10]
  pdw3000local->tempP = 0;
 8001c1e:	4b60      	ldr	r3, [pc, #384]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2200      	movs	r2, #0
 8001c24:	72da      	strb	r2, [r3, #11]

  pdw3000local->cbTxDone = NULL;
 8001c26:	4b5e      	ldr	r3, [pc, #376]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	629a      	str	r2, [r3, #40]	@ 0x28
  pdw3000local->cbRxOk = NULL;
 8001c2e:	4b5c      	ldr	r3, [pc, #368]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2200      	movs	r2, #0
 8001c34:	62da      	str	r2, [r3, #44]	@ 0x2c
  pdw3000local->cbRxTo = NULL;
 8001c36:	4b5a      	ldr	r3, [pc, #360]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	631a      	str	r2, [r3, #48]	@ 0x30
  pdw3000local->cbRxErr = NULL;
 8001c3e:	4b58      	ldr	r3, [pc, #352]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2200      	movs	r2, #0
 8001c44:	635a      	str	r2, [r3, #52]	@ 0x34
  pdw3000local->cbSPIRdy = NULL;
 8001c46:	4b56      	ldr	r3, [pc, #344]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  pdw3000local->cbSPIErr = NULL;
 8001c4e:	4b54      	ldr	r3, [pc, #336]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2200      	movs	r2, #0
 8001c54:	639a      	str	r2, [r3, #56]	@ 0x38

  // Read and validate device ID return -1 if not recognised
  if (dwt_check_dev_id() != DWT_SUCCESS) {
 8001c56:	f7ff ffaf 	bl	8001bb8 <dwt_check_dev_id>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <dwt_initialise+0x7a>
    return DWT_ERROR;
 8001c60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c64:	e098      	b.n	8001d98 <dwt_initialise+0x1ac>
  // } else {
  //   return DWT_ERROR;
  // }

  //Read LDO_TUNE and BIAS_TUNE from OTP
  ldo_tune_lo = _dwt_otpread(LDOTUNELO_ADDRESS);
 8001c66:	2004      	movs	r0, #4
 8001c68:	f7ff ff5a 	bl	8001b20 <_dwt_otpread>
 8001c6c:	60f8      	str	r0, [r7, #12]
  ldo_tune_hi = _dwt_otpread(LDOTUNEHI_ADDRESS);
 8001c6e:	2005      	movs	r0, #5
 8001c70:	f7ff ff56 	bl	8001b20 <_dwt_otpread>
 8001c74:	60b8      	str	r0, [r7, #8]
  pdw3000local->bias_tune = (_dwt_otpread(BIAS_TUNE_ADDRESS) >> 16) & BIAS_CTRL_BIAS_BIT_MASK;
 8001c76:	200a      	movs	r0, #10
 8001c78:	f7ff ff52 	bl	8001b20 <_dwt_otpread>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	0c1b      	lsrs	r3, r3, #16
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4b47      	ldr	r3, [pc, #284]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f002 021f 	and.w	r2, r2, #31
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	721a      	strb	r2, [r3, #8]

  if ((ldo_tune_lo != 0) && (ldo_tune_hi != 0) && (pdw3000local->bias_tune != 0)) {
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d009      	beq.n	8001ca8 <dwt_initialise+0xbc>
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d006      	beq.n	8001ca8 <dwt_initialise+0xbc>
 8001c9a:	4b41      	ldr	r3, [pc, #260]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	7a1b      	ldrb	r3, [r3, #8]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <dwt_initialise+0xbc>
    _dwt_prog_ldo_and_bias_tune();
 8001ca4:	f7ff ff62 	bl	8001b6c <_dwt_prog_ldo_and_bias_tune>
  }

  // Read DGC_CFG from OTP
  if (_dwt_otpread(DGC_TUNE_ADDRESS) == DWT_DGC_CFG0) {
 8001ca8:	2020      	movs	r0, #32
 8001caa:	f7ff ff39 	bl	8001b20 <_dwt_otpread>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4a3c      	ldr	r2, [pc, #240]	@ (8001da4 <dwt_initialise+0x1b8>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d104      	bne.n	8001cc0 <dwt_initialise+0xd4>
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_OTP;
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	725a      	strb	r2, [r3, #9]
 8001cbe:	e003      	b.n	8001cc8 <dwt_initialise+0xdc>
  } else {
    pdw3000local->dgc_otp_set = DWT_DGC_LOAD_FROM_SW;
 8001cc0:	4b37      	ldr	r3, [pc, #220]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	725a      	strb	r2, [r3, #9]
  }

  // Load Part and Lot ID from OTP
  if(!(mode & DWT_READ_OTP_PID)) {
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	f003 0310 	and.w	r3, r3, #16
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d106      	bne.n	8001ce0 <dwt_initialise+0xf4>
    pdw3000local->partID = _dwt_otpread(PARTID_ADDRESS);
 8001cd2:	4b33      	ldr	r3, [pc, #204]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001cd4:	681c      	ldr	r4, [r3, #0]
 8001cd6:	2006      	movs	r0, #6
 8001cd8:	f7ff ff22 	bl	8001b20 <_dwt_otpread>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	6023      	str	r3, [r4, #0]
  }
  if (!(mode & DWT_READ_OTP_LID)) {
 8001ce0:	79fb      	ldrb	r3, [r7, #7]
 8001ce2:	f003 0320 	and.w	r3, r3, #32
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d106      	bne.n	8001cf8 <dwt_initialise+0x10c>
    pdw3000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 8001cea:	4b2d      	ldr	r3, [pc, #180]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001cec:	681c      	ldr	r4, [r3, #0]
 8001cee:	2007      	movs	r0, #7
 8001cf0:	f7ff ff16 	bl	8001b20 <_dwt_otpread>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	6063      	str	r3, [r4, #4]
  }
  if (!(mode & DWT_READ_OTP_BAT)) {
 8001cf8:	79fb      	ldrb	r3, [r7, #7]
 8001cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d107      	bne.n	8001d12 <dwt_initialise+0x126>
    pdw3000local->vBatP = (uint8_t)_dwt_otpread(VBAT_ADDRESS);
 8001d02:	2008      	movs	r0, #8
 8001d04:	f7ff ff0c 	bl	8001b20 <_dwt_otpread>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	4b25      	ldr	r3, [pc, #148]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	b2d2      	uxtb	r2, r2
 8001d10:	729a      	strb	r2, [r3, #10]
  }
  if (!(mode & DWT_READ_OTP_TMP)) {
 8001d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	db07      	blt.n	8001d2a <dwt_initialise+0x13e>
    pdw3000local->tempP = (uint8_t)_dwt_otpread(VTEMP_ADDRESS);
 8001d1a:	2009      	movs	r0, #9
 8001d1c:	f7ff ff00 	bl	8001b20 <_dwt_otpread>
 8001d20:	4602      	mov	r2, r0
 8001d22:	4b1f      	ldr	r3, [pc, #124]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->tempP == 0) {  //if the reference temperature has not been programmed in OTP (early eng samples) set to default value
 8001d2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	7adb      	ldrb	r3, [r3, #11]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d103      	bne.n	8001d3c <dwt_initialise+0x150>
      pdw3000local->tempP = 0x85 ; //@temp of 20 deg
 8001d34:	4b1a      	ldr	r3, [pc, #104]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2285      	movs	r2, #133	@ 0x85
 8001d3a:	72da      	strb	r2, [r3, #11]
  }

  if(pdw3000local->vBatP == 0) {//if the reference voltage has not been programmed in OTP (early eng samples) set to default value
 8001d3c:	4b18      	ldr	r3, [pc, #96]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	7a9b      	ldrb	r3, [r3, #10]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d103      	bne.n	8001d4e <dwt_initialise+0x162>
    pdw3000local->vBatP = 0x74 ;  //@Vref of 3.0V
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2274      	movs	r2, #116	@ 0x74
 8001d4c:	729a      	strb	r2, [r3, #10]
  }

  pdw3000local->otprev = (uint8_t) _dwt_otpread(OTPREV_ADDRESS);
 8001d4e:	201f      	movs	r0, #31
 8001d50:	f7ff fee6 	bl	8001b20 <_dwt_otpread>
 8001d54:	4602      	mov	r2, r0
 8001d56:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	b2d2      	uxtb	r2, r2
 8001d5c:	735a      	strb	r2, [r3, #13]

  pdw3000local->init_xtrim = _dwt_otpread(XTRIM_ADDRESS) & 0x7f;
 8001d5e:	201e      	movs	r0, #30
 8001d60:	f7ff fede 	bl	8001b20 <_dwt_otpread>
 8001d64:	4603      	mov	r3, r0
 8001d66:	b2da      	uxtb	r2, r3
 8001d68:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001d70:	b2d2      	uxtb	r2, r2
 8001d72:	739a      	strb	r2, [r3, #14]

  if(pdw3000local->init_xtrim == 0) {
 8001d74:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	7b9b      	ldrb	r3, [r3, #14]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d103      	bne.n	8001d86 <dwt_initialise+0x19a>
    pdw3000local->init_xtrim = 0x2E ; //set default value
 8001d7e:	4b08      	ldr	r3, [pc, #32]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	222e      	movs	r2, #46	@ 0x2e
 8001d84:	739a      	strb	r2, [r3, #14]
    // printf("XTRIM OTP READ FAIL\r\n");
  }

  dwt_write8bitoffsetreg(XTAL_ID, 0, pdw3000local->init_xtrim);
 8001d86:	4b06      	ldr	r3, [pc, #24]	@ (8001da0 <dwt_initialise+0x1b4>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	7b9b      	ldrb	r3, [r3, #14]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	2100      	movs	r1, #0
 8001d90:	4805      	ldr	r0, [pc, #20]	@ (8001da8 <dwt_initialise+0x1bc>)
 8001d92:	f7ff fe31 	bl	80019f8 <dwt_write8bitoffsetreg>

  return DWT_SUCCESS ;
 8001d96:	2300      	movs	r3, #0

} // end dwt_initialise()
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3714      	adds	r7, #20
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd90      	pop	{r4, r7, pc}
 8001da0:	20000000 	.word	0x20000000
 8001da4:	10000240 	.word	0x10000240
 8001da8:	00090014 	.word	0x00090014

08001dac <dwt_setleds>:
 *
 * output parameters none
 *
 * no return value
 */
void dwt_setleds(uint8_t mode) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	71fb      	strb	r3, [r7, #7]
  uint32_t reg;
  if (mode & DWT_LEDS_ENABLE) {
 8001db6:	79fb      	ldrb	r3, [r7, #7]
 8001db8:	f003 0301 	and.w	r3, r3, #1
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d030      	beq.n	8001e22 <dwt_setleds+0x76>
    // Set up MFIO for LED output.
    dwt_modify32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP3_MODE_BIT_MASK | GPIO_MODE_MSGP2_MODE_BIT_MASK), (GPIO_PIN2_RXLED | GPIO_PIN3_TXLED));
 8001dc0:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001dc4:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001dc8:	2100      	movs	r1, #0
 8001dca:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8001dce:	f7ff fe28 	bl	8001a22 <dwt_modify32bitoffsetreg>

    // Enable LP Oscillator to run from counter and turn on de-bounce clock.
    dwt_or32bitoffsetreg(CLK_CTRL_ID, 0, (CLK_CTRL_GPIO_DCLK_EN_BIT_MASK | CLK_CTRL_LP_CLK_EN_BIT_MASK));
 8001dd2:	f44f 0304 	mov.w	r3, #8650752	@ 0x840000
 8001dd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001dda:	2100      	movs	r1, #0
 8001ddc:	481a      	ldr	r0, [pc, #104]	@ (8001e48 <dwt_setleds+0x9c>)
 8001dde:	f7ff fe20 	bl	8001a22 <dwt_modify32bitoffsetreg>

    // Enable LEDs to blink and set default blink time.
    reg = LED_CTRL_BLINK_EN_BIT_MASK | DWT_LEDS_BLINK_TIME_DEF;
 8001de2:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8001de6:	60fb      	str	r3, [r7, #12]
    // Make LEDs blink once if requested.
    if (mode & DWT_LEDS_INIT_BLINK) {
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d003      	beq.n	8001dfa <dwt_setleds+0x4e>
        reg |= LED_CTRL_FORCE_TRIGGER_BIT_MASK;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8001df8:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitreg(LED_CTRL_ID, reg);
 8001dfa:	68fa      	ldr	r2, [r7, #12]
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	4813      	ldr	r0, [pc, #76]	@ (8001e4c <dwt_setleds+0xa0>)
 8001e00:	f7ff fdb9 	bl	8001976 <dwt_write32bitoffsetreg>
    // Clear force blink bits if needed.
    if(mode & DWT_LEDS_INIT_BLINK) {
 8001e04:	79fb      	ldrb	r3, [r7, #7]
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d018      	beq.n	8001e40 <dwt_setleds+0x94>
      reg &= (~LED_CTRL_FORCE_TRIGGER_BIT_MASK);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8001e14:	60fb      	str	r3, [r7, #12]
      dwt_write32bitreg(LED_CTRL_ID, reg);
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	2100      	movs	r1, #0
 8001e1a:	480c      	ldr	r0, [pc, #48]	@ (8001e4c <dwt_setleds+0xa0>)
 8001e1c:	f7ff fdab 	bl	8001976 <dwt_write32bitoffsetreg>
  } else {
    // Clear the GPIO bits that are used for LED control.
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
  }
}
 8001e20:	e00e      	b.n	8001e40 <dwt_setleds+0x94>
    dwt_and32bitoffsetreg(GPIO_MODE_ID, 0, ~(GPIO_MODE_MSGP2_MODE_BIT_MASK | GPIO_MODE_MSGP3_MODE_BIT_MASK));
 8001e22:	2300      	movs	r3, #0
 8001e24:	f46f 627c 	mvn.w	r2, #4032	@ 0xfc0
 8001e28:	2100      	movs	r1, #0
 8001e2a:	f44f 20a0 	mov.w	r0, #327680	@ 0x50000
 8001e2e:	f7ff fdf8 	bl	8001a22 <dwt_modify32bitoffsetreg>
    dwt_and16bitoffsetreg(LED_CTRL_ID, 0, (uint16_t) ~LED_CTRL_BLINK_EN_BIT_MASK);
 8001e32:	2300      	movs	r3, #0
 8001e34:	f64f 62ff 	movw	r2, #65279	@ 0xfeff
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4804      	ldr	r0, [pc, #16]	@ (8001e4c <dwt_setleds+0xa0>)
 8001e3c:	f7ff fe25 	bl	8001a8a <dwt_modify16bitoffsetreg>
}
 8001e40:	bf00      	nop
 8001e42:	3710      	adds	r7, #16
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	00110004 	.word	0x00110004
 8001e4c:	00110016 	.word	0x00110016

08001e50 <get_sts_mnth>:
    }
  }
}

static uint16_t get_sts_mnth (uint16_t cipher, uint8_t threshold, uint8_t shift_val)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	80fb      	strh	r3, [r7, #6]
 8001e5a:	460b      	mov	r3, r1
 8001e5c:	717b      	strb	r3, [r7, #5]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	713b      	strb	r3, [r7, #4]
    uint32_t  value;
    uint16_t  mod_val;

    value = cipher* (uint32_t)threshold;
 8001e62:	88fb      	ldrh	r3, [r7, #6]
 8001e64:	797a      	ldrb	r2, [r7, #5]
 8001e66:	fb02 f303 	mul.w	r3, r2, r3
 8001e6a:	60fb      	str	r3, [r7, #12]
    if (shift_val == 3)
 8001e6c:	793b      	ldrb	r3, [r7, #4]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	d107      	bne.n	8001e82 <get_sts_mnth+0x32>
    {
        value *= SQRT_FACTOR;//Factor to sqrt(2)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	22b5      	movs	r2, #181	@ 0xb5
 8001e76:	fb02 f303 	mul.w	r3, r2, r3
 8001e7a:	60fb      	str	r3, [r7, #12]
        value >>= SQRT_SHIFT_VAL;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	09db      	lsrs	r3, r3, #7
 8001e80:	60fb      	str	r3, [r7, #12]
    }

    mod_val = value % MOD_VALUE+ HALF_MOD;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001e90:	817b      	strh	r3, [r7, #10]
    value >>= SHIFT_VALUE;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	0adb      	lsrs	r3, r3, #11
 8001e96:	60fb      	str	r3, [r7, #12]
    /* Check if modulo greater than MOD_VALUE, if yes add 1 */
    if (mod_val >= MOD_VALUE)
 8001e98:	897b      	ldrh	r3, [r7, #10]
 8001e9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e9e:	d302      	bcc.n	8001ea6 <get_sts_mnth+0x56>
  {
        value += 1;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	60fb      	str	r3, [r7, #12]
  }

    return (uint16_t)value;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	b29b      	uxth	r3, r3
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3714      	adds	r7, #20
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb4:	4770      	bx	lr

08001eb6 <dwt_setplenfine>:
* output parameters
*
* no return value
*/
void dwt_setplenfine(uint8_t preambleLength)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b082      	sub	sp, #8
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	71fb      	strb	r3, [r7, #7]
    dwt_write8bitoffsetreg(TX_FCTRL_HI_ID, 1, preambleLength);
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	2101      	movs	r1, #1
 8001ec6:	2028      	movs	r0, #40	@ 0x28
 8001ec8:	f7ff fd96 	bl	80019f8 <dwt_write8bitoffsetreg>
}
 8001ecc:	bf00      	nop
 8001ece:	3708      	adds	r7, #8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <dwt_setdwstate>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdwstate(uint8_t state)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	71fb      	strb	r3, [r7, #7]
    if (state == DWT_DW_IDLE) // Set the auto INIT2IDLE bit so that DW3000 enters IDLE mode before switching clocks to system_PLL
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d109      	bne.n	8001ef8 <dwt_setdwstate+0x24>
    //NOTE: PLL should be configured prior to this, and the device should be in IDLE_RC (if the PLL does not lock device will remain in IDLE_RC)
    {
        //switch clock to auto - if coming here from INIT_RC the clock will be FOSC/4, need to switch to auto prior to setting auto INIT2IDLE bit
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001ee4:	2005      	movs	r0, #5
 8001ee6:	f000 f83f 	bl	8001f68 <dwt_force_clocks>
        dwt_or8bitoffsetreg(SEQ_CTRL_ID, 0x01, SEQ_CTRL_AINIT2IDLE_BIT_MASK>>8);
 8001eea:	2301      	movs	r3, #1
 8001eec:	22ff      	movs	r2, #255	@ 0xff
 8001eee:	2101      	movs	r1, #1
 8001ef0:	481b      	ldr	r0, [pc, #108]	@ (8001f60 <dwt_setdwstate+0x8c>)
 8001ef2:	f7ff fdf5 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
        //clear the auto INIT2IDLE bit and set FORCE2INIT
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
  }
}
 8001ef6:	e02e      	b.n	8001f56 <dwt_setdwstate+0x82>
    else if(state == DWT_DW_IDLE_RC)  //Change state to IDLE_RC and clear auto INIT2IDLE bit
 8001ef8:	79fb      	ldrb	r3, [r7, #7]
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d117      	bne.n	8001f2e <dwt_setdwstate+0x5a>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSC);
 8001efe:	2303      	movs	r3, #3
 8001f00:	22ff      	movs	r2, #255	@ 0xff
 8001f02:	2100      	movs	r1, #0
 8001f04:	4817      	ldr	r0, [pc, #92]	@ (8001f64 <dwt_setdwstate+0x90>)
 8001f06:	f7ff fdeb 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 8001f0a:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001f0e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001f12:	2100      	movs	r1, #0
 8001f14:	4812      	ldr	r0, [pc, #72]	@ (8001f60 <dwt_setdwstate+0x8c>)
 8001f16:	f7ff fd84 	bl	8001a22 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	227f      	movs	r2, #127	@ 0x7f
 8001f1e:	2102      	movs	r1, #2
 8001f20:	480f      	ldr	r0, [pc, #60]	@ (8001f60 <dwt_setdwstate+0x8c>)
 8001f22:	f7ff fddd 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_force_clocks(FORCE_CLK_AUTO);
 8001f26:	2005      	movs	r0, #5
 8001f28:	f000 f81e 	bl	8001f68 <dwt_force_clocks>
}
 8001f2c:	e013      	b.n	8001f56 <dwt_setdwstate+0x82>
        dwt_or8bitoffsetreg(CLK_CTRL_ID, 0, FORCE_SYSCLK_FOSCDIV4);
 8001f2e:	2301      	movs	r3, #1
 8001f30:	22ff      	movs	r2, #255	@ 0xff
 8001f32:	2100      	movs	r1, #0
 8001f34:	480b      	ldr	r0, [pc, #44]	@ (8001f64 <dwt_setdwstate+0x90>)
 8001f36:	f7ff fdd3 	bl	8001ae0 <dwt_modify8bitoffsetreg>
        dwt_modify32bitoffsetreg(SEQ_CTRL_ID, 0x0, (uint32_t) ~SEQ_CTRL_AINIT2IDLE_BIT_MASK, SEQ_CTRL_FORCE2INIT_BIT_MASK);
 8001f3a:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001f3e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8001f42:	2100      	movs	r1, #0
 8001f44:	4806      	ldr	r0, [pc, #24]	@ (8001f60 <dwt_setdwstate+0x8c>)
 8001f46:	f7ff fd6c 	bl	8001a22 <dwt_modify32bitoffsetreg>
        dwt_and8bitoffsetreg(SEQ_CTRL_ID, 0x2, (uint8_t) ~(SEQ_CTRL_FORCE2INIT_BIT_MASK>>16));
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	227f      	movs	r2, #127	@ 0x7f
 8001f4e:	2102      	movs	r1, #2
 8001f50:	4803      	ldr	r0, [pc, #12]	@ (8001f60 <dwt_setdwstate+0x8c>)
 8001f52:	f7ff fdc5 	bl	8001ae0 <dwt_modify8bitoffsetreg>
}
 8001f56:	bf00      	nop
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	00110008 	.word	0x00110008
 8001f64:	00110004 	.word	0x00110004

08001f68 <dwt_force_clocks>:
 * output parameters none
 *
 * no return value
 */
void dwt_force_clocks(int clocks)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]

    if (clocks == FORCE_CLK_SYS_TX)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d110      	bne.n	8001f98 <dwt_force_clocks+0x30>
    {
        uint16_t regvalue0 = CLK_CTRL_TX_BUF_CLK_ON_BIT_MASK | CLK_CTRL_RX_BUF_CLK_ON_BIT_MASK;
 8001f76:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f7a:	81fb      	strh	r3, [r7, #14]

        //SYS_CLK_SEL = PLL
        regvalue0 |= ((uint16_t) FORCE_SYSCLK_PLL) << CLK_CTRL_SYS_CLK_SEL_BIT_OFFSET;
 8001f7c:	89fb      	ldrh	r3, [r7, #14]
 8001f7e:	f043 0302 	orr.w	r3, r3, #2
 8001f82:	81fb      	strh	r3, [r7, #14]

        //TX_CLK_SEL = ON
        regvalue0 |= ((uint16_t) FORCE_CLK_PLL) << CLK_CTRL_TX_CLK_SEL_BIT_OFFSET;
 8001f84:	89fb      	ldrh	r3, [r7, #14]
 8001f86:	f043 0320 	orr.w	r3, r3, #32
 8001f8a:	81fb      	strh	r3, [r7, #14]

        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, regvalue0);
 8001f8c:	89fb      	ldrh	r3, [r7, #14]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	2100      	movs	r1, #0
 8001f92:	4808      	ldr	r0, [pc, #32]	@ (8001fb4 <dwt_force_clocks+0x4c>)
 8001f94:	f7ff fd15 	bl	80019c2 <dwt_write16bitoffsetreg>

    }

    if (clocks == FORCE_CLK_AUTO)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b05      	cmp	r3, #5
 8001f9c:	d105      	bne.n	8001faa <dwt_force_clocks+0x42>
    {
        //Restore auto clock mode
        dwt_write16bitoffsetreg(CLK_CTRL_ID, 0x0, (uint16_t) DWT_AUTO_CLKS);  //we only need to restore the low 16 bits as they are the only ones to change as a result of  FORCE_CLK_SYS_TX
 8001f9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	4803      	ldr	r0, [pc, #12]	@ (8001fb4 <dwt_force_clocks+0x4c>)
 8001fa6:	f7ff fd0c 	bl	80019c2 <dwt_write16bitoffsetreg>
    }

} // end dwt_force_clocks()
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	00110004 	.word	0x00110004

08001fb8 <_dwt_kick_dgc_on_wakeup>:
*
* no return value
*/
static
void _dwt_kick_dgc_on_wakeup(int8_t channel)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	71fb      	strb	r3, [r7, #7]
    /* The DGC_SEL bit must be set to '0' for channel 5 and '1' for channel 9 */
    if (channel == 5)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	2b05      	cmp	r3, #5
 8001fc8:	d107      	bne.n	8001fda <_dwt_kick_dgc_on_wakeup+0x22>
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8001fca:	2340      	movs	r3, #64	@ 0x40
 8001fcc:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	480a      	ldr	r0, [pc, #40]	@ (8001ffc <_dwt_kick_dgc_on_wakeup+0x44>)
 8001fd4:	f7ff fd25 	bl	8001a22 <dwt_modify32bitoffsetreg>
    else if (channel == 9)
    {
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
                (DWT_DGC_SEL_CH9 << OTP_CFG_DGC_SEL_BIT_OFFSET) | OTP_CFG_DGC_KICK_BIT_MASK);
    }
}
 8001fd8:	e00b      	b.n	8001ff2 <_dwt_kick_dgc_on_wakeup+0x3a>
    else if (channel == 9)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	2b09      	cmp	r3, #9
 8001fe0:	d107      	bne.n	8001ff2 <_dwt_kick_dgc_on_wakeup+0x3a>
        dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_DGC_SEL_BIT_MASK),
 8001fe2:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 8001fe6:	f46f 5200 	mvn.w	r2, #8192	@ 0x2000
 8001fea:	2100      	movs	r1, #0
 8001fec:	4803      	ldr	r0, [pc, #12]	@ (8001ffc <_dwt_kick_dgc_on_wakeup+0x44>)
 8001fee:	f7ff fd18 	bl	8001a22 <dwt_modify32bitoffsetreg>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	000b0008 	.word	0x000b0008

08002000 <dwt_configmrxlut>:
 * @param[in] channel - Channel that the device will be transmitting/receiving on.
 *
 * no return value
 */
void dwt_configmrxlut(uint8_t channel)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08a      	sub	sp, #40	@ 0x28
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	71fb      	strb	r3, [r7, #7]
  uint32_t lut0, lut1, lut2, lut3, lut4, lut5, lut6 = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]

    if (channel == 5)
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	2b05      	cmp	r3, #5
 8002012:	d10e      	bne.n	8002032 <dwt_configmrxlut+0x32>
    {
        lut0 = (uint32_t)CH5_DGC_LUT_0;
 8002014:	4b26      	ldr	r3, [pc, #152]	@ (80020b0 <dwt_configmrxlut+0xb0>)
 8002016:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH5_DGC_LUT_1;
 8002018:	4b26      	ldr	r3, [pc, #152]	@ (80020b4 <dwt_configmrxlut+0xb4>)
 800201a:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH5_DGC_LUT_2;
 800201c:	4b26      	ldr	r3, [pc, #152]	@ (80020b8 <dwt_configmrxlut+0xb8>)
 800201e:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH5_DGC_LUT_3;
 8002020:	4b26      	ldr	r3, [pc, #152]	@ (80020bc <dwt_configmrxlut+0xbc>)
 8002022:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH5_DGC_LUT_4;
 8002024:	4b26      	ldr	r3, [pc, #152]	@ (80020c0 <dwt_configmrxlut+0xc0>)
 8002026:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH5_DGC_LUT_5;
 8002028:	4b26      	ldr	r3, [pc, #152]	@ (80020c4 <dwt_configmrxlut+0xc4>)
 800202a:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH5_DGC_LUT_6;
 800202c:	4b26      	ldr	r3, [pc, #152]	@ (80020c8 <dwt_configmrxlut+0xc8>)
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	e00d      	b.n	800204e <dwt_configmrxlut+0x4e>
    }
    else
    {
        lut0 = (uint32_t)CH9_DGC_LUT_0;
 8002032:	4b26      	ldr	r3, [pc, #152]	@ (80020cc <dwt_configmrxlut+0xcc>)
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
        lut1 = (uint32_t)CH9_DGC_LUT_1;
 8002036:	4b26      	ldr	r3, [pc, #152]	@ (80020d0 <dwt_configmrxlut+0xd0>)
 8002038:	623b      	str	r3, [r7, #32]
        lut2 = (uint32_t)CH9_DGC_LUT_2;
 800203a:	4b26      	ldr	r3, [pc, #152]	@ (80020d4 <dwt_configmrxlut+0xd4>)
 800203c:	61fb      	str	r3, [r7, #28]
        lut3 = (uint32_t)CH9_DGC_LUT_3;
 800203e:	4b26      	ldr	r3, [pc, #152]	@ (80020d8 <dwt_configmrxlut+0xd8>)
 8002040:	61bb      	str	r3, [r7, #24]
        lut4 = (uint32_t)CH9_DGC_LUT_4;
 8002042:	4b26      	ldr	r3, [pc, #152]	@ (80020dc <dwt_configmrxlut+0xdc>)
 8002044:	617b      	str	r3, [r7, #20]
        lut5 = (uint32_t)CH9_DGC_LUT_5;
 8002046:	4b26      	ldr	r3, [pc, #152]	@ (80020e0 <dwt_configmrxlut+0xe0>)
 8002048:	613b      	str	r3, [r7, #16]
        lut6 = (uint32_t)CH9_DGC_LUT_6;
 800204a:	4b25      	ldr	r3, [pc, #148]	@ (80020e0 <dwt_configmrxlut+0xe0>)
 800204c:	60fb      	str	r3, [r7, #12]
    }
    dwt_write32bitoffsetreg(DGC_LUT_0_CFG_ID, 0x0, lut0);
 800204e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002050:	2100      	movs	r1, #0
 8002052:	4824      	ldr	r0, [pc, #144]	@ (80020e4 <dwt_configmrxlut+0xe4>)
 8002054:	f7ff fc8f 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_1_CFG_ID, 0x0, lut1);
 8002058:	6a3a      	ldr	r2, [r7, #32]
 800205a:	2100      	movs	r1, #0
 800205c:	4822      	ldr	r0, [pc, #136]	@ (80020e8 <dwt_configmrxlut+0xe8>)
 800205e:	f7ff fc8a 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_2_CFG_ID, 0x0, lut2);
 8002062:	69fa      	ldr	r2, [r7, #28]
 8002064:	2100      	movs	r1, #0
 8002066:	4821      	ldr	r0, [pc, #132]	@ (80020ec <dwt_configmrxlut+0xec>)
 8002068:	f7ff fc85 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_3_CFG_ID, 0x0, lut3);
 800206c:	69ba      	ldr	r2, [r7, #24]
 800206e:	2100      	movs	r1, #0
 8002070:	481f      	ldr	r0, [pc, #124]	@ (80020f0 <dwt_configmrxlut+0xf0>)
 8002072:	f7ff fc80 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_4_CFG_ID, 0x0, lut4);
 8002076:	697a      	ldr	r2, [r7, #20]
 8002078:	2100      	movs	r1, #0
 800207a:	481e      	ldr	r0, [pc, #120]	@ (80020f4 <dwt_configmrxlut+0xf4>)
 800207c:	f7ff fc7b 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_5_CFG_ID, 0x0, lut5);
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	2100      	movs	r1, #0
 8002084:	481c      	ldr	r0, [pc, #112]	@ (80020f8 <dwt_configmrxlut+0xf8>)
 8002086:	f7ff fc76 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_LUT_6_CFG_ID, 0x0, lut6);
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	2100      	movs	r1, #0
 800208e:	481b      	ldr	r0, [pc, #108]	@ (80020fc <dwt_configmrxlut+0xfc>)
 8002090:	f7ff fc71 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG0_ID, 0x0, DWT_DGC_CFG0);
 8002094:	4a1a      	ldr	r2, [pc, #104]	@ (8002100 <dwt_configmrxlut+0x100>)
 8002096:	2100      	movs	r1, #0
 8002098:	481a      	ldr	r0, [pc, #104]	@ (8002104 <dwt_configmrxlut+0x104>)
 800209a:	f7ff fc6c 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(DGC_CFG1_ID, 0x0, DWT_DGC_CFG1);
 800209e:	4a1a      	ldr	r2, [pc, #104]	@ (8002108 <dwt_configmrxlut+0x108>)
 80020a0:	2100      	movs	r1, #0
 80020a2:	481a      	ldr	r0, [pc, #104]	@ (800210c <dwt_configmrxlut+0x10c>)
 80020a4:	f7ff fc67 	bl	8001976 <dwt_write32bitoffsetreg>
}
 80020a8:	bf00      	nop
 80020aa:	3728      	adds	r7, #40	@ 0x28
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	0001c0fd 	.word	0x0001c0fd
 80020b4:	0001c43e 	.word	0x0001c43e
 80020b8:	0001c6be 	.word	0x0001c6be
 80020bc:	0001c77e 	.word	0x0001c77e
 80020c0:	0001cf36 	.word	0x0001cf36
 80020c4:	0001cfb5 	.word	0x0001cfb5
 80020c8:	0001cff5 	.word	0x0001cff5
 80020cc:	0002a8fe 	.word	0x0002a8fe
 80020d0:	0002ac36 	.word	0x0002ac36
 80020d4:	0002a5fe 	.word	0x0002a5fe
 80020d8:	0002af3e 	.word	0x0002af3e
 80020dc:	0002af7d 	.word	0x0002af7d
 80020e0:	0002afb5 	.word	0x0002afb5
 80020e4:	00030038 	.word	0x00030038
 80020e8:	0003003c 	.word	0x0003003c
 80020ec:	00030040 	.word	0x00030040
 80020f0:	00030044 	.word	0x00030044
 80020f4:	00030048 	.word	0x00030048
 80020f8:	0003004c 	.word	0x0003004c
 80020fc:	00030050 	.word	0x00030050
 8002100:	10000240 	.word	0x10000240
 8002104:	0003001c 	.word	0x0003001c
 8002108:	1b6da489 	.word	0x1b6da489
 800210c:	00030020 	.word	0x00030020

08002110 <dwt_pgf_cal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_pgf_cal(uint8_t ldoen)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b084      	sub	sp, #16
 8002114:	af00      	add	r7, sp, #0
 8002116:	4603      	mov	r3, r0
 8002118:	71fb      	strb	r3, [r7, #7]
    uint8_t temp;
    uint16_t val;

    //PGF needs LDOs turned on - ensure PGF LDOs are enabled
    if (ldoen == 1)
 800211a:	79fb      	ldrb	r3, [r7, #7]
 800211c:	2b01      	cmp	r3, #1
 800211e:	d10d      	bne.n	800213c <dwt_pgf_cal+0x2c>
    {
        val = dwt_read16bitoffsetreg(LDO_CTRL_ID, 0);
 8002120:	2100      	movs	r1, #0
 8002122:	480f      	ldr	r0, [pc, #60]	@ (8002160 <dwt_pgf_cal+0x50>)
 8002124:	f7ff fbf9 	bl	800191a <dwt_read16bitoffsetreg>
 8002128:	4603      	mov	r3, r0
 800212a:	81fb      	strh	r3, [r7, #14]

        dwt_or16bitoffsetreg(LDO_CTRL_ID, 0, (
 800212c:	f240 1305 	movw	r3, #261	@ 0x105
 8002130:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002134:	2100      	movs	r1, #0
 8002136:	480a      	ldr	r0, [pc, #40]	@ (8002160 <dwt_pgf_cal+0x50>)
 8002138:	f7ff fca7 	bl	8001a8a <dwt_modify16bitoffsetreg>
            LDO_CTRL_LDO_VDDMS3_EN_BIT_MASK |
            LDO_CTRL_LDO_VDDMS1_EN_BIT_MASK));
    }

    //Run PGF Cal
    temp = dwt_run_pgfcal();
 800213c:	f000 f812 	bl	8002164 <dwt_run_pgfcal>
 8002140:	4603      	mov	r3, r0
 8002142:	737b      	strb	r3, [r7, #13]

    //Turn off RX LDOs if previously off
    if (ldoen == 1)
 8002144:	79fb      	ldrb	r3, [r7, #7]
 8002146:	2b01      	cmp	r3, #1
 8002148:	d105      	bne.n	8002156 <dwt_pgf_cal+0x46>
    {
        dwt_and16bitoffsetreg(LDO_CTRL_ID, 0, val); // restore LDO values
 800214a:	89fa      	ldrh	r2, [r7, #14]
 800214c:	2300      	movs	r3, #0
 800214e:	2100      	movs	r1, #0
 8002150:	4803      	ldr	r0, [pc, #12]	@ (8002160 <dwt_pgf_cal+0x50>)
 8002152:	f7ff fc9a 	bl	8001a8a <dwt_modify16bitoffsetreg>
    }
    return temp;
 8002156:	7b7b      	ldrb	r3, [r7, #13]
}
 8002158:	4618      	mov	r0, r3
 800215a:	3710      	adds	r7, #16
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}
 8002160:	00070048 	.word	0x00070048

08002164 <dwt_run_pgfcal>:
 *
 * return result of PGF calibration (DWT_ERROR/-1 = error)
 *
 */
int dwt_run_pgfcal(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
    int result = DWT_SUCCESS;
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
    uint32_t    data;
    uint32_t    val = 0;
 800216e:	2300      	movs	r3, #0
 8002170:	607b      	str	r3, [r7, #4]
    uint8_t     cnt,flag;
    //put into cal mode
    //Turn on delay mode
    data = (((uint32_t)0x02) << RX_CAL_CFG_COMP_DLY_BIT_OFFSET) | (RX_CAL_CFG_CAL_MODE_BIT_MASK & 0x1);
 8002172:	4b31      	ldr	r3, [pc, #196]	@ (8002238 <dwt_run_pgfcal+0xd4>)
 8002174:	603b      	str	r3, [r7, #0]
    dwt_write32bitoffsetreg(RX_CAL_CFG_ID, 0x0, data);
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	2100      	movs	r1, #0
 800217a:	4830      	ldr	r0, [pc, #192]	@ (800223c <dwt_run_pgfcal+0xd8>)
 800217c:	f7ff fbfb 	bl	8001976 <dwt_write32bitoffsetreg>
    // Trigger PGF Cal
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x0, RX_CAL_CFG_CAL_EN_BIT_MASK);
 8002180:	2310      	movs	r3, #16
 8002182:	22ff      	movs	r2, #255	@ 0xff
 8002184:	2100      	movs	r1, #0
 8002186:	482d      	ldr	r0, [pc, #180]	@ (800223c <dwt_run_pgfcal+0xd8>)
 8002188:	f7ff fcaa 	bl	8001ae0 <dwt_modify8bitoffsetreg>

    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 800218c:	2301      	movs	r3, #1
 800218e:	72bb      	strb	r3, [r7, #10]
 8002190:	2300      	movs	r3, #0
 8002192:	72fb      	strb	r3, [r7, #11]
 8002194:	e00f      	b.n	80021b6 <dwt_run_pgfcal+0x52>
    {
        HAL_Delay(1);
 8002196:	2001      	movs	r0, #1
 8002198:	f001 f8cc 	bl	8003334 <HAL_Delay>
        if(dwt_read8bitoffsetreg(RX_CAL_STS_ID, 0x0) == 1)
 800219c:	2100      	movs	r1, #0
 800219e:	4828      	ldr	r0, [pc, #160]	@ (8002240 <dwt_run_pgfcal+0xdc>)
 80021a0:	f7ff fbd5 	bl	800194e <dwt_read8bitoffsetreg>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d102      	bne.n	80021b0 <dwt_run_pgfcal+0x4c>
        {//PGF cal is complete
//      printf("PGF cal complete..\r\n");
            flag=0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	72bb      	strb	r3, [r7, #10]
            break;
 80021ae:	e005      	b.n	80021bc <dwt_run_pgfcal+0x58>
    for (flag=1,cnt=0;cnt<MAX_RETRIES_FOR_PGF;cnt++)
 80021b0:	7afb      	ldrb	r3, [r7, #11]
 80021b2:	3301      	adds	r3, #1
 80021b4:	72fb      	strb	r3, [r7, #11]
 80021b6:	7afb      	ldrb	r3, [r7, #11]
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d9ec      	bls.n	8002196 <dwt_run_pgfcal+0x32>
        }
    }
    if (flag)
 80021bc:	7abb      	ldrb	r3, [r7, #10]
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <dwt_run_pgfcal+0x6a>
    {
    	printf("PGF CAL ERROR\r\n");
 80021c2:	4820      	ldr	r0, [pc, #128]	@ (8002244 <dwt_run_pgfcal+0xe0>)
 80021c4:	f009 fdc0 	bl	800bd48 <puts>
        result = DWT_ERROR;
 80021c8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80021cc:	60fb      	str	r3, [r7, #12]
    }

    // Put into normal mode
    dwt_write8bitoffsetreg(RX_CAL_CFG_ID, 0x0, 0);
 80021ce:	2200      	movs	r2, #0
 80021d0:	2100      	movs	r1, #0
 80021d2:	481a      	ldr	r0, [pc, #104]	@ (800223c <dwt_run_pgfcal+0xd8>)
 80021d4:	f7ff fc10 	bl	80019f8 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(RX_CAL_STS_ID, 0x0, 1); //clear the status
 80021d8:	2201      	movs	r2, #1
 80021da:	2100      	movs	r1, #0
 80021dc:	4818      	ldr	r0, [pc, #96]	@ (8002240 <dwt_run_pgfcal+0xdc>)
 80021de:	f7ff fc0b 	bl	80019f8 <dwt_write8bitoffsetreg>
    dwt_or8bitoffsetreg(RX_CAL_CFG_ID, 0x2, 0x1); //enable reading
 80021e2:	2301      	movs	r3, #1
 80021e4:	22ff      	movs	r2, #255	@ 0xff
 80021e6:	2102      	movs	r1, #2
 80021e8:	4814      	ldr	r0, [pc, #80]	@ (800223c <dwt_run_pgfcal+0xd8>)
 80021ea:	f7ff fc79 	bl	8001ae0 <dwt_modify8bitoffsetreg>
    val = dwt_read32bitoffsetreg(RX_CAL_RESI_ID, 0x0);
 80021ee:	2100      	movs	r1, #0
 80021f0:	4815      	ldr	r0, [pc, #84]	@ (8002248 <dwt_run_pgfcal+0xe4>)
 80021f2:	f7ff fb6c 	bl	80018ce <dwt_read32bitoffsetreg>
 80021f6:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 80021fe:	4293      	cmp	r3, r2
 8002200:	d105      	bne.n	800220e <dwt_run_pgfcal+0xaa>
    {
        //PGF I Cal Fail
    	printf("PGF I CAL ERROR\r\n");
 8002202:	4812      	ldr	r0, [pc, #72]	@ (800224c <dwt_run_pgfcal+0xe8>)
 8002204:	f009 fda0 	bl	800bd48 <puts>
        result = DWT_ERROR;
 8002208:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800220c:	60fb      	str	r3, [r7, #12]
    }
    val = dwt_read32bitoffsetreg(RX_CAL_RESQ_ID, 0x0);
 800220e:	2100      	movs	r1, #0
 8002210:	480f      	ldr	r0, [pc, #60]	@ (8002250 <dwt_run_pgfcal+0xec>)
 8002212:	f7ff fb5c 	bl	80018ce <dwt_read32bitoffsetreg>
 8002216:	6078      	str	r0, [r7, #4]
    if (val == ERR_RX_CAL_FAIL)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f06f 4260 	mvn.w	r2, #3758096384	@ 0xe0000000
 800221e:	4293      	cmp	r3, r2
 8002220:	d105      	bne.n	800222e <dwt_run_pgfcal+0xca>
    {
        //PGF Q Cal Fail
    	printf("PGF Q CAL ERROR\r\n");
 8002222:	480c      	ldr	r0, [pc, #48]	@ (8002254 <dwt_run_pgfcal+0xf0>)
 8002224:	f009 fd90 	bl	800bd48 <puts>
        result = DWT_ERROR;
 8002228:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800222c:	60fb      	str	r3, [r7, #12]
    }

    return result;
 800222e:	68fb      	ldr	r3, [r7, #12]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	00020001 	.word	0x00020001
 800223c:	0004000c 	.word	0x0004000c
 8002240:	00040020 	.word	0x00040020
 8002244:	0800dba8 	.word	0x0800dba8
 8002248:	00040014 	.word	0x00040014
 800224c:	0800dbb8 	.word	0x0800dbb8
 8002250:	0004001c 	.word	0x0004001c
 8002254:	0800dbcc 	.word	0x0800dbcc

08002258 <dwt_configure>:
 * return DWT_SUCCESS or DWT_ERROR
 * Note: If the RX calibration routine fails the device receiver performance will be severely affected,
 * the application should reset device and try again
 *
 */
int dwt_configure(dwt_config_t *config) {
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	@ 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  uint8_t  chan = config->chan,cnt,flag;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	767b      	strb	r3, [r7, #25]
  uint32_t temp;
  uint8_t  scp = ((config->rxCode > 24) || (config->txCode > 24)) ? 1 : 0;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	791b      	ldrb	r3, [r3, #4]
 800226a:	2b18      	cmp	r3, #24
 800226c:	d803      	bhi.n	8002276 <dwt_configure+0x1e>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	78db      	ldrb	r3, [r3, #3]
 8002272:	2b18      	cmp	r3, #24
 8002274:	d901      	bls.n	800227a <dwt_configure+0x22>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <dwt_configure+0x24>
 800227a:	2300      	movs	r3, #0
 800227c:	763b      	strb	r3, [r7, #24]
  uint8_t  mode = (config->phrMode == DWT_PHRMODE_EXT) ? SYS_CFG_PHR_MODE_BIT_MASK : 0;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	79db      	ldrb	r3, [r3, #7]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d101      	bne.n	800228a <dwt_configure+0x32>
 8002286:	2310      	movs	r3, #16
 8002288:	e000      	b.n	800228c <dwt_configure+0x34>
 800228a:	2300      	movs	r3, #0
 800228c:	75fb      	strb	r3, [r7, #23]
  uint16_t sts_len;
  int      error = DWT_SUCCESS;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
      || ((config->stsMode & DWT_STS_CONFIG_MASK) == (DWT_STS_MODE_ND | DWT_STS_MODE_SDC))
      || ((config->stsMode & DWT_STS_CONFIG_MASK) == DWT_STS_CONFIG_MASK));
#endif
  int preamble_len;

  switch (config->txPreambLength) {
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	785b      	ldrb	r3, [r3, #1]
 8002296:	3b01      	subs	r3, #1
 8002298:	2b06      	cmp	r3, #6
 800229a:	d81d      	bhi.n	80022d8 <dwt_configure+0x80>
 800229c:	a201      	add	r2, pc, #4	@ (adr r2, 80022a4 <dwt_configure+0x4c>)
 800229e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022a2:	bf00      	nop
 80022a4:	080022c7 	.word	0x080022c7
 80022a8:	080022d9 	.word	0x080022d9
 80022ac:	080022d9 	.word	0x080022d9
 80022b0:	080022c1 	.word	0x080022c1
 80022b4:	080022d3 	.word	0x080022d3
 80022b8:	080022d9 	.word	0x080022d9
 80022bc:	080022cd 	.word	0x080022cd
    case DWT_PLEN_32:
      preamble_len = 32;
 80022c0:	2320      	movs	r3, #32
 80022c2:	61fb      	str	r3, [r7, #28]
      break;
 80022c4:	e00c      	b.n	80022e0 <dwt_configure+0x88>
    case DWT_PLEN_64:
      preamble_len = 64;
 80022c6:	2340      	movs	r3, #64	@ 0x40
 80022c8:	61fb      	str	r3, [r7, #28]
      break;
 80022ca:	e009      	b.n	80022e0 <dwt_configure+0x88>
    case DWT_PLEN_72:
      preamble_len = 72;
 80022cc:	2348      	movs	r3, #72	@ 0x48
 80022ce:	61fb      	str	r3, [r7, #28]
      break;
 80022d0:	e006      	b.n	80022e0 <dwt_configure+0x88>
    case DWT_PLEN_128:
      preamble_len = 128;
 80022d2:	2380      	movs	r3, #128	@ 0x80
 80022d4:	61fb      	str	r3, [r7, #28]
      break;
 80022d6:	e003      	b.n	80022e0 <dwt_configure+0x88>
    default:
      preamble_len = 256;
 80022d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022dc:	61fb      	str	r3, [r7, #28]
      break;
 80022de:	bf00      	nop
  }

  pdw3000local->sleep_mode &= (~(DWT_ALT_OPS | DWT_SEL_OPS3));  //clear the sleep mode ALT_OPS bit
 80022e0:	4ba5      	ldr	r3, [pc, #660]	@ (8002578 <dwt_configure+0x320>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	8a1a      	ldrh	r2, [r3, #16]
 80022e6:	4ba4      	ldr	r3, [pc, #656]	@ (8002578 <dwt_configure+0x320>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80022ee:	b292      	uxth	r2, r2
 80022f0:	821a      	strh	r2, [r3, #16]
  pdw3000local->longFrames = config->phrMode ;
 80022f2:	4ba1      	ldr	r3, [pc, #644]	@ (8002578 <dwt_configure+0x320>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	687a      	ldr	r2, [r7, #4]
 80022f8:	79d2      	ldrb	r2, [r2, #7]
 80022fa:	731a      	strb	r2, [r3, #12]
  sts_len=GET_STS_REG_SET_VALUE((uint16_t)(config->stsLength));
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	7b5b      	ldrb	r3, [r3, #13]
 8002300:	3302      	adds	r3, #2
 8002302:	2201      	movs	r2, #1
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	81fb      	strh	r3, [r7, #14]
  pdw3000local->ststhreshold = (int16_t)((((uint32_t)sts_len) * 8) * STSQUAL_THRESH_64);
 800230a:	89fb      	ldrh	r3, [r7, #14]
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	ee07 3a90 	vmov	s15, r3
 8002312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002316:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800257c <dwt_configure+0x324>
 800231a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800231e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002322:	ee17 3a90 	vmov	r3, s15
 8002326:	b21a      	sxth	r2, r3
 8002328:	4b93      	ldr	r3, [pc, #588]	@ (8002578 <dwt_configure+0x320>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	b292      	uxth	r2, r2
 800232e:	825a      	strh	r2, [r3, #18]
  pdw3000local->stsconfig = config->stsMode;
 8002330:	4b91      	ldr	r3, [pc, #580]	@ (8002578 <dwt_configure+0x320>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	7b12      	ldrb	r2, [r2, #12]
 8002338:	755a      	strb	r2, [r3, #21]
  /////////////////////////////////////////////////////////////////////////
  //SYS_CFG
  //clear the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
  //then set the relevant bits according to configuration of the PHR Mode, PHR Rate, STS Protocol, SDC, PDOA Mode,
  dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
    ((uint32_t)config->pdoaMode) << SYS_CFG_PDOA_MODE_BIT_OFFSET
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	7b9b      	ldrb	r3, [r3, #14]
 800233e:	041a      	lsls	r2, r3, #16
    | ((uint16_t)config->stsMode & DWT_STS_CONFIG_MASK) << SYS_CFG_CP_SPC_BIT_OFFSET
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	7b1b      	ldrb	r3, [r3, #12]
 8002344:	031b      	lsls	r3, r3, #12
 8002346:	f403 4330 	and.w	r3, r3, #45056	@ 0xb000
 800234a:	431a      	orrs	r2, r3
    | (SYS_CFG_PHR_6M8_BIT_MASK & ((uint32_t)config->phrRate << SYS_CFG_PHR_6M8_BIT_OFFSET))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	7a1b      	ldrb	r3, [r3, #8]
 8002350:	015b      	lsls	r3, r3, #5
 8002352:	f003 0320 	and.w	r3, r3, #32
 8002356:	431a      	orrs	r2, r3
  dwt_modify32bitoffsetreg(SYS_CFG_ID, 0, ~(SYS_CFG_PHR_MODE_BIT_MASK | SYS_CFG_PHR_6M8_BIT_MASK | SYS_CFG_CP_SPC_BIT_MASK | SYS_CFG_PDOA_MODE_BIT_MASK | SYS_CFG_CP_SDC_BIT_MASK),
 8002358:	7dfb      	ldrb	r3, [r7, #23]
 800235a:	4313      	orrs	r3, r2
 800235c:	4a88      	ldr	r2, [pc, #544]	@ (8002580 <dwt_configure+0x328>)
 800235e:	2100      	movs	r1, #0
 8002360:	2010      	movs	r0, #16
 8002362:	f7ff fb5e 	bl	8001a22 <dwt_modify32bitoffsetreg>
    | mode);

  if (scp) {
 8002366:	7e3b      	ldrb	r3, [r7, #24]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d027      	beq.n	80023bc <dwt_configure+0x164>
    //configure OPS tables for SCP mode
    pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS1;  //configure correct OPS table is kicked on wakeup
 800236c:	4b82      	ldr	r3, [pc, #520]	@ (8002578 <dwt_configure+0x320>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	8a1a      	ldrh	r2, [r3, #16]
 8002372:	4b81      	ldr	r3, [pc, #516]	@ (8002578 <dwt_configure+0x320>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0260 	orr.w	r2, r2, #96	@ 0x60
 800237a:	b292      	uxth	r2, r2
 800237c:	821a      	strh	r2, [r3, #16]
    dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SCP | OTP_CFG_OPS_KICK_BIT_MASK);
 800237e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002382:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002386:	2100      	movs	r1, #0
 8002388:	487e      	ldr	r0, [pc, #504]	@ (8002584 <dwt_configure+0x32c>)
 800238a:	f7ff fb4a 	bl	8001a22 <dwt_modify32bitoffsetreg>

    dwt_write32bitoffsetreg(IP_CONFIG_LO_ID, 0, IP_CONFIG_LO_SCP);       //Set this if Ipatov analysis is used in SCP mode
 800238e:	f240 3206 	movw	r2, #774	@ 0x306
 8002392:	2100      	movs	r1, #0
 8002394:	487c      	ldr	r0, [pc, #496]	@ (8002588 <dwt_configure+0x330>)
 8002396:	f7ff faee 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write32bitoffsetreg(IP_CONFIG_HI_ID, 0, IP_CONFIG_HI_SCP);
 800239a:	2200      	movs	r2, #0
 800239c:	2100      	movs	r1, #0
 800239e:	f04f 100e 	mov.w	r0, #917518	@ 0xe000e
 80023a2:	f7ff fae8 	bl	8001976 <dwt_write32bitoffsetreg>

    dwt_write32bitoffsetreg(STS_CONFIG_LO_ID, 0, STS_CONFIG_LO_SCP);
 80023a6:	4a79      	ldr	r2, [pc, #484]	@ (800258c <dwt_configure+0x334>)
 80023a8:	2100      	movs	r1, #0
 80023aa:	4879      	ldr	r0, [pc, #484]	@ (8002590 <dwt_configure+0x338>)
 80023ac:	f7ff fae3 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(STS_CONFIG_HI_ID, 0, STS_CONFIG_HI_SCP);
 80023b0:	229d      	movs	r2, #157	@ 0x9d
 80023b2:	2100      	movs	r1, #0
 80023b4:	4877      	ldr	r0, [pc, #476]	@ (8002594 <dwt_configure+0x33c>)
 80023b6:	f7ff fb1f 	bl	80019f8 <dwt_write8bitoffsetreg>
 80023ba:	e052      	b.n	8002462 <dwt_configure+0x20a>
  }
  else {
    uint16_t sts_mnth;
    if (config->stsMode != DWT_STS_MODE_OFF) {
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	7b1b      	ldrb	r3, [r3, #12]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d031      	beq.n	8002428 <dwt_configure+0x1d0>
      //configure CIA STS lower bound
      if ((config->pdoaMode == DWT_PDOA_M1) || (config->pdoaMode == DWT_PDOA_M0)) {
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	7b9b      	ldrb	r3, [r3, #14]
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d003      	beq.n	80023d4 <dwt_configure+0x17c>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	7b9b      	ldrb	r3, [r3, #14]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10d      	bne.n	80023f0 <dwt_configure+0x198>
        //In PDOA mode 1, number of accumulated symbols is the whole length of the STS
        sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 3);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	7b5b      	ldrb	r3, [r3, #13]
 80023d8:	461a      	mov	r2, r3
 80023da:	4b6f      	ldr	r3, [pc, #444]	@ (8002598 <dwt_configure+0x340>)
 80023dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80023e0:	2203      	movs	r2, #3
 80023e2:	2110      	movs	r1, #16
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff fd33 	bl	8001e50 <get_sts_mnth>
 80023ea:	4603      	mov	r3, r0
 80023ec:	837b      	strh	r3, [r7, #26]
 80023ee:	e00c      	b.n	800240a <dwt_configure+0x1b2>
      }
      else {
        //In PDOA mode 3 number of accumulated symbols is half of the length of STS symbols
        sts_mnth=get_sts_mnth(sts_length_factors[(uint8_t)(config->stsLength)], CIA_MANUALLOWERBOUND_TH_64, 4);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	7b5b      	ldrb	r3, [r3, #13]
 80023f4:	461a      	mov	r2, r3
 80023f6:	4b68      	ldr	r3, [pc, #416]	@ (8002598 <dwt_configure+0x340>)
 80023f8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80023fc:	2204      	movs	r2, #4
 80023fe:	2110      	movs	r1, #16
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff fd25 	bl	8001e50 <get_sts_mnth>
 8002406:	4603      	mov	r3, r0
 8002408:	837b      	strh	r3, [r7, #26]
      }

      preamble_len += (sts_len) * 8;
 800240a:	89fb      	ldrh	r3, [r7, #14]
 800240c:	00db      	lsls	r3, r3, #3
 800240e:	69fa      	ldr	r2, [r7, #28]
 8002410:	4413      	add	r3, r2
 8002412:	61fb      	str	r3, [r7, #28]
      dwt_modify16bitoffsetreg(STS_CONFIG_LO_ID, 2, (uint16_t)~(STS_CONFIG_LO_STS_MAN_TH_BIT_MASK >> 16), sts_mnth & 0x7F);
 8002414:	8b7b      	ldrh	r3, [r7, #26]
 8002416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800241a:	b29b      	uxth	r3, r3
 800241c:	f64f 7280 	movw	r2, #65408	@ 0xff80
 8002420:	2102      	movs	r1, #2
 8002422:	485b      	ldr	r0, [pc, #364]	@ (8002590 <dwt_configure+0x338>)
 8002424:	f7ff fb31 	bl	8001a8a <dwt_modify16bitoffsetreg>
    }

    //configure OPS tables for non-SCP mode
    if (preamble_len >= 256) {
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	2bff      	cmp	r3, #255	@ 0xff
 800242c:	dd11      	ble.n	8002452 <dwt_configure+0x1fa>
      pdw3000local->sleep_mode |= DWT_ALT_OPS | DWT_SEL_OPS0;
 800242e:	4b52      	ldr	r3, [pc, #328]	@ (8002578 <dwt_configure+0x320>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	8a1a      	ldrh	r2, [r3, #16]
 8002434:	4b50      	ldr	r3, [pc, #320]	@ (8002578 <dwt_configure+0x320>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f042 0220 	orr.w	r2, r2, #32
 800243c:	b292      	uxth	r2, r2
 800243e:	821a      	strh	r2, [r3, #16]
      dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_LONG | OTP_CFG_OPS_KICK_BIT_MASK);
 8002440:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002444:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 8002448:	2100      	movs	r1, #0
 800244a:	484e      	ldr	r0, [pc, #312]	@ (8002584 <dwt_configure+0x32c>)
 800244c:	f7ff fae9 	bl	8001a22 <dwt_modify32bitoffsetreg>
 8002450:	e007      	b.n	8002462 <dwt_configure+0x20a>
    }
    else {
      dwt_modify32bitoffsetreg(OTP_CFG_ID, 0, ~(OTP_CFG_OPS_ID_BIT_MASK), DWT_OPSET_SHORT | OTP_CFG_OPS_KICK_BIT_MASK);
 8002452:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002456:	f46f 52c0 	mvn.w	r2, #6144	@ 0x1800
 800245a:	2100      	movs	r1, #0
 800245c:	4849      	ldr	r0, [pc, #292]	@ (8002584 <dwt_configure+0x32c>)
 800245e:	f7ff fae0 	bl	8001a22 <dwt_modify32bitoffsetreg>
    }
  }

  dwt_modify8bitoffsetreg(DTUNE0_ID, 0, (uint8_t) ~DTUNE0_PRE_PAC_SYM_BIT_MASK, config->rxPAC);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	789b      	ldrb	r3, [r3, #2]
 8002466:	22fc      	movs	r2, #252	@ 0xfc
 8002468:	2100      	movs	r1, #0
 800246a:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 800246e:	f7ff fb37 	bl	8001ae0 <dwt_modify8bitoffsetreg>
  dwt_write8bitoffsetreg(STS_CFG0_ID, 0, sts_len-1);    /*Starts from 0 that is why -1*/
 8002472:	89fb      	ldrh	r3, [r7, #14]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	3b01      	subs	r3, #1
 8002478:	b2db      	uxtb	r3, r3
 800247a:	461a      	mov	r2, r3
 800247c:	2100      	movs	r1, #0
 800247e:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002482:	f7ff fab9 	bl	80019f8 <dwt_write8bitoffsetreg>

  if (config->txPreambLength == DWT_PLEN_72) {
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	785b      	ldrb	r3, [r3, #1]
 800248a:	2b07      	cmp	r3, #7
 800248c:	d103      	bne.n	8002496 <dwt_configure+0x23e>
    dwt_setplenfine(8); //value 8 sets fine preamble length to 72 symbols - this is needed to set 72 length.
 800248e:	2008      	movs	r0, #8
 8002490:	f7ff fd11 	bl	8001eb6 <dwt_setplenfine>
 8002494:	e002      	b.n	800249c <dwt_configure+0x244>
  }
  else {
    dwt_setplenfine(0); //clear the setting in the FINE_PLEN register.
 8002496:	2000      	movs	r0, #0
 8002498:	f7ff fd0d 	bl	8001eb6 <dwt_setplenfine>
  }

  if((config->stsMode & DWT_STS_MODE_ND) == DWT_STS_MODE_ND) {
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	7b1b      	ldrb	r3, [r3, #12]
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	2b03      	cmp	r3, #3
 80024a6:	d105      	bne.n	80024b4 <dwt_configure+0x25c>
    //configure lower preamble detection threshold for no data STS mode
    dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_NO_DATA);
 80024a8:	4a3c      	ldr	r2, [pc, #240]	@ (800259c <dwt_configure+0x344>)
 80024aa:	2100      	movs	r1, #0
 80024ac:	483c      	ldr	r0, [pc, #240]	@ (80025a0 <dwt_configure+0x348>)
 80024ae:	f7ff fa62 	bl	8001976 <dwt_write32bitoffsetreg>
 80024b2:	e004      	b.n	80024be <dwt_configure+0x266>
  }
  else {
    //configure default preamble detection threshold for other modes
    dwt_write32bitoffsetreg(DTUNE3_ID, 0, PD_THRESH_DEFAULT);
 80024b4:	4a3b      	ldr	r2, [pc, #236]	@ (80025a4 <dwt_configure+0x34c>)
 80024b6:	2100      	movs	r1, #0
 80024b8:	4839      	ldr	r0, [pc, #228]	@ (80025a0 <dwt_configure+0x348>)
 80024ba:	f7ff fa5c 	bl	8001976 <dwt_write32bitoffsetreg>
  }

  /////////////////////////////////////////////////////////////////////////
  //CHAN_CTRL
  temp = dwt_read32bitoffsetreg(CHAN_CTRL_ID, 0);
 80024be:	2100      	movs	r1, #0
 80024c0:	4839      	ldr	r0, [pc, #228]	@ (80025a8 <dwt_configure+0x350>)
 80024c2:	f7ff fa04 	bl	80018ce <dwt_read32bitoffsetreg>
 80024c6:	6238      	str	r0, [r7, #32]

  temp &= (~(CHAN_CTRL_RX_PCODE_BIT_MASK | CHAN_CTRL_TX_PCODE_BIT_MASK | CHAN_CTRL_SFD_TYPE_BIT_MASK | CHAN_CTRL_RF_CHAN_BIT_MASK));
 80024c8:	6a3a      	ldr	r2, [r7, #32]
 80024ca:	4b38      	ldr	r3, [pc, #224]	@ (80025ac <dwt_configure+0x354>)
 80024cc:	4013      	ands	r3, r2
 80024ce:	623b      	str	r3, [r7, #32]

  if (chan == 9) temp |= CHAN_CTRL_RF_CHAN_BIT_MASK;
 80024d0:	7e7b      	ldrb	r3, [r7, #25]
 80024d2:	2b09      	cmp	r3, #9
 80024d4:	d103      	bne.n	80024de <dwt_configure+0x286>
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	623b      	str	r3, [r7, #32]

  temp |= (CHAN_CTRL_RX_PCODE_BIT_MASK & ((uint32_t)config->rxCode << CHAN_CTRL_RX_PCODE_BIT_OFFSET));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	791b      	ldrb	r3, [r3, #4]
 80024e2:	021b      	lsls	r3, r3, #8
 80024e4:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 80024e8:	6a3a      	ldr	r2, [r7, #32]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	623b      	str	r3, [r7, #32]
  temp |= (CHAN_CTRL_TX_PCODE_BIT_MASK & ((uint32_t)config->txCode << CHAN_CTRL_TX_PCODE_BIT_OFFSET));
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	78db      	ldrb	r3, [r3, #3]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	6a3a      	ldr	r2, [r7, #32]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	623b      	str	r3, [r7, #32]
  temp |= (CHAN_CTRL_SFD_TYPE_BIT_MASK & ((uint32_t)config->sfdType << CHAN_CTRL_SFD_TYPE_BIT_OFFSET));
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	795b      	ldrb	r3, [r3, #5]
 8002500:	005b      	lsls	r3, r3, #1
 8002502:	f003 0306 	and.w	r3, r3, #6
 8002506:	6a3a      	ldr	r2, [r7, #32]
 8002508:	4313      	orrs	r3, r2
 800250a:	623b      	str	r3, [r7, #32]

  dwt_write32bitoffsetreg(CHAN_CTRL_ID, 0, temp);
 800250c:	6a3a      	ldr	r2, [r7, #32]
 800250e:	2100      	movs	r1, #0
 8002510:	4825      	ldr	r0, [pc, #148]	@ (80025a8 <dwt_configure+0x350>)
 8002512:	f7ff fa30 	bl	8001976 <dwt_write32bitoffsetreg>

  /////////////////////////////////////////////////////////////////////////
  //TX_FCTRL
  // Set up TX Preamble Size, PRF and Data Rate
  dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
                                            ((uint32_t)config->dataRate << TX_FCTRL_TXBR_BIT_OFFSET)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	799b      	ldrb	r3, [r3, #6]
 800251a:	029a      	lsls	r2, r3, #10
                                            | ((uint32_t) config->txPreambLength) << TX_FCTRL_TXPSR_BIT_OFFSET);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	785b      	ldrb	r3, [r3, #1]
 8002520:	031b      	lsls	r3, r3, #12
  dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXBR_BIT_MASK | TX_FCTRL_TXPSR_BIT_MASK),
 8002522:	4313      	orrs	r3, r2
 8002524:	f46f 4274 	mvn.w	r2, #62464	@ 0xf400
 8002528:	2100      	movs	r1, #0
 800252a:	2024      	movs	r0, #36	@ 0x24
 800252c:	f7ff fa79 	bl	8001a22 <dwt_modify32bitoffsetreg>

  //DTUNE (SFD timeout)
  // Don't allow 0 - SFD timeout will always be enabled
  if (config->sfdTO == 0) {
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	895b      	ldrh	r3, [r3, #10]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d102      	bne.n	800253e <dwt_configure+0x2e6>
    config->sfdTO = DWT_SFDTOC_DEF;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2281      	movs	r2, #129	@ 0x81
 800253c:	815a      	strh	r2, [r3, #10]
  }

  dwt_write16bitoffsetreg(DTUNE0_ID, 2, config->sfdTO);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	895b      	ldrh	r3, [r3, #10]
 8002542:	461a      	mov	r2, r3
 8002544:	2102      	movs	r1, #2
 8002546:	f44f 20c0 	mov.w	r0, #393216	@ 0x60000
 800254a:	f7ff fa3a 	bl	80019c2 <dwt_write16bitoffsetreg>

  ///////////////////////
  // RF
  if (chan == 9) {
 800254e:	7e7b      	ldrb	r3, [r7, #25]
 8002550:	2b09      	cmp	r3, #9
 8002552:	d135      	bne.n	80025c0 <dwt_configure+0x368>
    // Setup TX analog for ch9
    dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH9);
 8002554:	4a16      	ldr	r2, [pc, #88]	@ (80025b0 <dwt_configure+0x358>)
 8002556:	2100      	movs	r1, #0
 8002558:	4816      	ldr	r0, [pc, #88]	@ (80025b4 <dwt_configure+0x35c>)
 800255a:	f7ff fa0c 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH9);
 800255e:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8002562:	2100      	movs	r1, #0
 8002564:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 8002568:	f7ff fa2b 	bl	80019c2 <dwt_write16bitoffsetreg>
    // Setup RX analog for ch9
    dwt_write32bitoffsetreg(RX_CTRL_HI_ID, 0, RF_RXCTRL_CH9);
 800256c:	4a12      	ldr	r2, [pc, #72]	@ (80025b8 <dwt_configure+0x360>)
 800256e:	2100      	movs	r1, #0
 8002570:	4812      	ldr	r0, [pc, #72]	@ (80025bc <dwt_configure+0x364>)
 8002572:	f7ff fa00 	bl	8001976 <dwt_write32bitoffsetreg>
 8002576:	e02f      	b.n	80025d8 <dwt_configure+0x380>
 8002578:	20000000 	.word	0x20000000
 800257c:	3f666666 	.word	0x3f666666
 8002580:	fffc4fcf 	.word	0xfffc4fcf
 8002584:	000b0008 	.word	0x000b0008
 8002588:	000e000c 	.word	0x000e000c
 800258c:	000c5a0a 	.word	0x000c5a0a
 8002590:	000e0012 	.word	0x000e0012
 8002594:	000e0016 	.word	0x000e0016
 8002598:	0800dc88 	.word	0x0800dc88
 800259c:	af5f35cc 	.word	0xaf5f35cc
 80025a0:	0006000c 	.word	0x0006000c
 80025a4:	af5f584c 	.word	0xaf5f584c
 80025a8:	00010014 	.word	0x00010014
 80025ac:	ffffe000 	.word	0xffffe000
 80025b0:	1c010034 	.word	0x1c010034
 80025b4:	0007001c 	.word	0x0007001c
 80025b8:	08b5a833 	.word	0x08b5a833
 80025bc:	00070010 	.word	0x00070010
  }
  else {
    // Setup TX analog for ch5
    dwt_write32bitoffsetreg(TX_CTRL_HI_ID, 0, RF_TXCTRL_CH5);
 80025c0:	4a3d      	ldr	r2, [pc, #244]	@ (80026b8 <dwt_configure+0x460>)
 80025c2:	2100      	movs	r1, #0
 80025c4:	483d      	ldr	r0, [pc, #244]	@ (80026bc <dwt_configure+0x464>)
 80025c6:	f7ff f9d6 	bl	8001976 <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg(PLL_CFG_ID, 0, RF_PLL_CFG_CH5);
 80025ca:	f641 723c 	movw	r2, #7996	@ 0x1f3c
 80025ce:	2100      	movs	r1, #0
 80025d0:	f44f 2010 	mov.w	r0, #589824	@ 0x90000
 80025d4:	f7ff f9f5 	bl	80019c2 <dwt_write16bitoffsetreg>
  }

  dwt_write8bitoffsetreg(LDO_RLOAD_ID, 1, LDO_RLOAD_VAL_B1);
 80025d8:	2214      	movs	r2, #20
 80025da:	2101      	movs	r1, #1
 80025dc:	4838      	ldr	r0, [pc, #224]	@ (80026c0 <dwt_configure+0x468>)
 80025de:	f7ff fa0b 	bl	80019f8 <dwt_write8bitoffsetreg>
  dwt_write8bitoffsetreg(TX_CTRL_LO_ID, 2, RF_TXCTRL_LO_B2);
 80025e2:	220e      	movs	r2, #14
 80025e4:	2102      	movs	r1, #2
 80025e6:	4837      	ldr	r0, [pc, #220]	@ (80026c4 <dwt_configure+0x46c>)
 80025e8:	f7ff fa06 	bl	80019f8 <dwt_write8bitoffsetreg>
  dwt_write8bitoffsetreg(PLL_CAL_ID, 0, RF_PLL_CFG_LD);        // Extend the lock delay
 80025ec:	2281      	movs	r2, #129	@ 0x81
 80025ee:	2100      	movs	r1, #0
 80025f0:	4835      	ldr	r0, [pc, #212]	@ (80026c8 <dwt_configure+0x470>)
 80025f2:	f7ff fa01 	bl	80019f8 <dwt_write8bitoffsetreg>

  //Verify PLL lock bit is cleared
  dwt_write32bitoffsetreg(SYS_STATUS_ID, 0, SYS_STATUS_CP_LOCK_BIT_MASK);
 80025f6:	2202      	movs	r2, #2
 80025f8:	2100      	movs	r1, #0
 80025fa:	2044      	movs	r0, #68	@ 0x44
 80025fc:	f7ff f9bb 	bl	8001976 <dwt_write32bitoffsetreg>

  ///////////////////////
  // auto cal the PLL and change to IDLE_PLL state
  dwt_setdwstate(DWT_DW_IDLE);
 8002600:	2001      	movs	r0, #1
 8002602:	f7ff fc67 	bl	8001ed4 <dwt_setdwstate>

  for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002606:	2301      	movs	r3, #1
 8002608:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800260c:	2300      	movs	r3, #0
 800260e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002612:	e014      	b.n	800263e <dwt_configure+0x3e6>
    HAL_Delay(1);
 8002614:	2001      	movs	r0, #1
 8002616:	f000 fe8d 	bl	8003334 <HAL_Delay>

    if ((dwt_read8bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_CP_LOCK_BIT_MASK)) {//PLL is locked
 800261a:	2100      	movs	r1, #0
 800261c:	2044      	movs	r0, #68	@ 0x44
 800261e:	f7ff f996 	bl	800194e <dwt_read8bitoffsetreg>
 8002622:	4603      	mov	r3, r0
 8002624:	f003 0302 	and.w	r3, r3, #2
 8002628:	2b00      	cmp	r3, #0
 800262a:	d003      	beq.n	8002634 <dwt_configure+0x3dc>
//        printf("PLL is locked..\r\n");
        flag=0;
 800262c:	2300      	movs	r3, #0
 800262e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        break;
 8002632:	e008      	b.n	8002646 <dwt_configure+0x3ee>
  for (flag = 1, cnt = 0; cnt < MAX_RETRIES_FOR_PLL; cnt++) {
 8002634:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002638:	3301      	adds	r3, #1
 800263a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800263e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002642:	2b05      	cmp	r3, #5
 8002644:	d9e6      	bls.n	8002614 <dwt_configure+0x3bc>
    }
  }
  if (flag) {
 8002646:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800264a:	2b00      	cmp	r3, #0
 800264c:	d005      	beq.n	800265a <dwt_configure+0x402>
    printf("PLL LOCKING ERROR\r\n");
 800264e:	481f      	ldr	r0, [pc, #124]	@ (80026cc <dwt_configure+0x474>)
 8002650:	f009 fb7a 	bl	800bd48 <puts>
    return  DWT_ERROR;
 8002654:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002658:	e02a      	b.n	80026b0 <dwt_configure+0x458>
  }

  if ((config->rxCode >= 9) && (config->rxCode <= 24)) {//only enable DGC for PRF 64
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	791b      	ldrb	r3, [r3, #4]
 800265e:	2b08      	cmp	r3, #8
 8002660:	d91b      	bls.n	800269a <dwt_configure+0x442>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	791b      	ldrb	r3, [r3, #4]
 8002666:	2b18      	cmp	r3, #24
 8002668:	d817      	bhi.n	800269a <dwt_configure+0x442>
    //load RX LUTs
    /* If the OTP has DGC info programmed into it, do a manual kick from OTP. */
    if (pdw3000local->dgc_otp_set == DWT_DGC_LOAD_FROM_OTP) {
 800266a:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <dwt_configure+0x478>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	7a5b      	ldrb	r3, [r3, #9]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d105      	bne.n	8002680 <dwt_configure+0x428>
      _dwt_kick_dgc_on_wakeup(chan);
 8002674:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fc9d 	bl	8001fb8 <_dwt_kick_dgc_on_wakeup>
 800267e:	e003      	b.n	8002688 <dwt_configure+0x430>
    }
    /* Else we manually program hard-coded values into the DGC registers. */
    else {
      dwt_configmrxlut(chan);
 8002680:	7e7b      	ldrb	r3, [r7, #25]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff fcbc 	bl	8002000 <dwt_configmrxlut>
    }
    dwt_modify16bitoffsetreg(DGC_CFG_ID, 0x0, (uint16_t)~DGC_CFG_THR_64_BIT_MASK, DWT_DGC_CFG << DGC_CFG_THR_64_BIT_OFFSET);
 8002688:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 800268c:	f248 12ff 	movw	r2, #33279	@ 0x81ff
 8002690:	2100      	movs	r1, #0
 8002692:	4810      	ldr	r0, [pc, #64]	@ (80026d4 <dwt_configure+0x47c>)
 8002694:	f7ff f9f9 	bl	8001a8a <dwt_modify16bitoffsetreg>
 8002698:	e005      	b.n	80026a6 <dwt_configure+0x44e>
  }
  else {
    dwt_and8bitoffsetreg(DGC_CFG_ID, 0x0, (uint8_t)~DGC_CFG_RX_TUNE_EN_BIT_MASK);
 800269a:	2300      	movs	r3, #0
 800269c:	22fe      	movs	r2, #254	@ 0xfe
 800269e:	2100      	movs	r1, #0
 80026a0:	480c      	ldr	r0, [pc, #48]	@ (80026d4 <dwt_configure+0x47c>)
 80026a2:	f7ff fa1d 	bl	8001ae0 <dwt_modify8bitoffsetreg>
  }

  ///////////////////////
  // PGF
  error = dwt_pgf_cal(1);  //if the RX calibration routine fails the device receiver performance will be severely affected, the application should reset and try again
 80026a6:	2001      	movs	r0, #1
 80026a8:	f7ff fd32 	bl	8002110 <dwt_pgf_cal>
 80026ac:	6138      	str	r0, [r7, #16]

  return error;
 80026ae:	693b      	ldr	r3, [r7, #16]
} // end dwt_configure()
 80026b0:	4618      	mov	r0, r3
 80026b2:	3728      	adds	r7, #40	@ 0x28
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	1c071134 	.word	0x1c071134
 80026bc:	0007001c 	.word	0x0007001c
 80026c0:	00070051 	.word	0x00070051
 80026c4:	00070018 	.word	0x00070018
 80026c8:	00090008 	.word	0x00090008
 80026cc:	0800dbe0 	.word	0x0800dbe0
 80026d0:	20000000 	.word	0x20000000
 80026d4:	00030018 	.word	0x00030018

080026d8 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16_t txFrameLength, uint16_t txBufferOffset, uint8_t ranging)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	80fb      	strh	r3, [r7, #6]
 80026e2:	460b      	mov	r3, r1
 80026e4:	80bb      	strh	r3, [r7, #4]
 80026e6:	4613      	mov	r3, r2
 80026e8:	70fb      	strb	r3, [r7, #3]
           (txFrameLength <= STD_FRAME_LEN));
#endif

    //DW3000/3700 - if offset is > 127, 128 needs to be added before data is written, this will be subtracted internally
    //prior to writing the data
    if(txBufferOffset <= 127)
 80026ea:	88bb      	ldrh	r3, [r7, #4]
 80026ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80026ee:	d80e      	bhi.n	800270e <dwt_writetxfctrl+0x36>
    {
        // Write the frame length to the TX frame control register
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 80026f0:	88fa      	ldrh	r2, [r7, #6]
 80026f2:	88bb      	ldrh	r3, [r7, #4]
 80026f4:	041b      	lsls	r3, r3, #16
 80026f6:	431a      	orrs	r2, r3
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	02db      	lsls	r3, r3, #11
 80026fc:	4313      	orrs	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4a10      	ldr	r2, [pc, #64]	@ (8002744 <dwt_writetxfctrl+0x6c>)
 8002704:	2100      	movs	r1, #0
 8002706:	2024      	movs	r0, #36	@ 0x24
 8002708:	f7ff f98b 	bl	8001a22 <dwt_modify32bitoffsetreg>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
    }

} // end dwt_writetxfctrl()
 800270c:	e015      	b.n	800273a <dwt_writetxfctrl+0x62>
        reg32 = txFrameLength | ((uint32_t)(txBufferOffset + DWT_TX_BUFF_OFFSET_ADJUST) << TX_FCTRL_TXB_OFFSET_BIT_OFFSET) | ((uint32_t)ranging << TX_FCTRL_TR_BIT_OFFSET);
 800270e:	88fa      	ldrh	r2, [r7, #6]
 8002710:	88bb      	ldrh	r3, [r7, #4]
 8002712:	3380      	adds	r3, #128	@ 0x80
 8002714:	041b      	lsls	r3, r3, #16
 8002716:	431a      	orrs	r2, r3
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	02db      	lsls	r3, r3, #11
 800271c:	4313      	orrs	r3, r2
 800271e:	60fb      	str	r3, [r7, #12]
        dwt_modify32bitoffsetreg(TX_FCTRL_ID, 0, ~(TX_FCTRL_TXB_OFFSET_BIT_MASK | TX_FCTRL_TR_BIT_MASK | TX_FCTRL_TXFLEN_BIT_MASK), reg32);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	4a08      	ldr	r2, [pc, #32]	@ (8002744 <dwt_writetxfctrl+0x6c>)
 8002724:	2100      	movs	r1, #0
 8002726:	2024      	movs	r0, #36	@ 0x24
 8002728:	f7ff f97b 	bl	8001a22 <dwt_modify32bitoffsetreg>
        reg32 = dwt_read8bitoffsetreg(SAR_CTRL_ID, 0); //DW3000/3700 - need to read this to load the correct TX buffer offset value
 800272c:	2100      	movs	r1, #0
 800272e:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002732:	f7ff f90c 	bl	800194e <dwt_read8bitoffsetreg>
 8002736:	4603      	mov	r3, r0
 8002738:	60fb      	str	r3, [r7, #12]
} // end dwt_writetxfctrl()
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bd80      	pop	{r7, pc}
 8002742:	bf00      	nop
 8002744:	fc00f400 	.word	0xfc00f400

08002748 <dwt_readstsquality>:

// FZ: stole from DecaWave API
int dwt_readstsquality(int16_t* rxStsQualityIndex) {
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint16_t preambleCount;

  //read STS preamble count value
  preambleCount = dwt_read16bitoffsetreg(STS_STS_ID, 0) & STS_STS_ACC_QUAL_BIT_MASK; //  dwt_read16bitoffsetreg(CP_PRNG_ID, CP_STS_OFFSET) & CP_ACC_CP_QUAL_MASK;
 8002750:	2100      	movs	r1, #0
 8002752:	4810      	ldr	r0, [pc, #64]	@ (8002794 <dwt_readstsquality+0x4c>)
 8002754:	f7ff f8e1 	bl	800191a <dwt_read16bitoffsetreg>
 8002758:	4603      	mov	r3, r0
 800275a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800275e:	81fb      	strh	r3, [r7, #14]

  if(preambleCount & STS_ACC_CP_QUAL_SIGNTST) {
 8002760:	89fb      	ldrh	r3, [r7, #14]
 8002762:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002766:	2b00      	cmp	r3, #0
 8002768:	d005      	beq.n	8002776 <dwt_readstsquality+0x2e>
    preambleCount |= STS_ACC_CP_QUAL_SIGNEXT;
 800276a:	89fb      	ldrh	r3, [r7, #14]
 800276c:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8002770:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 8002774:	81fb      	strh	r3, [r7, #14]
  }

  *rxStsQualityIndex = (int16_t)preambleCount;
 8002776:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	801a      	strh	r2, [r3, #0]

  //determine if the STS Rx quality is good or bad (return >=0 for good and < 0 if bad)
  return (int)((int16_t)preambleCount - pdw3000local->ststhreshold);
 800277e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002782:	461a      	mov	r2, r3
 8002784:	4b04      	ldr	r3, [pc, #16]	@ (8002798 <dwt_readstsquality+0x50>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	8a5b      	ldrh	r3, [r3, #18]
 800278a:	1ad3      	subs	r3, r2, r3
}
 800278c:	4618      	mov	r0, r3
 800278e:	3710      	adds	r7, #16
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	00020008 	.word	0x00020008
 8002798:	20000000 	.word	0x20000000

0800279c <dwt_readpdoa>:
* NOTE: To convert to degrees: float pdoa_deg = ((float)pdoa / (1 << 11)) * 180 / M_PI
* input parameters
* output parameters - the PDOA result (signed in [1:-11] radian units)
* no return value
*/
int16_t dwt_readpdoa(void) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
  int16_t  pdoa;

  //check if in double buffer mode and if so which buffer host is currently accessing
  switch (pdw3000local->dblbuffon) {
 80027a2:	4b1b      	ldr	r3, [pc, #108]	@ (8002810 <dwt_readpdoa+0x74>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	7bdb      	ldrb	r3, [r3, #15]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d00c      	beq.n	80027c6 <dwt_readpdoa+0x2a>
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d114      	bne.n	80027da <dwt_readpdoa+0x3e>
  case DBL_BUFF_ACCESS_BUFFER_1:
    //!!! Assumes that Indirect pointer register B was already set. This is done in the dwt_setdblrxbuffmode when mode is enabled.
    pdoa = dwt_read16bitoffsetreg(INDIRECT_POINTER_B_ID, BUF1_PDOA-BUF1_RX_FINFO+2) & (CIA_TDOA_1_PDOA_PDOA_BIT_MASK>>16);
 80027b0:	2116      	movs	r1, #22
 80027b2:	f44f 10f0 	mov.w	r0, #1966080	@ 0x1e0000
 80027b6:	f7ff f8b0 	bl	800191a <dwt_read16bitoffsetreg>
 80027ba:	4603      	mov	r3, r0
 80027bc:	b21b      	sxth	r3, r3
 80027be:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80027c2:	80fb      	strh	r3, [r7, #6]
    break;
 80027c4:	e013      	b.n	80027ee <dwt_readpdoa+0x52>
  case DBL_BUFF_ACCESS_BUFFER_0:
    pdoa = dwt_read16bitoffsetreg(BUF0_PDOA, 2) & (CIA_TDOA_1_PDOA_PDOA_BIT_MASK>>16);
 80027c6:	2102      	movs	r1, #2
 80027c8:	4812      	ldr	r0, [pc, #72]	@ (8002814 <dwt_readpdoa+0x78>)
 80027ca:	f7ff f8a6 	bl	800191a <dwt_read16bitoffsetreg>
 80027ce:	4603      	mov	r3, r0
 80027d0:	b21b      	sxth	r3, r3
 80027d2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80027d6:	80fb      	strh	r3, [r7, #6]
    break;
 80027d8:	e009      	b.n	80027ee <dwt_readpdoa+0x52>
  default:
    pdoa = dwt_read16bitoffsetreg(CIA_TDOA_1_PDOA_ID, 2) & (CIA_TDOA_1_PDOA_PDOA_BIT_MASK>>16); // phase difference of the 2 POAs
 80027da:	2102      	movs	r1, #2
 80027dc:	480e      	ldr	r0, [pc, #56]	@ (8002818 <dwt_readpdoa+0x7c>)
 80027de:	f7ff f89c 	bl	800191a <dwt_read16bitoffsetreg>
 80027e2:	4603      	mov	r3, r0
 80027e4:	b21b      	sxth	r3, r3
 80027e6:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80027ea:	80fb      	strh	r3, [r7, #6]
    break;
 80027ec:	bf00      	nop
  }

  if (pdoa & B12_SIGN_EXTEND_TEST) pdoa |= B12_SIGN_EXTEND_MASK; //sign extend
 80027ee:	88fb      	ldrh	r3, [r7, #6]
 80027f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d004      	beq.n	8002802 <dwt_readpdoa+0x66>
 80027f8:	88fa      	ldrh	r2, [r7, #6]
 80027fa:	4b08      	ldr	r3, [pc, #32]	@ (800281c <dwt_readpdoa+0x80>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	b29b      	uxth	r3, r3
 8002800:	80fb      	strh	r3, [r7, #6]
  return pdoa;
 8002802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	20000000 	.word	0x20000000
 8002814:	00180014 	.word	0x00180014
 8002818:	000c001c 	.word	0x000c001c
 800281c:	ffffc000 	.word	0xffffc000

08002820 <DW3000_start_receiver_FZ>:

/**
 * @brief write a RX fast command
 * 
 */
void DW3000_start_receiver_FZ(void) {
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  DW3000_writefastCMD_FZ(CMD_RX);
 8002824:	2002      	movs	r0, #2
 8002826:	f7fe fea9 	bl	800157c <DW3000_writefastCMD_FZ>
}
 800282a:	bf00      	nop
 800282c:	bd80      	pop	{r7, pc}

0800282e <DW3000_writetxdata_FZ>:
 * 
 * @param data data2send
 * @param len length of data2send
 * @return uint8_t 
 */
void DW3000_writetxdata_FZ(uint8_t *data, uint16_t len) {
 800282e:	b580      	push	{r7, lr}
 8002830:	b082      	sub	sp, #8
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	460b      	mov	r3, r1
 8002838:	807b      	strh	r3, [r7, #2]
  DW3000writereg(TX_BUFFER_ID, data, len);
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	b2db      	uxtb	r3, r3
 800283e:	461a      	mov	r2, r3
 8002840:	6879      	ldr	r1, [r7, #4]
 8002842:	f44f 10a0 	mov.w	r0, #1310720	@ 0x140000
 8002846:	f7fe fdc7 	bl	80013d8 <DW3000writereg>
}
 800284a:	bf00      	nop
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <DW3000_txcmd_FZ>:
/**
 * @brief write a TX fast command
 * 
 * @param delay 
 */
void DW3000_txcmd_FZ(uint32_t delay) {
 8002852:	b580      	push	{r7, lr}
 8002854:	b082      	sub	sp, #8
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  DW3000_writefastCMD_FZ(CMD_TX);
 800285a:	2001      	movs	r0, #1
 800285c:	f7fe fe8e 	bl	800157c <DW3000_writefastCMD_FZ>
}
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <Delay_us>:
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}

void Delay_us(uint32_t us)
{
 8002868:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800286c:	b087      	sub	sp, #28
 800286e:	af00      	add	r7, sp, #0
 8002870:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	4613      	mov	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	461a      	mov	r2, r3
 800287e:	2300      	movs	r3, #0
 8002880:	4690      	mov	r8, r2
 8002882:	4699      	mov	r9, r3
 8002884:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]
 800288c:	e003      	b.n	8002896 <Delay_us+0x2e>
  {
    __NOP();
 800288e:	bf00      	nop
  for (i = 0; i < delayus; i++)
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	3301      	adds	r3, #1
 8002894:	617b      	str	r3, [r7, #20]
 8002896:	697b      	ldr	r3, [r7, #20]
 8002898:	2200      	movs	r2, #0
 800289a:	461c      	mov	r4, r3
 800289c:	4615      	mov	r5, r2
 800289e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028a2:	4294      	cmp	r4, r2
 80028a4:	eb75 0303 	sbcs.w	r3, r5, r3
 80028a8:	d3f1      	bcc.n	800288e <Delay_us+0x26>
  }
}
 80028aa:	bf00      	nop
 80028ac:	bf00      	nop
 80028ae:	371c      	adds	r7, #28
 80028b0:	46bd      	mov	sp, r7
 80028b2:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 80028b6:	4770      	bx	lr

080028b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b086      	sub	sp, #24
 80028bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028be:	f000 fcdc 	bl	800327a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028c2:	f000 f927 	bl	8002b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028c6:	f000 fa0f 	bl	8002ce8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80028ca:	f000 f991 	bl	8002bf0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80028ce:	f000 f9cd 	bl	8002c6c <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 80028d2:	f007 fe29 	bl	800a528 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(10);
 80028d6:	200a      	movs	r0, #10
 80028d8:	f000 fd2c 	bl	8003334 <HAL_Delay>

  DW3000poweron();
 80028dc:	f7fe fd5c 	bl	8001398 <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 80028e0:	200a      	movs	r0, #10
 80028e2:	f000 fd27 	bl	8003334 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 80028e6:	f7fe fd63 	bl	80013b0 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 80028ea:	200a      	movs	r0, #10
 80028ec:	f000 fd22 	bl	8003334 <HAL_Delay>

  set_SPI2lowspeed(&hspi1);
 80028f0:	487b      	ldr	r0, [pc, #492]	@ (8002ae0 <main+0x228>)
 80028f2:	f7fe fd2b 	bl	800134c <set_SPI2lowspeed>
  HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_SET);
 80028f6:	2201      	movs	r2, #1
 80028f8:	2110      	movs	r1, #16
 80028fa:	487a      	ldr	r0, [pc, #488]	@ (8002ae4 <main+0x22c>)
 80028fc:	f000 ffec 	bl	80038d8 <HAL_GPIO_WritePin>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 8002900:	200a      	movs	r0, #10
 8002902:	f000 fd17 	bl	8003334 <HAL_Delay>

  // Make sure the SPI is ready
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8002906:	e002      	b.n	800290e <main+0x56>
    HAL_Delay(10);
 8002908:	200a      	movs	r0, #10
 800290a:	f000 fd13 	bl	8003334 <HAL_Delay>
  while(!(dwt_read32bitoffsetreg(SYS_STATUS_ID, 0) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 800290e:	2100      	movs	r1, #0
 8002910:	2044      	movs	r0, #68	@ 0x44
 8002912:	f7fe ffdc 	bl	80018ce <dwt_read32bitoffsetreg>
 8002916:	4603      	mov	r3, r0
 8002918:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800291c:	2b00      	cmp	r3, #0
 800291e:	d0f3      	beq.n	8002908 <main+0x50>
  }

  HAL_Delay(10);
 8002920:	200a      	movs	r0, #10
 8002922:	f000 fd07 	bl	8003334 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 8002926:	f7fe fdeb 	bl	8001500 <DW3000check_IDLE_RC>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <main+0x7c>
    // DW3000enter_IDLE_PLL(); // enter PLL mode
    // HAL_Delay(10); // wait for the PLL to lock
  } else {
    while (1);
 8002930:	bf00      	nop
 8002932:	e7fd      	b.n	8002930 <main+0x78>
  }

  // test_run_info((unsigned char *)"IDLE OK\r\n");
  if (dwt_initialise(DWT_DW_INIT) == DWT_ERROR) {
 8002934:	2000      	movs	r0, #0
 8002936:	f7ff f959 	bl	8001bec <dwt_initialise>
 800293a:	4603      	mov	r3, r0
 800293c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002940:	d104      	bne.n	800294c <main+0x94>
	  printf("dwt_initialise error\r\n");
 8002942:	4869      	ldr	r0, [pc, #420]	@ (8002ae8 <main+0x230>)
 8002944:	f009 fa00 	bl	800bd48 <puts>
    while (100) {;}
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <main+0x90>
  }

  dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 800294c:	2003      	movs	r0, #3
 800294e:	f7ff fa2d 	bl	8001dac <dwt_setleds>

  // Configure DW IC. See NOTE 5 below.
  // if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device
  if (dwt_configure(&config))  {
 8002952:	4866      	ldr	r0, [pc, #408]	@ (8002aec <main+0x234>)
 8002954:	f7ff fc80 	bl	8002258 <dwt_configure>
 8002958:	4603      	mov	r3, r0
 800295a:	2b00      	cmp	r3, #0
 800295c:	d004      	beq.n	8002968 <main+0xb0>
    printf("CONFIG FAILED\r\n");
 800295e:	4864      	ldr	r0, [pc, #400]	@ (8002af0 <main+0x238>)
 8002960:	f009 f9f2 	bl	800bd48 <puts>
    while (100) {;}
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <main+0xac>
  }

  DW3000_irq_for_txrx_done();
 8002968:	f7fe fe3c 	bl	80015e4 <DW3000_irq_for_txrx_done>

  if(DW3000check_IDLE_RC()) {
 800296c:	f7fe fdc8 	bl	8001500 <DW3000check_IDLE_RC>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d00a      	beq.n	800298c <main+0xd4>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 8002976:	f7fe fdb3 	bl	80014e0 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 800297a:	200a      	movs	r0, #10
 800297c:	f000 fcda 	bl	8003334 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8002980:	f7fe fdd2 	bl	8001528 <DW3000check_IDLE_PLL>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d011      	beq.n	80029ae <main+0xf6>
 800298a:	e000      	b.n	800298e <main+0xd6>
    while (1);
 800298c:	e7fe      	b.n	800298c <main+0xd4>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 800298e:	f7fe fddd 	bl	800154c <DW3000check_IDLE>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00a      	beq.n	80029ae <main+0xf6>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 8002998:	2201      	movs	r2, #1
 800299a:	2101      	movs	r1, #1
 800299c:	4855      	ldr	r0, [pc, #340]	@ (8002af4 <main+0x23c>)
 800299e:	f000 ff9b 	bl	80038d8 <HAL_GPIO_WritePin>
  } else {
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }
  set_SPI2highspeed(&hspi1);
 80029a2:	484f      	ldr	r0, [pc, #316]	@ (8002ae0 <main+0x228>)
 80029a4:	f7fe fce5 	bl	8001372 <set_SPI2highspeed>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // uint16_t frame_len = 0;
 int16_t   pdoa_val  = 0;
 80029a8:	2300      	movs	r3, #0
 80029aa:	82fb      	strh	r3, [r7, #22]
 80029ac:	e006      	b.n	80029bc <main+0x104>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 80029ae:	2200      	movs	r2, #0
 80029b0:	2101      	movs	r1, #1
 80029b2:	4850      	ldr	r0, [pc, #320]	@ (8002af4 <main+0x23c>)
 80029b4:	f000 ff90 	bl	80038d8 <HAL_GPIO_WritePin>
    while (1);
 80029b8:	bf00      	nop
 80029ba:	e7fd      	b.n	80029b8 <main+0x100>

  while (1)
  {
    // tag keeps transmitting, and anchor keeps listening and measuring PDoA
    if (pdoa_role == PDOA_ROLE_ANCHOR) {
 80029bc:	4b4e      	ldr	r3, [pc, #312]	@ (8002af8 <main+0x240>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d15a      	bne.n	8002a7a <main+0x1c2>
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 80029c4:	f7fe fdfe 	bl	80015c4 <DW3000_clear_IRQ>
      DW3000_start_receiver_FZ(); // start the receiver
 80029c8:	f7ff ff2a 	bl	8002820 <DW3000_start_receiver_FZ>

      while (!DW3000_IRQ_flag) {;}
 80029cc:	bf00      	nop
 80029ce:	4b4b      	ldr	r3, [pc, #300]	@ (8002afc <main+0x244>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	f083 0301 	eor.w	r3, r3, #1
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1f8      	bne.n	80029ce <main+0x116>

      DW3000_IRQ_flag = false;
 80029dc:	4b47      	ldr	r3, [pc, #284]	@ (8002afc <main+0x244>)
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]

      int16_t cpqual;

      /* Checking STS quality see note 4 */
      if (dwt_readstsquality(&cpqual) >= 0) {
 80029e2:	1dbb      	adds	r3, r7, #6
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff feaf 	bl	8002748 <dwt_readstsquality>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	db2b      	blt.n	8002a48 <main+0x190>
        pdoa_val = dwt_readpdoa();
 80029f0:	f7ff fed4 	bl	800279c <dwt_readpdoa>
 80029f4:	4603      	mov	r3, r0
 80029f6:	82fb      	strh	r3, [r7, #22]
        float pdoa_deg = ((float)pdoa_val / (1 << 11)) * 180 / M_PI;
 80029f8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80029fc:	ee07 3a90 	vmov	s15, r3
 8002a00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002a04:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 8002b00 <main+0x248>
 8002a08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a0c:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8002b04 <main+0x24c>
 8002a10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a14:	ee17 0a90 	vmov	r0, s15
 8002a18:	f7fd fdbe 	bl	8000598 <__aeabi_f2d>
 8002a1c:	a32e      	add	r3, pc, #184	@ (adr r3, 8002ad8 <main+0x220>)
 8002a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a22:	f7fd ff3b 	bl	800089c <__aeabi_ddiv>
 8002a26:	4602      	mov	r2, r0
 8002a28:	460b      	mov	r3, r1
 8002a2a:	4610      	mov	r0, r2
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	f7fe f8e3 	bl	8000bf8 <__aeabi_d2f>
 8002a32:	4603      	mov	r3, r0
 8002a34:	60fb      	str	r3, [r7, #12]
        printf("PDoA value:%f\n", pdoa_deg);
 8002a36:	68f8      	ldr	r0, [r7, #12]
 8002a38:	f7fd fdae 	bl	8000598 <__aeabi_f2d>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	460b      	mov	r3, r1
 8002a40:	4831      	ldr	r0, [pc, #196]	@ (8002b08 <main+0x250>)
 8002a42:	f009 f919 	bl	800bc78 <iprintf>
 8002a46:	e002      	b.n	8002a4e <main+0x196>
      } else {
    	printf("Bad STS quality...\r\n");
 8002a48:	4830      	ldr	r0, [pc, #192]	@ (8002b0c <main+0x254>)
 8002a4a:	f009 f97d 	bl	800bd48 <puts>
      }

      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8002a4e:	2104      	movs	r1, #4
 8002a50:	2044      	movs	r0, #68	@ 0x44
 8002a52:	f7fe fcfb 	bl	800144c <DW3000readreg>
 8002a56:	60b8      	str	r0, [r7, #8]

      if (current_status & SYS_STATUS_RXFR_BIT_MASK) {
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d008      	beq.n	8002a74 <main+0x1bc>
        DW3000_clear_IRQ();
 8002a62:	f7fe fdaf 	bl	80015c4 <DW3000_clear_IRQ>
        dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG_BIT_MASK);
 8002a66:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	2044      	movs	r0, #68	@ 0x44
 8002a6e:	f7fe ff82 	bl	8001976 <dwt_write32bitoffsetreg>
 8002a72:	e7a3      	b.n	80029bc <main+0x104>
      } else {
        DW3000_clear_IRQ();
 8002a74:	f7fe fda6 	bl	80015c4 <DW3000_clear_IRQ>
 8002a78:	e7a0      	b.n	80029bc <main+0x104>
      }
    }
    else {
      DW3000_clear_IRQ(); // clear the IRQ flags, reset the IRQ pin.
 8002a7a:	f7fe fda3 	bl	80015c4 <DW3000_clear_IRQ>
      DW3000_writetxdata_FZ(pdoa_data2send, sizeof(pdoa_data2send));
 8002a7e:	2104      	movs	r1, #4
 8002a80:	4823      	ldr	r0, [pc, #140]	@ (8002b10 <main+0x258>)
 8002a82:	f7ff fed4 	bl	800282e <DW3000_writetxdata_FZ>
      dwt_writetxfctrl(6, 0, 0); /* Zero offset in TX buffer, no ranging. */
 8002a86:	2200      	movs	r2, #0
 8002a88:	2100      	movs	r1, #0
 8002a8a:	2006      	movs	r0, #6
 8002a8c:	f7ff fe24 	bl	80026d8 <dwt_writetxfctrl>
      DW3000_txcmd_FZ(0);
 8002a90:	2000      	movs	r0, #0
 8002a92:	f7ff fede 	bl	8002852 <DW3000_txcmd_FZ>

      // wait for the IRQ to be triggered
      while (!DW3000_IRQ_flag) {;}
 8002a96:	bf00      	nop
 8002a98:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <main+0x244>)
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	f083 0301 	eor.w	r3, r3, #1
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d1f8      	bne.n	8002a98 <main+0x1e0>

      DW3000_IRQ_flag = false; // reset the flag
 8002aa6:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <main+0x244>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
      uint32_t current_status = DW3000readreg(SYS_STATUS_ID, 4);
 8002aac:	2104      	movs	r1, #4
 8002aae:	2044      	movs	r0, #68	@ 0x44
 8002ab0:	f7fe fccc 	bl	800144c <DW3000readreg>
 8002ab4:	6138      	str	r0, [r7, #16]

      if (current_status & SYS_STATUS_TXFRS_BIT_MASK) {
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d005      	beq.n	8002acc <main+0x214>
//        printf("TX done\r\n");
        DW3000_clear_IRQ();
 8002ac0:	f7fe fd80 	bl	80015c4 <DW3000_clear_IRQ>
        HAL_Delay(200);
 8002ac4:	20c8      	movs	r0, #200	@ 0xc8
 8002ac6:	f000 fc35 	bl	8003334 <HAL_Delay>
 8002aca:	e777      	b.n	80029bc <main+0x104>
      } else {
//        printf("TX failed, SYS_STATUS: 0x%08lX\r\n", current_status);
        // clear the IRQ flags
        DW3000_clear_IRQ();
 8002acc:	f7fe fd7a 	bl	80015c4 <DW3000_clear_IRQ>
        // HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin, GPIO_PIN_RESET);
        HAL_Delay(200);
 8002ad0:	20c8      	movs	r0, #200	@ 0xc8
 8002ad2:	f000 fc2f 	bl	8003334 <HAL_Delay>
    if (pdoa_role == PDOA_ROLE_ANCHOR) {
 8002ad6:	e771      	b.n	80029bc <main+0x104>
 8002ad8:	54442d18 	.word	0x54442d18
 8002adc:	400921fb 	.word	0x400921fb
 8002ae0:	20000350 	.word	0x20000350
 8002ae4:	40020800 	.word	0x40020800
 8002ae8:	0800dbf4 	.word	0x0800dbf4
 8002aec:	20000004 	.word	0x20000004
 8002af0:	0800dc0c 	.word	0x0800dc0c
 8002af4:	40020400 	.word	0x40020400
 8002af8:	20000014 	.word	0x20000014
 8002afc:	2000030c 	.word	0x2000030c
 8002b00:	45000000 	.word	0x45000000
 8002b04:	43340000 	.word	0x43340000
 8002b08:	0800dc1c 	.word	0x0800dc1c
 8002b0c:	0800dc2c 	.word	0x0800dc2c
 8002b10:	20000018 	.word	0x20000018

08002b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b094      	sub	sp, #80	@ 0x50
 8002b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b1a:	f107 0320 	add.w	r3, r7, #32
 8002b1e:	2230      	movs	r2, #48	@ 0x30
 8002b20:	2100      	movs	r1, #0
 8002b22:	4618      	mov	r0, r3
 8002b24:	f009 f918 	bl	800bd58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b28:	f107 030c 	add.w	r3, r7, #12
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002b38:	f002 f98c 	bl	8004e54 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b3c:	4b2a      	ldr	r3, [pc, #168]	@ (8002be8 <SystemClock_Config+0xd4>)
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	4a29      	ldr	r2, [pc, #164]	@ (8002be8 <SystemClock_Config+0xd4>)
 8002b42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b46:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b48:	4b27      	ldr	r3, [pc, #156]	@ (8002be8 <SystemClock_Config+0xd4>)
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b54:	4b25      	ldr	r3, [pc, #148]	@ (8002bec <SystemClock_Config+0xd8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a24      	ldr	r2, [pc, #144]	@ (8002bec <SystemClock_Config+0xd8>)
 8002b5a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b5e:	6013      	str	r3, [r2, #0]
 8002b60:	4b22      	ldr	r3, [pc, #136]	@ (8002bec <SystemClock_Config+0xd8>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b68:	607b      	str	r3, [r7, #4]
 8002b6a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b70:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002b74:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b76:	2302      	movs	r3, #2
 8002b78:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b7a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002b80:	2308      	movs	r3, #8
 8002b82:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002b84:	2360      	movs	r3, #96	@ 0x60
 8002b86:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b88:	2302      	movs	r3, #2
 8002b8a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b8c:	2304      	movs	r3, #4
 8002b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b90:	f107 0320 	add.w	r3, r7, #32
 8002b94:	4618      	mov	r0, r3
 8002b96:	f002 f9bd 	bl	8004f14 <HAL_RCC_OscConfig>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d001      	beq.n	8002ba4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002ba0:	f000 f964 	bl	8002e6c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002ba4:	f002 f966 	bl	8004e74 <HAL_PWREx_EnableOverDrive>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002bae:	f000 f95d 	bl	8002e6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bb2:	230f      	movs	r3, #15
 8002bb4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bbe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002bc4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002bc8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002bca:	f107 030c 	add.w	r3, r7, #12
 8002bce:	2103      	movs	r1, #3
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f002 fc43 	bl	800545c <HAL_RCC_ClockConfig>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002bdc:	f000 f946 	bl	8002e6c <Error_Handler>
  }
}
 8002be0:	bf00      	nop
 8002be2:	3750      	adds	r7, #80	@ 0x50
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	40023800 	.word	0x40023800
 8002bec:	40007000 	.word	0x40007000

08002bf0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002bf6:	4a1c      	ldr	r2, [pc, #112]	@ (8002c68 <MX_SPI1_Init+0x78>)
 8002bf8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002bfc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c00:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c02:	4b18      	ldr	r3, [pc, #96]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c08:	4b16      	ldr	r3, [pc, #88]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c0a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002c0e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c10:	4b14      	ldr	r3, [pc, #80]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c16:	4b13      	ldr	r3, [pc, #76]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c1c:	4b11      	ldr	r3, [pc, #68]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c22:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002c24:	4b0f      	ldr	r3, [pc, #60]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c26:	2220      	movs	r2, #32
 8002c28:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c30:	4b0c      	ldr	r3, [pc, #48]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c32:	2200      	movs	r2, #0
 8002c34:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c36:	4b0b      	ldr	r3, [pc, #44]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c38:	2200      	movs	r2, #0
 8002c3a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c3c:	4b09      	ldr	r3, [pc, #36]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c3e:	2207      	movs	r2, #7
 8002c40:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c42:	4b08      	ldr	r3, [pc, #32]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002c48:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c4a:	2208      	movs	r2, #8
 8002c4c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002c4e:	4805      	ldr	r0, [pc, #20]	@ (8002c64 <MX_SPI1_Init+0x74>)
 8002c50:	f003 f94a 	bl	8005ee8 <HAL_SPI_Init>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002c5a:	f000 f907 	bl	8002e6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002c5e:	bf00      	nop
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	20000350 	.word	0x20000350
 8002c68:	40013000 	.word	0x40013000

08002c6c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c72:	4a1c      	ldr	r2, [pc, #112]	@ (8002ce4 <MX_SPI2_Init+0x78>)
 8002c74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c76:	4b1a      	ldr	r3, [pc, #104]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c78:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002c7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c7e:	4b18      	ldr	r3, [pc, #96]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c84:	4b16      	ldr	r3, [pc, #88]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c86:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002c8a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c92:	4b13      	ldr	r3, [pc, #76]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002c98:	4b11      	ldr	r3, [pc, #68]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002c9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c9e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002ca2:	2238      	movs	r2, #56	@ 0x38
 8002ca4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002cb8:	4b09      	ldr	r3, [pc, #36]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002cba:	2207      	movs	r2, #7
 8002cbc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002cbe:	4b08      	ldr	r3, [pc, #32]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002cc4:	4b06      	ldr	r3, [pc, #24]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002cc6:	2208      	movs	r2, #8
 8002cc8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cca:	4805      	ldr	r0, [pc, #20]	@ (8002ce0 <MX_SPI2_Init+0x74>)
 8002ccc:	f003 f90c 	bl	8005ee8 <HAL_SPI_Init>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002cd6:	f000 f8c9 	bl	8002e6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200003b4 	.word	0x200003b4
 8002ce4:	40003800 	.word	0x40003800

08002ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b08a      	sub	sp, #40	@ 0x28
 8002cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cee:	f107 0314 	add.w	r3, r7, #20
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	605a      	str	r2, [r3, #4]
 8002cf8:	609a      	str	r2, [r3, #8]
 8002cfa:	60da      	str	r2, [r3, #12]
 8002cfc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cfe:	4b57      	ldr	r3, [pc, #348]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d02:	4a56      	ldr	r2, [pc, #344]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d0a:	4b54      	ldr	r3, [pc, #336]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d0e:	f003 0304 	and.w	r3, r3, #4
 8002d12:	613b      	str	r3, [r7, #16]
 8002d14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d16:	4b51      	ldr	r3, [pc, #324]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d1a:	4a50      	ldr	r2, [pc, #320]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d20:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d22:	4b4e      	ldr	r3, [pc, #312]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d2a:	60fb      	str	r3, [r7, #12]
 8002d2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2e:	4b4b      	ldr	r3, [pc, #300]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	4a4a      	ldr	r2, [pc, #296]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d3a:	4b48      	ldr	r3, [pc, #288]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	60bb      	str	r3, [r7, #8]
 8002d44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d46:	4b45      	ldr	r3, [pc, #276]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4a:	4a44      	ldr	r2, [pc, #272]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d4c:	f043 0302 	orr.w	r3, r3, #2
 8002d50:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d52:	4b42      	ldr	r3, [pc, #264]	@ (8002e5c <MX_GPIO_Init+0x174>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	607b      	str	r3, [r7, #4]
 8002d5c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin|LORA_RST_Pin, GPIO_PIN_RESET);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f44f 7185 	mov.w	r1, #266	@ 0x10a
 8002d64:	483e      	ldr	r0, [pc, #248]	@ (8002e60 <MX_GPIO_Init+0x178>)
 8002d66:	f000 fdb7 	bl	80038d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_LED2_Pin|LORA_PWR_EN_Pin, GPIO_PIN_RESET);
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8002d70:	483c      	ldr	r0, [pc, #240]	@ (8002e64 <MX_GPIO_Init+0x17c>)
 8002d72:	f000 fdb1 	bl	80038d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2101      	movs	r1, #1
 8002d7a:	483b      	ldr	r0, [pc, #236]	@ (8002e68 <MX_GPIO_Init+0x180>)
 8002d7c:	f000 fdac 	bl	80038d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SD_CS_Pin|LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8002d80:	2201      	movs	r2, #1
 8002d82:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8002d86:	4837      	ldr	r0, [pc, #220]	@ (8002e64 <MX_GPIO_Init+0x17c>)
 8002d88:	f000 fda6 	bl	80038d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin LORA_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin|LORA_RST_Pin;
 8002d8c:	f44f 7385 	mov.w	r3, #266	@ 0x10a
 8002d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d92:	2301      	movs	r3, #1
 8002d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d96:	2300      	movs	r3, #0
 8002d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d9e:	f107 0314 	add.w	r3, r7, #20
 8002da2:	4619      	mov	r1, r3
 8002da4:	482e      	ldr	r0, [pc, #184]	@ (8002e60 <MX_GPIO_Init+0x178>)
 8002da6:	f000 fbfb 	bl	80035a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8002daa:	2304      	movs	r3, #4
 8002dac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db4:	2300      	movs	r3, #0
 8002db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002db8:	f107 0314 	add.w	r3, r7, #20
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	4828      	ldr	r0, [pc, #160]	@ (8002e60 <MX_GPIO_Init+0x178>)
 8002dc0:	f000 fbee 	bl	80035a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8002dc4:	2310      	movs	r3, #16
 8002dc6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dc8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002dcc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002dce:	2302      	movs	r3, #2
 8002dd0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8002dd2:	f107 0314 	add.w	r3, r7, #20
 8002dd6:	4619      	mov	r1, r3
 8002dd8:	4821      	ldr	r0, [pc, #132]	@ (8002e60 <MX_GPIO_Init+0x178>)
 8002dda:	f000 fbe1 	bl	80035a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED2_Pin LORA_CS_Pin LORA_PWR_EN_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin|LORA_CS_Pin|LORA_PWR_EN_Pin|UWB_CS_Pin;
 8002dde:	f44f 7364 	mov.w	r3, #912	@ 0x390
 8002de2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de4:	2301      	movs	r3, #1
 8002de6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de8:	2300      	movs	r3, #0
 8002dea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dec:	2300      	movs	r3, #0
 8002dee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002df0:	f107 0314 	add.w	r3, r7, #20
 8002df4:	4619      	mov	r1, r3
 8002df6:	481b      	ldr	r0, [pc, #108]	@ (8002e64 <MX_GPIO_Init+0x17c>)
 8002df8:	f000 fbd2 	bl	80035a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e00:	2301      	movs	r3, #1
 8002e02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 8002e0c:	f107 0314 	add.w	r3, r7, #20
 8002e10:	4619      	mov	r1, r3
 8002e12:	4815      	ldr	r0, [pc, #84]	@ (8002e68 <MX_GPIO_Init+0x180>)
 8002e14:	f000 fbc4 	bl	80035a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002e18:	2340      	movs	r3, #64	@ 0x40
 8002e1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e20:	2301      	movs	r3, #1
 8002e22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e24:	2300      	movs	r3, #0
 8002e26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002e28:	f107 0314 	add.w	r3, r7, #20
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	480d      	ldr	r0, [pc, #52]	@ (8002e64 <MX_GPIO_Init+0x17c>)
 8002e30:	f000 fbb6 	bl	80035a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002e34:	2200      	movs	r2, #0
 8002e36:	2100      	movs	r1, #0
 8002e38:	2008      	movs	r0, #8
 8002e3a:	f000 fb7a 	bl	8003532 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002e3e:	2008      	movs	r0, #8
 8002e40:	f000 fb93 	bl	800356a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002e44:	2200      	movs	r2, #0
 8002e46:	2100      	movs	r1, #0
 8002e48:	200a      	movs	r0, #10
 8002e4a:	f000 fb72 	bl	8003532 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002e4e:	200a      	movs	r0, #10
 8002e50:	f000 fb8b 	bl	800356a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e54:	bf00      	nop
 8002e56:	3728      	adds	r7, #40	@ 0x28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	40023800 	.word	0x40023800
 8002e60:	40020000 	.word	0x40020000
 8002e64:	40020800 	.word	0x40020800
 8002e68:	40020400 	.word	0x40020400

08002e6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e70:	b672      	cpsid	i
}
 8002e72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e74:	bf00      	nop
 8002e76:	e7fd      	b.n	8002e74 <Error_Handler+0x8>

08002e78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8002ebc <HAL_MspInit+0x44>)
 8002e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e82:	4a0e      	ldr	r2, [pc, #56]	@ (8002ebc <HAL_MspInit+0x44>)
 8002e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ebc <HAL_MspInit+0x44>)
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e92:	607b      	str	r3, [r7, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e96:	4b09      	ldr	r3, [pc, #36]	@ (8002ebc <HAL_MspInit+0x44>)
 8002e98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e9a:	4a08      	ldr	r2, [pc, #32]	@ (8002ebc <HAL_MspInit+0x44>)
 8002e9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ea0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ea2:	4b06      	ldr	r3, [pc, #24]	@ (8002ebc <HAL_MspInit+0x44>)
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002eaa:	603b      	str	r3, [r7, #0]
 8002eac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	370c      	adds	r7, #12
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	40023800 	.word	0x40023800

08002ec0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08c      	sub	sp, #48	@ 0x30
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ec8:	f107 031c 	add.w	r3, r7, #28
 8002ecc:	2200      	movs	r2, #0
 8002ece:	601a      	str	r2, [r3, #0]
 8002ed0:	605a      	str	r2, [r3, #4]
 8002ed2:	609a      	str	r2, [r3, #8]
 8002ed4:	60da      	str	r2, [r3, #12]
 8002ed6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a3c      	ldr	r2, [pc, #240]	@ (8002fd0 <HAL_SPI_MspInit+0x110>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d128      	bne.n	8002f34 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002ee2:	4b3c      	ldr	r3, [pc, #240]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002ee4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee6:	4a3b      	ldr	r2, [pc, #236]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002ee8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002eec:	6453      	str	r3, [r2, #68]	@ 0x44
 8002eee:	4b39      	ldr	r3, [pc, #228]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ef6:	61bb      	str	r3, [r7, #24]
 8002ef8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002efa:	4b36      	ldr	r3, [pc, #216]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efe:	4a35      	ldr	r2, [pc, #212]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f00:	f043 0301 	orr.w	r3, r3, #1
 8002f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f06:	4b33      	ldr	r3, [pc, #204]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	617b      	str	r3, [r7, #20]
 8002f10:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002f12:	23e0      	movs	r3, #224	@ 0xe0
 8002f14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f16:	2302      	movs	r3, #2
 8002f18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f22:	2305      	movs	r3, #5
 8002f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f26:	f107 031c 	add.w	r3, r7, #28
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	482a      	ldr	r0, [pc, #168]	@ (8002fd8 <HAL_SPI_MspInit+0x118>)
 8002f2e:	f000 fb37 	bl	80035a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002f32:	e049      	b.n	8002fc8 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a28      	ldr	r2, [pc, #160]	@ (8002fdc <HAL_SPI_MspInit+0x11c>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d144      	bne.n	8002fc8 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f3e:	4b25      	ldr	r3, [pc, #148]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f42:	4a24      	ldr	r2, [pc, #144]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f4a:	4b22      	ldr	r3, [pc, #136]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f56:	4b1f      	ldr	r3, [pc, #124]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f5c:	f043 0304 	orr.w	r3, r3, #4
 8002f60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f62:	4b1c      	ldr	r3, [pc, #112]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	f003 0304 	and.w	r3, r3, #4
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f6e:	4b19      	ldr	r3, [pc, #100]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f72:	4a18      	ldr	r2, [pc, #96]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f74:	f043 0302 	orr.w	r3, r3, #2
 8002f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f7a:	4b16      	ldr	r3, [pc, #88]	@ (8002fd4 <HAL_SPI_MspInit+0x114>)
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	60bb      	str	r3, [r7, #8]
 8002f84:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002f86:	2306      	movs	r3, #6
 8002f88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f8a:	2302      	movs	r3, #2
 8002f8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f92:	2303      	movs	r3, #3
 8002f94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f96:	2305      	movs	r3, #5
 8002f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f9a:	f107 031c 	add.w	r3, r7, #28
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	480f      	ldr	r0, [pc, #60]	@ (8002fe0 <HAL_SPI_MspInit+0x120>)
 8002fa2:	f000 fafd 	bl	80035a0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002fa6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fac:	2302      	movs	r3, #2
 8002fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fb8:	2305      	movs	r3, #5
 8002fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fbc:	f107 031c 	add.w	r3, r7, #28
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	4808      	ldr	r0, [pc, #32]	@ (8002fe4 <HAL_SPI_MspInit+0x124>)
 8002fc4:	f000 faec 	bl	80035a0 <HAL_GPIO_Init>
}
 8002fc8:	bf00      	nop
 8002fca:	3730      	adds	r7, #48	@ 0x30
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40013000 	.word	0x40013000
 8002fd4:	40023800 	.word	0x40023800
 8002fd8:	40020000 	.word	0x40020000
 8002fdc:	40003800 	.word	0x40003800
 8002fe0:	40020800 	.word	0x40020800
 8002fe4:	40020400 	.word	0x40020400

08002fe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fec:	bf00      	nop
 8002fee:	e7fd      	b.n	8002fec <NMI_Handler+0x4>

08002ff0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ff4:	bf00      	nop
 8002ff6:	e7fd      	b.n	8002ff4 <HardFault_Handler+0x4>

08002ff8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ffc:	bf00      	nop
 8002ffe:	e7fd      	b.n	8002ffc <MemManage_Handler+0x4>

08003000 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003000:	b480      	push	{r7}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003004:	bf00      	nop
 8003006:	e7fd      	b.n	8003004 <BusFault_Handler+0x4>

08003008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800300c:	bf00      	nop
 800300e:	e7fd      	b.n	800300c <UsageFault_Handler+0x4>

08003010 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301c:	4770      	bx	lr

0800301e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800301e:	b480      	push	{r7}
 8003020:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003022:	bf00      	nop
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003038:	4770      	bx	lr

0800303a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800303a:	b580      	push	{r7, lr}
 800303c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800303e:	f000 f959 	bl	80032f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003042:	bf00      	nop
 8003044:	bd80      	pop	{r7, pc}

08003046 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800304a:	2004      	movs	r0, #4
 800304c:	f000 fc5e 	bl	800390c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003050:	bf00      	nop
 8003052:	bd80      	pop	{r7, pc}

08003054 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8003058:	2010      	movs	r0, #16
 800305a:	f000 fc57 	bl	800390c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800305e:	bf00      	nop
 8003060:	bd80      	pop	{r7, pc}
	...

08003064 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003068:	4802      	ldr	r0, [pc, #8]	@ (8003074 <OTG_FS_IRQHandler+0x10>)
 800306a:	f000 fd9f 	bl	8003bac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800306e:	bf00      	nop
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	20001900 	.word	0x20001900

08003078 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003078:	b480      	push	{r7}
 800307a:	af00      	add	r7, sp, #0
  return 1;
 800307c:	2301      	movs	r3, #1
}
 800307e:	4618      	mov	r0, r3
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <_kill>:

int _kill(int pid, int sig)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003092:	f008 fe79 	bl	800bd88 <__errno>
 8003096:	4603      	mov	r3, r0
 8003098:	2216      	movs	r2, #22
 800309a:	601a      	str	r2, [r3, #0]
  return -1;
 800309c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	3708      	adds	r7, #8
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <_exit>:

void _exit (int status)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b082      	sub	sp, #8
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030b0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f7ff ffe7 	bl	8003088 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030ba:	bf00      	nop
 80030bc:	e7fd      	b.n	80030ba <_exit+0x12>

080030be <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b086      	sub	sp, #24
 80030c2:	af00      	add	r7, sp, #0
 80030c4:	60f8      	str	r0, [r7, #12]
 80030c6:	60b9      	str	r1, [r7, #8]
 80030c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030ca:	2300      	movs	r3, #0
 80030cc:	617b      	str	r3, [r7, #20]
 80030ce:	e00a      	b.n	80030e6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030d0:	f3af 8000 	nop.w
 80030d4:	4601      	mov	r1, r0
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	60ba      	str	r2, [r7, #8]
 80030dc:	b2ca      	uxtb	r2, r1
 80030de:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	3301      	adds	r3, #1
 80030e4:	617b      	str	r3, [r7, #20]
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	dbf0      	blt.n	80030d0 <_read+0x12>
  }

  return len;
 80030ee:	687b      	ldr	r3, [r7, #4]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3718      	adds	r7, #24
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b086      	sub	sp, #24
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003104:	2300      	movs	r3, #0
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	e009      	b.n	800311e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	1c5a      	adds	r2, r3, #1
 800310e:	60ba      	str	r2, [r7, #8]
 8003110:	781b      	ldrb	r3, [r3, #0]
 8003112:	4618      	mov	r0, r3
 8003114:	f007 fafd 	bl	800a712 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	3301      	adds	r3, #1
 800311c:	617b      	str	r3, [r7, #20]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	429a      	cmp	r2, r3
 8003124:	dbf1      	blt.n	800310a <_write+0x12>
  }
  return len;
 8003126:	687b      	ldr	r3, [r7, #4]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3718      	adds	r7, #24
 800312c:	46bd      	mov	sp, r7
 800312e:	bd80      	pop	{r7, pc}

08003130 <_close>:

int _close(int file)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800313c:	4618      	mov	r0, r3
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003158:	605a      	str	r2, [r3, #4]
  return 0;
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <_isatty>:

int _isatty(int file)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003170:	2301      	movs	r3, #1
}
 8003172:	4618      	mov	r0, r3
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800317e:	b480      	push	{r7}
 8003180:	b085      	sub	sp, #20
 8003182:	af00      	add	r7, sp, #0
 8003184:	60f8      	str	r0, [r7, #12]
 8003186:	60b9      	str	r1, [r7, #8]
 8003188:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800318a:	2300      	movs	r3, #0
}
 800318c:	4618      	mov	r0, r3
 800318e:	3714      	adds	r7, #20
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031a0:	4a14      	ldr	r2, [pc, #80]	@ (80031f4 <_sbrk+0x5c>)
 80031a2:	4b15      	ldr	r3, [pc, #84]	@ (80031f8 <_sbrk+0x60>)
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031ac:	4b13      	ldr	r3, [pc, #76]	@ (80031fc <_sbrk+0x64>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d102      	bne.n	80031ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031b4:	4b11      	ldr	r3, [pc, #68]	@ (80031fc <_sbrk+0x64>)
 80031b6:	4a12      	ldr	r2, [pc, #72]	@ (8003200 <_sbrk+0x68>)
 80031b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031ba:	4b10      	ldr	r3, [pc, #64]	@ (80031fc <_sbrk+0x64>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4413      	add	r3, r2
 80031c2:	693a      	ldr	r2, [r7, #16]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d207      	bcs.n	80031d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031c8:	f008 fdde 	bl	800bd88 <__errno>
 80031cc:	4603      	mov	r3, r0
 80031ce:	220c      	movs	r2, #12
 80031d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031d6:	e009      	b.n	80031ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80031d8:	4b08      	ldr	r3, [pc, #32]	@ (80031fc <_sbrk+0x64>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80031de:	4b07      	ldr	r3, [pc, #28]	@ (80031fc <_sbrk+0x64>)
 80031e0:	681a      	ldr	r2, [r3, #0]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4413      	add	r3, r2
 80031e6:	4a05      	ldr	r2, [pc, #20]	@ (80031fc <_sbrk+0x64>)
 80031e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80031ea:	68fb      	ldr	r3, [r7, #12]
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3718      	adds	r7, #24
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}
 80031f4:	20040000 	.word	0x20040000
 80031f8:	00000400 	.word	0x00000400
 80031fc:	20000418 	.word	0x20000418
 8003200:	20001f30 	.word	0x20001f30

08003204 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003208:	4b06      	ldr	r3, [pc, #24]	@ (8003224 <SystemInit+0x20>)
 800320a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800320e:	4a05      	ldr	r2, [pc, #20]	@ (8003224 <SystemInit+0x20>)
 8003210:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003214:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003218:	bf00      	nop
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003228:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003260 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800322c:	f7ff ffea 	bl	8003204 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003230:	480c      	ldr	r0, [pc, #48]	@ (8003264 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003232:	490d      	ldr	r1, [pc, #52]	@ (8003268 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003234:	4a0d      	ldr	r2, [pc, #52]	@ (800326c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003236:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003238:	e002      	b.n	8003240 <LoopCopyDataInit>

0800323a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800323a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800323c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800323e:	3304      	adds	r3, #4

08003240 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003240:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003242:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003244:	d3f9      	bcc.n	800323a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003246:	4a0a      	ldr	r2, [pc, #40]	@ (8003270 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003248:	4c0a      	ldr	r4, [pc, #40]	@ (8003274 <LoopFillZerobss+0x22>)
  movs r3, #0
 800324a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800324c:	e001      	b.n	8003252 <LoopFillZerobss>

0800324e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800324e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003250:	3204      	adds	r2, #4

08003252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003252:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003254:	d3fb      	bcc.n	800324e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003256:	f008 fd9d 	bl	800bd94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800325a:	f7ff fb2d 	bl	80028b8 <main>
  bx  lr    
 800325e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003260:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8003264:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003268:	200002f0 	.word	0x200002f0
  ldr r2, =_sidata
 800326c:	0800e03c 	.word	0x0800e03c
  ldr r2, =_sbss
 8003270:	200002f0 	.word	0x200002f0
  ldr r4, =_ebss
 8003274:	20001f2c 	.word	0x20001f2c

08003278 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003278:	e7fe      	b.n	8003278 <ADC_IRQHandler>

0800327a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800327e:	2003      	movs	r0, #3
 8003280:	f000 f94c 	bl	800351c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003284:	200f      	movs	r0, #15
 8003286:	f000 f805 	bl	8003294 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800328a:	f7ff fdf5 	bl	8002e78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	bd80      	pop	{r7, pc}

08003294 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800329c:	4b12      	ldr	r3, [pc, #72]	@ (80032e8 <HAL_InitTick+0x54>)
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <HAL_InitTick+0x58>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	4619      	mov	r1, r3
 80032a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80032ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b2:	4618      	mov	r0, r3
 80032b4:	f000 f967 	bl	8003586 <HAL_SYSTICK_Config>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e00e      	b.n	80032e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2b0f      	cmp	r3, #15
 80032c6:	d80a      	bhi.n	80032de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032c8:	2200      	movs	r2, #0
 80032ca:	6879      	ldr	r1, [r7, #4]
 80032cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80032d0:	f000 f92f 	bl	8003532 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032d4:	4a06      	ldr	r2, [pc, #24]	@ (80032f0 <HAL_InitTick+0x5c>)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032da:	2300      	movs	r3, #0
 80032dc:	e000      	b.n	80032e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	2000001c 	.word	0x2000001c
 80032ec:	20000024 	.word	0x20000024
 80032f0:	20000020 	.word	0x20000020

080032f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032f8:	4b06      	ldr	r3, [pc, #24]	@ (8003314 <HAL_IncTick+0x20>)
 80032fa:	781b      	ldrb	r3, [r3, #0]
 80032fc:	461a      	mov	r2, r3
 80032fe:	4b06      	ldr	r3, [pc, #24]	@ (8003318 <HAL_IncTick+0x24>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4413      	add	r3, r2
 8003304:	4a04      	ldr	r2, [pc, #16]	@ (8003318 <HAL_IncTick+0x24>)
 8003306:	6013      	str	r3, [r2, #0]
}
 8003308:	bf00      	nop
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	20000024 	.word	0x20000024
 8003318:	2000041c 	.word	0x2000041c

0800331c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  return uwTick;
 8003320:	4b03      	ldr	r3, [pc, #12]	@ (8003330 <HAL_GetTick+0x14>)
 8003322:	681b      	ldr	r3, [r3, #0]
}
 8003324:	4618      	mov	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	2000041c 	.word	0x2000041c

08003334 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800333c:	f7ff ffee 	bl	800331c <HAL_GetTick>
 8003340:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800334c:	d005      	beq.n	800335a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800334e:	4b0a      	ldr	r3, [pc, #40]	@ (8003378 <HAL_Delay+0x44>)
 8003350:	781b      	ldrb	r3, [r3, #0]
 8003352:	461a      	mov	r2, r3
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	4413      	add	r3, r2
 8003358:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800335a:	bf00      	nop
 800335c:	f7ff ffde 	bl	800331c <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	429a      	cmp	r2, r3
 800336a:	d8f7      	bhi.n	800335c <HAL_Delay+0x28>
  {
  }
}
 800336c:	bf00      	nop
 800336e:	bf00      	nop
 8003370:	3710      	adds	r7, #16
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000024 	.word	0x20000024

0800337c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800338c:	4b0b      	ldr	r3, [pc, #44]	@ (80033bc <__NVIC_SetPriorityGrouping+0x40>)
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003398:	4013      	ands	r3, r2
 800339a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033a4:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <__NVIC_SetPriorityGrouping+0x44>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033aa:	4a04      	ldr	r2, [pc, #16]	@ (80033bc <__NVIC_SetPriorityGrouping+0x40>)
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	60d3      	str	r3, [r2, #12]
}
 80033b0:	bf00      	nop
 80033b2:	3714      	adds	r7, #20
 80033b4:	46bd      	mov	sp, r7
 80033b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ba:	4770      	bx	lr
 80033bc:	e000ed00 	.word	0xe000ed00
 80033c0:	05fa0000 	.word	0x05fa0000

080033c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033c8:	4b04      	ldr	r3, [pc, #16]	@ (80033dc <__NVIC_GetPriorityGrouping+0x18>)
 80033ca:	68db      	ldr	r3, [r3, #12]
 80033cc:	0a1b      	lsrs	r3, r3, #8
 80033ce:	f003 0307 	and.w	r3, r3, #7
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	e000ed00 	.word	0xe000ed00

080033e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	4603      	mov	r3, r0
 80033e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	db0b      	blt.n	800340a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	f003 021f 	and.w	r2, r3, #31
 80033f8:	4907      	ldr	r1, [pc, #28]	@ (8003418 <__NVIC_EnableIRQ+0x38>)
 80033fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fe:	095b      	lsrs	r3, r3, #5
 8003400:	2001      	movs	r0, #1
 8003402:	fa00 f202 	lsl.w	r2, r0, r2
 8003406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	e000e100 	.word	0xe000e100

0800341c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	4603      	mov	r3, r0
 8003424:	6039      	str	r1, [r7, #0]
 8003426:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003428:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800342c:	2b00      	cmp	r3, #0
 800342e:	db0a      	blt.n	8003446 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	b2da      	uxtb	r2, r3
 8003434:	490c      	ldr	r1, [pc, #48]	@ (8003468 <__NVIC_SetPriority+0x4c>)
 8003436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800343a:	0112      	lsls	r2, r2, #4
 800343c:	b2d2      	uxtb	r2, r2
 800343e:	440b      	add	r3, r1
 8003440:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003444:	e00a      	b.n	800345c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	b2da      	uxtb	r2, r3
 800344a:	4908      	ldr	r1, [pc, #32]	@ (800346c <__NVIC_SetPriority+0x50>)
 800344c:	79fb      	ldrb	r3, [r7, #7]
 800344e:	f003 030f 	and.w	r3, r3, #15
 8003452:	3b04      	subs	r3, #4
 8003454:	0112      	lsls	r2, r2, #4
 8003456:	b2d2      	uxtb	r2, r2
 8003458:	440b      	add	r3, r1
 800345a:	761a      	strb	r2, [r3, #24]
}
 800345c:	bf00      	nop
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	e000e100 	.word	0xe000e100
 800346c:	e000ed00 	.word	0xe000ed00

08003470 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003470:	b480      	push	{r7}
 8003472:	b089      	sub	sp, #36	@ 0x24
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f003 0307 	and.w	r3, r3, #7
 8003482:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	f1c3 0307 	rsb	r3, r3, #7
 800348a:	2b04      	cmp	r3, #4
 800348c:	bf28      	it	cs
 800348e:	2304      	movcs	r3, #4
 8003490:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	3304      	adds	r3, #4
 8003496:	2b06      	cmp	r3, #6
 8003498:	d902      	bls.n	80034a0 <NVIC_EncodePriority+0x30>
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3b03      	subs	r3, #3
 800349e:	e000      	b.n	80034a2 <NVIC_EncodePriority+0x32>
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80034a8:	69bb      	ldr	r3, [r7, #24]
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43da      	mvns	r2, r3
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	401a      	ands	r2, r3
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	fa01 f303 	lsl.w	r3, r1, r3
 80034c2:	43d9      	mvns	r1, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	4313      	orrs	r3, r2
         );
}
 80034ca:	4618      	mov	r0, r3
 80034cc:	3724      	adds	r7, #36	@ 0x24
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
	...

080034d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3b01      	subs	r3, #1
 80034e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80034e8:	d301      	bcc.n	80034ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ea:	2301      	movs	r3, #1
 80034ec:	e00f      	b.n	800350e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003518 <SysTick_Config+0x40>)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	3b01      	subs	r3, #1
 80034f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034f6:	210f      	movs	r1, #15
 80034f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80034fc:	f7ff ff8e 	bl	800341c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003500:	4b05      	ldr	r3, [pc, #20]	@ (8003518 <SysTick_Config+0x40>)
 8003502:	2200      	movs	r2, #0
 8003504:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003506:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <SysTick_Config+0x40>)
 8003508:	2207      	movs	r2, #7
 800350a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	e000e010 	.word	0xe000e010

0800351c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff29 	bl	800337c <__NVIC_SetPriorityGrouping>
}
 800352a:	bf00      	nop
 800352c:	3708      	adds	r7, #8
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003532:	b580      	push	{r7, lr}
 8003534:	b086      	sub	sp, #24
 8003536:	af00      	add	r7, sp, #0
 8003538:	4603      	mov	r3, r0
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
 800353e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003540:	2300      	movs	r3, #0
 8003542:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003544:	f7ff ff3e 	bl	80033c4 <__NVIC_GetPriorityGrouping>
 8003548:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68b9      	ldr	r1, [r7, #8]
 800354e:	6978      	ldr	r0, [r7, #20]
 8003550:	f7ff ff8e 	bl	8003470 <NVIC_EncodePriority>
 8003554:	4602      	mov	r2, r0
 8003556:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800355a:	4611      	mov	r1, r2
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff ff5d 	bl	800341c <__NVIC_SetPriority>
}
 8003562:	bf00      	nop
 8003564:	3718      	adds	r7, #24
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	4603      	mov	r3, r0
 8003572:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003574:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff ff31 	bl	80033e0 <__NVIC_EnableIRQ>
}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}

08003586 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b082      	sub	sp, #8
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff ffa2 	bl	80034d8 <SysTick_Config>
 8003594:	4603      	mov	r3, r0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
	...

080035a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b089      	sub	sp, #36	@ 0x24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80035aa:	2300      	movs	r3, #0
 80035ac:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80035ae:	2300      	movs	r3, #0
 80035b0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80035b2:	2300      	movs	r3, #0
 80035b4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80035b6:	2300      	movs	r3, #0
 80035b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80035ba:	2300      	movs	r3, #0
 80035bc:	61fb      	str	r3, [r7, #28]
 80035be:	e169      	b.n	8003894 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80035c0:	2201      	movs	r2, #1
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	697a      	ldr	r2, [r7, #20]
 80035d0:	4013      	ands	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	429a      	cmp	r2, r3
 80035da:	f040 8158 	bne.w	800388e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f003 0303 	and.w	r3, r3, #3
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d005      	beq.n	80035f6 <HAL_GPIO_Init+0x56>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d130      	bne.n	8003658 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	2203      	movs	r2, #3
 8003602:	fa02 f303 	lsl.w	r3, r2, r3
 8003606:	43db      	mvns	r3, r3
 8003608:	69ba      	ldr	r2, [r7, #24]
 800360a:	4013      	ands	r3, r2
 800360c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	68da      	ldr	r2, [r3, #12]
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	005b      	lsls	r3, r3, #1
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	69ba      	ldr	r2, [r7, #24]
 800361c:	4313      	orrs	r3, r2
 800361e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800362c:	2201      	movs	r2, #1
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	091b      	lsrs	r3, r3, #4
 8003642:	f003 0201 	and.w	r2, r3, #1
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	fa02 f303 	lsl.w	r3, r2, r3
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	4313      	orrs	r3, r2
 8003650:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	f003 0303 	and.w	r3, r3, #3
 8003660:	2b03      	cmp	r3, #3
 8003662:	d017      	beq.n	8003694 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	2203      	movs	r2, #3
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	43db      	mvns	r3, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4013      	ands	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	fa02 f303 	lsl.w	r3, r2, r3
 8003688:	69ba      	ldr	r2, [r7, #24]
 800368a:	4313      	orrs	r3, r2
 800368c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f003 0303 	and.w	r3, r3, #3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d123      	bne.n	80036e8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	08da      	lsrs	r2, r3, #3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	3208      	adds	r2, #8
 80036a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f003 0307 	and.w	r3, r3, #7
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	220f      	movs	r2, #15
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	4013      	ands	r3, r2
 80036c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	691a      	ldr	r2, [r3, #16]
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	f003 0307 	and.w	r3, r3, #7
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	08da      	lsrs	r2, r3, #3
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	3208      	adds	r2, #8
 80036e2:	69b9      	ldr	r1, [r7, #24]
 80036e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	2203      	movs	r2, #3
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	43db      	mvns	r3, r3
 80036fa:	69ba      	ldr	r2, [r7, #24]
 80036fc:	4013      	ands	r3, r2
 80036fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 0203 	and.w	r2, r3, #3
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4313      	orrs	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80b2 	beq.w	800388e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800372a:	4b60      	ldr	r3, [pc, #384]	@ (80038ac <HAL_GPIO_Init+0x30c>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800372e:	4a5f      	ldr	r2, [pc, #380]	@ (80038ac <HAL_GPIO_Init+0x30c>)
 8003730:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003734:	6453      	str	r3, [r2, #68]	@ 0x44
 8003736:	4b5d      	ldr	r3, [pc, #372]	@ (80038ac <HAL_GPIO_Init+0x30c>)
 8003738:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003742:	4a5b      	ldr	r2, [pc, #364]	@ (80038b0 <HAL_GPIO_Init+0x310>)
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	089b      	lsrs	r3, r3, #2
 8003748:	3302      	adds	r3, #2
 800374a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800374e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f003 0303 	and.w	r3, r3, #3
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	220f      	movs	r2, #15
 800375a:	fa02 f303 	lsl.w	r3, r2, r3
 800375e:	43db      	mvns	r3, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4013      	ands	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a52      	ldr	r2, [pc, #328]	@ (80038b4 <HAL_GPIO_Init+0x314>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d02b      	beq.n	80037c6 <HAL_GPIO_Init+0x226>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a51      	ldr	r2, [pc, #324]	@ (80038b8 <HAL_GPIO_Init+0x318>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d025      	beq.n	80037c2 <HAL_GPIO_Init+0x222>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a50      	ldr	r2, [pc, #320]	@ (80038bc <HAL_GPIO_Init+0x31c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d01f      	beq.n	80037be <HAL_GPIO_Init+0x21e>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a4f      	ldr	r2, [pc, #316]	@ (80038c0 <HAL_GPIO_Init+0x320>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d019      	beq.n	80037ba <HAL_GPIO_Init+0x21a>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a4e      	ldr	r2, [pc, #312]	@ (80038c4 <HAL_GPIO_Init+0x324>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d013      	beq.n	80037b6 <HAL_GPIO_Init+0x216>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a4d      	ldr	r2, [pc, #308]	@ (80038c8 <HAL_GPIO_Init+0x328>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d00d      	beq.n	80037b2 <HAL_GPIO_Init+0x212>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a4c      	ldr	r2, [pc, #304]	@ (80038cc <HAL_GPIO_Init+0x32c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d007      	beq.n	80037ae <HAL_GPIO_Init+0x20e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a4b      	ldr	r2, [pc, #300]	@ (80038d0 <HAL_GPIO_Init+0x330>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d101      	bne.n	80037aa <HAL_GPIO_Init+0x20a>
 80037a6:	2307      	movs	r3, #7
 80037a8:	e00e      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037aa:	2308      	movs	r3, #8
 80037ac:	e00c      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037ae:	2306      	movs	r3, #6
 80037b0:	e00a      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037b2:	2305      	movs	r3, #5
 80037b4:	e008      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037b6:	2304      	movs	r3, #4
 80037b8:	e006      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037ba:	2303      	movs	r3, #3
 80037bc:	e004      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037be:	2302      	movs	r3, #2
 80037c0:	e002      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <HAL_GPIO_Init+0x228>
 80037c6:	2300      	movs	r3, #0
 80037c8:	69fa      	ldr	r2, [r7, #28]
 80037ca:	f002 0203 	and.w	r2, r2, #3
 80037ce:	0092      	lsls	r2, r2, #2
 80037d0:	4093      	lsls	r3, r2
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80037d8:	4935      	ldr	r1, [pc, #212]	@ (80038b0 <HAL_GPIO_Init+0x310>)
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	089b      	lsrs	r3, r3, #2
 80037de:	3302      	adds	r3, #2
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037e6:	4b3b      	ldr	r3, [pc, #236]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	43db      	mvns	r3, r3
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	4013      	ands	r3, r2
 80037f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d003      	beq.n	800380a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	4313      	orrs	r3, r2
 8003808:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800380a:	4a32      	ldr	r2, [pc, #200]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 800380c:	69bb      	ldr	r3, [r7, #24]
 800380e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003810:	4b30      	ldr	r3, [pc, #192]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	43db      	mvns	r3, r3
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	4013      	ands	r3, r2
 800381e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d003      	beq.n	8003834 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003834:	4a27      	ldr	r2, [pc, #156]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800383a:	4b26      	ldr	r3, [pc, #152]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	43db      	mvns	r3, r3
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	4013      	ands	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	4313      	orrs	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800385e:	4a1d      	ldr	r2, [pc, #116]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003864:	4b1b      	ldr	r3, [pc, #108]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	43db      	mvns	r3, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4013      	ands	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800387c:	2b00      	cmp	r3, #0
 800387e:	d003      	beq.n	8003888 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	4313      	orrs	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003888:	4a12      	ldr	r2, [pc, #72]	@ (80038d4 <HAL_GPIO_Init+0x334>)
 800388a:	69bb      	ldr	r3, [r7, #24]
 800388c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	3301      	adds	r3, #1
 8003892:	61fb      	str	r3, [r7, #28]
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	2b0f      	cmp	r3, #15
 8003898:	f67f ae92 	bls.w	80035c0 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800389c:	bf00      	nop
 800389e:	bf00      	nop
 80038a0:	3724      	adds	r7, #36	@ 0x24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	40023800 	.word	0x40023800
 80038b0:	40013800 	.word	0x40013800
 80038b4:	40020000 	.word	0x40020000
 80038b8:	40020400 	.word	0x40020400
 80038bc:	40020800 	.word	0x40020800
 80038c0:	40020c00 	.word	0x40020c00
 80038c4:	40021000 	.word	0x40021000
 80038c8:	40021400 	.word	0x40021400
 80038cc:	40021800 	.word	0x40021800
 80038d0:	40021c00 	.word	0x40021c00
 80038d4:	40013c00 	.word	0x40013c00

080038d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	460b      	mov	r3, r1
 80038e2:	807b      	strh	r3, [r7, #2]
 80038e4:	4613      	mov	r3, r2
 80038e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80038e8:	787b      	ldrb	r3, [r7, #1]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038ee:	887a      	ldrh	r2, [r7, #2]
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80038f4:	e003      	b.n	80038fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80038f6:	887b      	ldrh	r3, [r7, #2]
 80038f8:	041a      	lsls	r2, r3, #16
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	619a      	str	r2, [r3, #24]
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
	...

0800390c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b082      	sub	sp, #8
 8003910:	af00      	add	r7, sp, #0
 8003912:	4603      	mov	r3, r0
 8003914:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003916:	4b08      	ldr	r3, [pc, #32]	@ (8003938 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003918:	695a      	ldr	r2, [r3, #20]
 800391a:	88fb      	ldrh	r3, [r7, #6]
 800391c:	4013      	ands	r3, r2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d006      	beq.n	8003930 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003922:	4a05      	ldr	r2, [pc, #20]	@ (8003938 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003924:	88fb      	ldrh	r3, [r7, #6]
 8003926:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003928:	88fb      	ldrh	r3, [r7, #6]
 800392a:	4618      	mov	r0, r3
 800392c:	f7fd fe72 	bl	8001614 <HAL_GPIO_EXTI_Callback>
  }
}
 8003930:	bf00      	nop
 8003932:	3708      	adds	r7, #8
 8003934:	46bd      	mov	sp, r7
 8003936:	bd80      	pop	{r7, pc}
 8003938:	40013c00 	.word	0x40013c00

0800393c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af02      	add	r7, sp, #8
 8003942:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e108      	b.n	8003b60 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b00      	cmp	r3, #0
 800395e:	d106      	bne.n	800396e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f007 f80d 	bl	800a988 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2203      	movs	r2, #3
 8003972:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003976:	68bb      	ldr	r3, [r7, #8]
 8003978:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800397c:	d102      	bne.n	8003984 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f003 fb68 	bl	800705e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6818      	ldr	r0, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	7c1a      	ldrb	r2, [r3, #16]
 8003996:	f88d 2000 	strb.w	r2, [sp]
 800399a:	3304      	adds	r3, #4
 800399c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800399e:	f003 fa1f 	bl	8006de0 <USB_CoreInit>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d005      	beq.n	80039b4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e0d5      	b.n	8003b60 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2100      	movs	r1, #0
 80039ba:	4618      	mov	r0, r3
 80039bc:	f003 fb60 	bl	8007080 <USB_SetCurrentMode>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d005      	beq.n	80039d2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2202      	movs	r2, #2
 80039ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e0c6      	b.n	8003b60 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80039d2:	2300      	movs	r3, #0
 80039d4:	73fb      	strb	r3, [r7, #15]
 80039d6:	e04a      	b.n	8003a6e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80039d8:	7bfa      	ldrb	r2, [r7, #15]
 80039da:	6879      	ldr	r1, [r7, #4]
 80039dc:	4613      	mov	r3, r2
 80039de:	00db      	lsls	r3, r3, #3
 80039e0:	4413      	add	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	3315      	adds	r3, #21
 80039e8:	2201      	movs	r2, #1
 80039ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80039ec:	7bfa      	ldrb	r2, [r7, #15]
 80039ee:	6879      	ldr	r1, [r7, #4]
 80039f0:	4613      	mov	r3, r2
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4413      	add	r3, r2
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	440b      	add	r3, r1
 80039fa:	3314      	adds	r3, #20
 80039fc:	7bfa      	ldrb	r2, [r7, #15]
 80039fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003a00:	7bfa      	ldrb	r2, [r7, #15]
 8003a02:	7bfb      	ldrb	r3, [r7, #15]
 8003a04:	b298      	uxth	r0, r3
 8003a06:	6879      	ldr	r1, [r7, #4]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	4413      	add	r3, r2
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	440b      	add	r3, r1
 8003a12:	332e      	adds	r3, #46	@ 0x2e
 8003a14:	4602      	mov	r2, r0
 8003a16:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003a18:	7bfa      	ldrb	r2, [r7, #15]
 8003a1a:	6879      	ldr	r1, [r7, #4]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	00db      	lsls	r3, r3, #3
 8003a20:	4413      	add	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	440b      	add	r3, r1
 8003a26:	3318      	adds	r3, #24
 8003a28:	2200      	movs	r2, #0
 8003a2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003a2c:	7bfa      	ldrb	r2, [r7, #15]
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	4613      	mov	r3, r2
 8003a32:	00db      	lsls	r3, r3, #3
 8003a34:	4413      	add	r3, r2
 8003a36:	009b      	lsls	r3, r3, #2
 8003a38:	440b      	add	r3, r1
 8003a3a:	331c      	adds	r3, #28
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003a40:	7bfa      	ldrb	r2, [r7, #15]
 8003a42:	6879      	ldr	r1, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	00db      	lsls	r3, r3, #3
 8003a48:	4413      	add	r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	440b      	add	r3, r1
 8003a4e:	3320      	adds	r3, #32
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003a54:	7bfa      	ldrb	r2, [r7, #15]
 8003a56:	6879      	ldr	r1, [r7, #4]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	00db      	lsls	r3, r3, #3
 8003a5c:	4413      	add	r3, r2
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	440b      	add	r3, r1
 8003a62:	3324      	adds	r3, #36	@ 0x24
 8003a64:	2200      	movs	r2, #0
 8003a66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a68:	7bfb      	ldrb	r3, [r7, #15]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	73fb      	strb	r3, [r7, #15]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	791b      	ldrb	r3, [r3, #4]
 8003a72:	7bfa      	ldrb	r2, [r7, #15]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d3af      	bcc.n	80039d8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003a78:	2300      	movs	r3, #0
 8003a7a:	73fb      	strb	r3, [r7, #15]
 8003a7c:	e044      	b.n	8003b08 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003a7e:	7bfa      	ldrb	r2, [r7, #15]
 8003a80:	6879      	ldr	r1, [r7, #4]
 8003a82:	4613      	mov	r3, r2
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	4413      	add	r3, r2
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	440b      	add	r3, r1
 8003a8c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003a94:	7bfa      	ldrb	r2, [r7, #15]
 8003a96:	6879      	ldr	r1, [r7, #4]
 8003a98:	4613      	mov	r3, r2
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4413      	add	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	440b      	add	r3, r1
 8003aa2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003aa6:	7bfa      	ldrb	r2, [r7, #15]
 8003aa8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003aaa:	7bfa      	ldrb	r2, [r7, #15]
 8003aac:	6879      	ldr	r1, [r7, #4]
 8003aae:	4613      	mov	r3, r2
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	4413      	add	r3, r2
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	440b      	add	r3, r1
 8003ab8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003abc:	2200      	movs	r2, #0
 8003abe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003ac0:	7bfa      	ldrb	r2, [r7, #15]
 8003ac2:	6879      	ldr	r1, [r7, #4]
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	00db      	lsls	r3, r3, #3
 8003ac8:	4413      	add	r3, r2
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	440b      	add	r3, r1
 8003ace:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003ad6:	7bfa      	ldrb	r2, [r7, #15]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	4413      	add	r3, r2
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	440b      	add	r3, r1
 8003ae4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003ae8:	2200      	movs	r2, #0
 8003aea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003aec:	7bfa      	ldrb	r2, [r7, #15]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	00db      	lsls	r3, r3, #3
 8003af4:	4413      	add	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	440b      	add	r3, r1
 8003afa:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003afe:	2200      	movs	r2, #0
 8003b00:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b02:	7bfb      	ldrb	r3, [r7, #15]
 8003b04:	3301      	adds	r3, #1
 8003b06:	73fb      	strb	r3, [r7, #15]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	791b      	ldrb	r3, [r3, #4]
 8003b0c:	7bfa      	ldrb	r2, [r7, #15]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d3b5      	bcc.n	8003a7e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6818      	ldr	r0, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	7c1a      	ldrb	r2, [r3, #16]
 8003b1a:	f88d 2000 	strb.w	r2, [sp]
 8003b1e:	3304      	adds	r3, #4
 8003b20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b22:	f003 faf9 	bl	8007118 <USB_DevInit>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d005      	beq.n	8003b38 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e013      	b.n	8003b60 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	7b1b      	ldrb	r3, [r3, #12]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d102      	bne.n	8003b54 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f001 f95c 	bl	8004e0c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f004 fb4e 	bl	80081fa <USB_DevDisconnect>

  return HAL_OK;
 8003b5e:	2300      	movs	r3, #0
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	3710      	adds	r7, #16
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bd80      	pop	{r7, pc}

08003b68 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b082      	sub	sp, #8
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d101      	bne.n	8003b7e <HAL_PCD_Start+0x16>
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	e012      	b.n	8003ba4 <HAL_PCD_Start+0x3c>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2201      	movs	r2, #1
 8003b82:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	f003 fa56 	bl	800703c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f004 fb0f 	bl	80081b8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3708      	adds	r7, #8
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003bac:	b590      	push	{r4, r7, lr}
 8003bae:	b08d      	sub	sp, #52	@ 0x34
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bba:	6a3b      	ldr	r3, [r7, #32]
 8003bbc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f004 fbcd 	bl	8008362 <USB_GetMode>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f040 84b9 	bne.w	8004542 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f004 fb31 	bl	800823c <USB_ReadInterrupts>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	f000 84af 	beq.w	8004540 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003be2:	69fb      	ldr	r3, [r7, #28]
 8003be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	0a1b      	lsrs	r3, r3, #8
 8003bec:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f004 fb1e 	bl	800823c <USB_ReadInterrupts>
 8003c00:	4603      	mov	r3, r0
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b02      	cmp	r3, #2
 8003c08:	d107      	bne.n	8003c1a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	695a      	ldr	r2, [r3, #20]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f002 0202 	and.w	r2, r2, #2
 8003c18:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f004 fb0c 	bl	800823c <USB_ReadInterrupts>
 8003c24:	4603      	mov	r3, r0
 8003c26:	f003 0310 	and.w	r3, r3, #16
 8003c2a:	2b10      	cmp	r3, #16
 8003c2c:	d161      	bne.n	8003cf2 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	699a      	ldr	r2, [r3, #24]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f022 0210 	bic.w	r2, r2, #16
 8003c3c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003c3e:	6a3b      	ldr	r3, [r7, #32]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	f003 020f 	and.w	r2, r3, #15
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	4413      	add	r3, r2
 8003c50:	009b      	lsls	r3, r3, #2
 8003c52:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	4413      	add	r3, r2
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003c64:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c68:	d124      	bne.n	8003cb4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003c6a:	69ba      	ldr	r2, [r7, #24]
 8003c6c:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d035      	beq.n	8003ce2 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	091b      	lsrs	r3, r3, #4
 8003c7e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003c80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c84:	b29b      	uxth	r3, r3
 8003c86:	461a      	mov	r2, r3
 8003c88:	6a38      	ldr	r0, [r7, #32]
 8003c8a:	f004 f943 	bl	8007f14 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	68da      	ldr	r2, [r3, #12]
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	091b      	lsrs	r3, r3, #4
 8003c96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003c9a:	441a      	add	r2, r3
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	695a      	ldr	r2, [r3, #20]
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	091b      	lsrs	r3, r3, #4
 8003ca8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cac:	441a      	add	r2, r3
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	615a      	str	r2, [r3, #20]
 8003cb2:	e016      	b.n	8003ce2 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003cba:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003cbe:	d110      	bne.n	8003ce2 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003cc6:	2208      	movs	r2, #8
 8003cc8:	4619      	mov	r1, r3
 8003cca:	6a38      	ldr	r0, [r7, #32]
 8003ccc:	f004 f922 	bl	8007f14 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	695a      	ldr	r2, [r3, #20]
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	091b      	lsrs	r3, r3, #4
 8003cd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cdc:	441a      	add	r2, r3
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	699a      	ldr	r2, [r3, #24]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f042 0210 	orr.w	r2, r2, #16
 8003cf0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f004 faa0 	bl	800823c <USB_ReadInterrupts>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d02:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d06:	f040 80a7 	bne.w	8003e58 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4618      	mov	r0, r3
 8003d14:	f004 faa5 	bl	8008262 <USB_ReadDevAllOutEpInterrupt>
 8003d18:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003d1a:	e099      	b.n	8003e50 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d1e:	f003 0301 	and.w	r3, r3, #1
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f000 808e 	beq.w	8003e44 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d2e:	b2d2      	uxtb	r2, r2
 8003d30:	4611      	mov	r1, r2
 8003d32:	4618      	mov	r0, r3
 8003d34:	f004 fac9 	bl	80082ca <USB_ReadDevOutEPInterrupt>
 8003d38:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	f003 0301 	and.w	r3, r3, #1
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00c      	beq.n	8003d5e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	015a      	lsls	r2, r3, #5
 8003d48:	69fb      	ldr	r3, [r7, #28]
 8003d4a:	4413      	add	r3, r2
 8003d4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d50:	461a      	mov	r2, r3
 8003d52:	2301      	movs	r3, #1
 8003d54:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003d56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fed1 	bl	8004b00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00c      	beq.n	8003d82 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6a:	015a      	lsls	r2, r3, #5
 8003d6c:	69fb      	ldr	r3, [r7, #28]
 8003d6e:	4413      	add	r3, r2
 8003d70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d74:	461a      	mov	r2, r3
 8003d76:	2308      	movs	r3, #8
 8003d78:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003d7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f000 ffa7 	bl	8004cd0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f003 0310 	and.w	r3, r3, #16
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d008      	beq.n	8003d9e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	015a      	lsls	r2, r3, #5
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	4413      	add	r3, r2
 8003d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d98:	461a      	mov	r2, r3
 8003d9a:	2310      	movs	r3, #16
 8003d9c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d030      	beq.n	8003e0a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003da8:	6a3b      	ldr	r3, [r7, #32]
 8003daa:	695b      	ldr	r3, [r3, #20]
 8003dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db0:	2b80      	cmp	r3, #128	@ 0x80
 8003db2:	d109      	bne.n	8003dc8 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003db4:	69fb      	ldr	r3, [r7, #28]
 8003db6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	69fa      	ldr	r2, [r7, #28]
 8003dbe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003dc6:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dca:	4613      	mov	r3, r2
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	4413      	add	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	4413      	add	r3, r2
 8003dda:	3304      	adds	r3, #4
 8003ddc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	78db      	ldrb	r3, [r3, #3]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d108      	bne.n	8003df8 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2200      	movs	r2, #0
 8003dea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	4619      	mov	r1, r3
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f006 feec 	bl	800abd0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfa:	015a      	lsls	r2, r3, #5
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	4413      	add	r3, r2
 8003e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e04:	461a      	mov	r2, r3
 8003e06:	2302      	movs	r3, #2
 8003e08:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f003 0320 	and.w	r3, r3, #32
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d008      	beq.n	8003e26 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e16:	015a      	lsls	r2, r3, #5
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e20:	461a      	mov	r2, r3
 8003e22:	2320      	movs	r3, #32
 8003e24:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d009      	beq.n	8003e44 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e32:	015a      	lsls	r2, r3, #5
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	4413      	add	r3, r2
 8003e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003e42:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e46:	3301      	adds	r3, #1
 8003e48:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4c:	085b      	lsrs	r3, r3, #1
 8003e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f47f af62 	bne.w	8003d1c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f004 f9ed 	bl	800823c <USB_ReadInterrupts>
 8003e62:	4603      	mov	r3, r0
 8003e64:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e68:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003e6c:	f040 80db 	bne.w	8004026 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4618      	mov	r0, r3
 8003e76:	f004 fa0e 	bl	8008296 <USB_ReadDevAllInEpInterrupt>
 8003e7a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003e80:	e0cd      	b.n	800401e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e84:	f003 0301 	and.w	r3, r3, #1
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f000 80c2 	beq.w	8004012 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e94:	b2d2      	uxtb	r2, r2
 8003e96:	4611      	mov	r1, r2
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f004 fa34 	bl	8008306 <USB_ReadDevInEPInterrupt>
 8003e9e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d057      	beq.n	8003f5a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ebe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	69f9      	ldr	r1, [r7, #28]
 8003ec6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003eca:	4013      	ands	r3, r2
 8003ecc:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eda:	461a      	mov	r2, r3
 8003edc:	2301      	movs	r3, #1
 8003ede:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	799b      	ldrb	r3, [r3, #6]
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d132      	bne.n	8003f4e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003ee8:	6879      	ldr	r1, [r7, #4]
 8003eea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eec:	4613      	mov	r3, r2
 8003eee:	00db      	lsls	r3, r3, #3
 8003ef0:	4413      	add	r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	3320      	adds	r3, #32
 8003ef8:	6819      	ldr	r1, [r3, #0]
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003efe:	4613      	mov	r3, r2
 8003f00:	00db      	lsls	r3, r3, #3
 8003f02:	4413      	add	r3, r2
 8003f04:	009b      	lsls	r3, r3, #2
 8003f06:	4403      	add	r3, r0
 8003f08:	331c      	adds	r3, #28
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4419      	add	r1, r3
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f12:	4613      	mov	r3, r2
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4413      	add	r3, r2
 8003f18:	009b      	lsls	r3, r3, #2
 8003f1a:	4403      	add	r3, r0
 8003f1c:	3320      	adds	r3, #32
 8003f1e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d113      	bne.n	8003f4e <HAL_PCD_IRQHandler+0x3a2>
 8003f26:	6879      	ldr	r1, [r7, #4]
 8003f28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	00db      	lsls	r3, r3, #3
 8003f2e:	4413      	add	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	3324      	adds	r3, #36	@ 0x24
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d108      	bne.n	8003f4e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6818      	ldr	r0, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f46:	461a      	mov	r2, r3
 8003f48:	2101      	movs	r1, #1
 8003f4a:	f004 fa3d 	bl	80083c8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	4619      	mov	r1, r3
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	f006 fdb6 	bl	800aac6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	f003 0308 	and.w	r3, r3, #8
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d008      	beq.n	8003f76 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f66:	015a      	lsls	r2, r3, #5
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	4413      	add	r3, r2
 8003f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f70:	461a      	mov	r2, r3
 8003f72:	2308      	movs	r3, #8
 8003f74:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003f76:	693b      	ldr	r3, [r7, #16]
 8003f78:	f003 0310 	and.w	r3, r3, #16
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f82:	015a      	lsls	r2, r3, #5
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	4413      	add	r3, r2
 8003f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	2310      	movs	r3, #16
 8003f90:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d008      	beq.n	8003fae <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9e:	015a      	lsls	r2, r3, #5
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	4413      	add	r3, r2
 8003fa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fa8:	461a      	mov	r2, r3
 8003faa:	2340      	movs	r3, #64	@ 0x40
 8003fac:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	f003 0302 	and.w	r3, r3, #2
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d023      	beq.n	8004000 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003fb8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003fba:	6a38      	ldr	r0, [r7, #32]
 8003fbc:	f003 fa1c 	bl	80073f8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003fc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	00db      	lsls	r3, r3, #3
 8003fc6:	4413      	add	r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	3310      	adds	r3, #16
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	4413      	add	r3, r2
 8003fd0:	3304      	adds	r3, #4
 8003fd2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	78db      	ldrb	r3, [r3, #3]
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d108      	bne.n	8003fee <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	4619      	mov	r1, r3
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f006 fe03 	bl	800abf4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff0:	015a      	lsls	r2, r3, #5
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	2302      	movs	r3, #2
 8003ffe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800400a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800400c:	6878      	ldr	r0, [r7, #4]
 800400e:	f000 fcea 	bl	80049e6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004014:	3301      	adds	r3, #1
 8004016:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800401a:	085b      	lsrs	r3, r3, #1
 800401c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800401e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004020:	2b00      	cmp	r3, #0
 8004022:	f47f af2e 	bne.w	8003e82 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4618      	mov	r0, r3
 800402c:	f004 f906 	bl	800823c <USB_ReadInterrupts>
 8004030:	4603      	mov	r3, r0
 8004032:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004036:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800403a:	d122      	bne.n	8004082 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800403c:	69fb      	ldr	r3, [r7, #28]
 800403e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	69fa      	ldr	r2, [r7, #28]
 8004046:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800404a:	f023 0301 	bic.w	r3, r3, #1
 800404e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004056:	2b01      	cmp	r3, #1
 8004058:	d108      	bne.n	800406c <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004062:	2100      	movs	r1, #0
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f006 ff81 	bl	800af6c <HAL_PCDEx_LPM_Callback>
 800406a:	e002      	b.n	8004072 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f006 fda1 	bl	800abb4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	695a      	ldr	r2, [r3, #20]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004080:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4618      	mov	r0, r3
 8004088:	f004 f8d8 	bl	800823c <USB_ReadInterrupts>
 800408c:	4603      	mov	r3, r0
 800408e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004092:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004096:	d112      	bne.n	80040be <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d102      	bne.n	80040ae <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f006 fd5d 	bl	800ab68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	695a      	ldr	r2, [r3, #20]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80040bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f004 f8ba 	bl	800823c <USB_ReadInterrupts>
 80040c8:	4603      	mov	r3, r0
 80040ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040d2:	d121      	bne.n	8004118 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	695a      	ldr	r2, [r3, #20]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80040e2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d111      	bne.n	8004112 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fc:	089b      	lsrs	r3, r3, #2
 80040fe:	f003 020f 	and.w	r2, r3, #15
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004108:	2101      	movs	r1, #1
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f006 ff2e 	bl	800af6c <HAL_PCDEx_LPM_Callback>
 8004110:	e002      	b.n	8004118 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f006 fd28 	bl	800ab68 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f004 f88d 	bl	800823c <USB_ReadInterrupts>
 8004122:	4603      	mov	r3, r0
 8004124:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004128:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800412c:	f040 80b7 	bne.w	800429e <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	69fa      	ldr	r2, [r7, #28]
 800413a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800413e:	f023 0301 	bic.w	r3, r3, #1
 8004142:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2110      	movs	r1, #16
 800414a:	4618      	mov	r0, r3
 800414c:	f003 f954 	bl	80073f8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004150:	2300      	movs	r3, #0
 8004152:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004154:	e046      	b.n	80041e4 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004158:	015a      	lsls	r2, r3, #5
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	4413      	add	r3, r2
 800415e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004162:	461a      	mov	r2, r3
 8004164:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004168:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800416a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800416c:	015a      	lsls	r2, r3, #5
 800416e:	69fb      	ldr	r3, [r7, #28]
 8004170:	4413      	add	r3, r2
 8004172:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800417a:	0151      	lsls	r1, r2, #5
 800417c:	69fa      	ldr	r2, [r7, #28]
 800417e:	440a      	add	r2, r1
 8004180:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004184:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004188:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800418a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800418c:	015a      	lsls	r2, r3, #5
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	4413      	add	r3, r2
 8004192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004196:	461a      	mov	r2, r3
 8004198:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800419c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800419e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041a0:	015a      	lsls	r2, r3, #5
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	4413      	add	r3, r2
 80041a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041ae:	0151      	lsls	r1, r2, #5
 80041b0:	69fa      	ldr	r2, [r7, #28]
 80041b2:	440a      	add	r2, r1
 80041b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80041b8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80041bc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80041be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041c0:	015a      	lsls	r2, r3, #5
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	4413      	add	r3, r2
 80041c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041ce:	0151      	lsls	r1, r2, #5
 80041d0:	69fa      	ldr	r2, [r7, #28]
 80041d2:	440a      	add	r2, r1
 80041d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80041d8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80041dc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041e0:	3301      	adds	r3, #1
 80041e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	791b      	ldrb	r3, [r3, #4]
 80041e8:	461a      	mov	r2, r3
 80041ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d3b2      	bcc.n	8004156 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041f6:	69db      	ldr	r3, [r3, #28]
 80041f8:	69fa      	ldr	r2, [r7, #28]
 80041fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041fe:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004202:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	7bdb      	ldrb	r3, [r3, #15]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d016      	beq.n	800423a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800420c:	69fb      	ldr	r3, [r7, #28]
 800420e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004212:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004216:	69fa      	ldr	r2, [r7, #28]
 8004218:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800421c:	f043 030b 	orr.w	r3, r3, #11
 8004220:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004224:	69fb      	ldr	r3, [r7, #28]
 8004226:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800422a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422c:	69fa      	ldr	r2, [r7, #28]
 800422e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004232:	f043 030b 	orr.w	r3, r3, #11
 8004236:	6453      	str	r3, [r2, #68]	@ 0x44
 8004238:	e015      	b.n	8004266 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004240:	695a      	ldr	r2, [r3, #20]
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004248:	4619      	mov	r1, r3
 800424a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800424e:	4313      	orrs	r3, r2
 8004250:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	69fa      	ldr	r2, [r7, #28]
 800425c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004260:	f043 030b 	orr.w	r3, r3, #11
 8004264:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	69fa      	ldr	r2, [r7, #28]
 8004270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004274:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004278:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6818      	ldr	r0, [r3, #0]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004288:	461a      	mov	r2, r3
 800428a:	f004 f89d 	bl	80083c8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	695a      	ldr	r2, [r3, #20]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800429c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4618      	mov	r0, r3
 80042a4:	f003 ffca 	bl	800823c <USB_ReadInterrupts>
 80042a8:	4603      	mov	r3, r0
 80042aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042b2:	d123      	bne.n	80042fc <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f004 f861 	bl	8008380 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f003 f911 	bl	80074ea <USB_GetDevSpeed>
 80042c8:	4603      	mov	r3, r0
 80042ca:	461a      	mov	r2, r3
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681c      	ldr	r4, [r3, #0]
 80042d4:	f001 fab2 	bl	800583c <HAL_RCC_GetHCLKFreq>
 80042d8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80042de:	461a      	mov	r2, r3
 80042e0:	4620      	mov	r0, r4
 80042e2:	f002 fe09 	bl	8006ef8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f006 fc15 	bl	800ab16 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695a      	ldr	r2, [r3, #20]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80042fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f003 ff9b 	bl	800823c <USB_ReadInterrupts>
 8004306:	4603      	mov	r3, r0
 8004308:	f003 0308 	and.w	r3, r3, #8
 800430c:	2b08      	cmp	r3, #8
 800430e:	d10a      	bne.n	8004326 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f006 fbf2 	bl	800aafa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695a      	ldr	r2, [r3, #20]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f002 0208 	and.w	r2, r2, #8
 8004324:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4618      	mov	r0, r3
 800432c:	f003 ff86 	bl	800823c <USB_ReadInterrupts>
 8004330:	4603      	mov	r3, r0
 8004332:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004336:	2b80      	cmp	r3, #128	@ 0x80
 8004338:	d123      	bne.n	8004382 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800433a:	6a3b      	ldr	r3, [r7, #32]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004342:	6a3b      	ldr	r3, [r7, #32]
 8004344:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004346:	2301      	movs	r3, #1
 8004348:	627b      	str	r3, [r7, #36]	@ 0x24
 800434a:	e014      	b.n	8004376 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800434c:	6879      	ldr	r1, [r7, #4]
 800434e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004350:	4613      	mov	r3, r2
 8004352:	00db      	lsls	r3, r3, #3
 8004354:	4413      	add	r3, r2
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	440b      	add	r3, r1
 800435a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800435e:	781b      	ldrb	r3, [r3, #0]
 8004360:	2b01      	cmp	r3, #1
 8004362:	d105      	bne.n	8004370 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004364:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004366:	b2db      	uxtb	r3, r3
 8004368:	4619      	mov	r1, r3
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 fb0a 	bl	8004984 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004372:	3301      	adds	r3, #1
 8004374:	627b      	str	r3, [r7, #36]	@ 0x24
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	791b      	ldrb	r3, [r3, #4]
 800437a:	461a      	mov	r2, r3
 800437c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437e:	4293      	cmp	r3, r2
 8004380:	d3e4      	bcc.n	800434c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	4618      	mov	r0, r3
 8004388:	f003 ff58 	bl	800823c <USB_ReadInterrupts>
 800438c:	4603      	mov	r3, r0
 800438e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004396:	d13c      	bne.n	8004412 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004398:	2301      	movs	r3, #1
 800439a:	627b      	str	r3, [r7, #36]	@ 0x24
 800439c:	e02b      	b.n	80043f6 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800439e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043a0:	015a      	lsls	r2, r3, #5
 80043a2:	69fb      	ldr	r3, [r7, #28]
 80043a4:	4413      	add	r3, r2
 80043a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043ae:	6879      	ldr	r1, [r7, #4]
 80043b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b2:	4613      	mov	r3, r2
 80043b4:	00db      	lsls	r3, r3, #3
 80043b6:	4413      	add	r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	440b      	add	r3, r1
 80043bc:	3318      	adds	r3, #24
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d115      	bne.n	80043f0 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80043c4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	da12      	bge.n	80043f0 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ce:	4613      	mov	r3, r2
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	3317      	adds	r3, #23
 80043da:	2201      	movs	r2, #1
 80043dc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80043de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	4619      	mov	r1, r3
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 faca 	bl	8004984 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f2:	3301      	adds	r3, #1
 80043f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	791b      	ldrb	r3, [r3, #4]
 80043fa:	461a      	mov	r2, r3
 80043fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fe:	4293      	cmp	r3, r2
 8004400:	d3cd      	bcc.n	800439e <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	695a      	ldr	r2, [r3, #20]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004410:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4618      	mov	r0, r3
 8004418:	f003 ff10 	bl	800823c <USB_ReadInterrupts>
 800441c:	4603      	mov	r3, r0
 800441e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004422:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004426:	d156      	bne.n	80044d6 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004428:	2301      	movs	r3, #1
 800442a:	627b      	str	r3, [r7, #36]	@ 0x24
 800442c:	e045      	b.n	80044ba <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	015a      	lsls	r2, r3, #5
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	4413      	add	r3, r2
 8004436:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004442:	4613      	mov	r3, r2
 8004444:	00db      	lsls	r3, r3, #3
 8004446:	4413      	add	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d12e      	bne.n	80044b4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004456:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004458:	2b00      	cmp	r3, #0
 800445a:	da2b      	bge.n	80044b4 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	0c1a      	lsrs	r2, r3, #16
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004466:	4053      	eors	r3, r2
 8004468:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800446c:	2b00      	cmp	r3, #0
 800446e:	d121      	bne.n	80044b4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004470:	6879      	ldr	r1, [r7, #4]
 8004472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004474:	4613      	mov	r3, r2
 8004476:	00db      	lsls	r3, r3, #3
 8004478:	4413      	add	r3, r2
 800447a:	009b      	lsls	r3, r3, #2
 800447c:	440b      	add	r3, r1
 800447e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004482:	2201      	movs	r2, #1
 8004484:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004486:	6a3b      	ldr	r3, [r7, #32]
 8004488:	699b      	ldr	r3, [r3, #24]
 800448a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800448e:	6a3b      	ldr	r3, [r7, #32]
 8004490:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	695b      	ldr	r3, [r3, #20]
 8004496:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10a      	bne.n	80044b4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800449e:	69fb      	ldr	r3, [r7, #28]
 80044a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	69fa      	ldr	r2, [r7, #28]
 80044a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80044b0:	6053      	str	r3, [r2, #4]
            break;
 80044b2:	e008      	b.n	80044c6 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b6:	3301      	adds	r3, #1
 80044b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	791b      	ldrb	r3, [r3, #4]
 80044be:	461a      	mov	r2, r3
 80044c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d3b3      	bcc.n	800442e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695a      	ldr	r2, [r3, #20]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80044d4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4618      	mov	r0, r3
 80044dc:	f003 feae 	bl	800823c <USB_ReadInterrupts>
 80044e0:	4603      	mov	r3, r0
 80044e2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80044e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044ea:	d10a      	bne.n	8004502 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f006 fb93 	bl	800ac18 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	695a      	ldr	r2, [r3, #20]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004500:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4618      	mov	r0, r3
 8004508:	f003 fe98 	bl	800823c <USB_ReadInterrupts>
 800450c:	4603      	mov	r3, r0
 800450e:	f003 0304 	and.w	r3, r3, #4
 8004512:	2b04      	cmp	r3, #4
 8004514:	d115      	bne.n	8004542 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800451e:	69bb      	ldr	r3, [r7, #24]
 8004520:	f003 0304 	and.w	r3, r3, #4
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004528:	6878      	ldr	r0, [r7, #4]
 800452a:	f006 fb83 	bl	800ac34 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	6859      	ldr	r1, [r3, #4]
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	69ba      	ldr	r2, [r7, #24]
 800453a:	430a      	orrs	r2, r1
 800453c:	605a      	str	r2, [r3, #4]
 800453e:	e000      	b.n	8004542 <HAL_PCD_IRQHandler+0x996>
      return;
 8004540:	bf00      	nop
    }
  }
}
 8004542:	3734      	adds	r7, #52	@ 0x34
 8004544:	46bd      	mov	sp, r7
 8004546:	bd90      	pop	{r4, r7, pc}

08004548 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b082      	sub	sp, #8
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	460b      	mov	r3, r1
 8004552:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800455a:	2b01      	cmp	r3, #1
 800455c:	d101      	bne.n	8004562 <HAL_PCD_SetAddress+0x1a>
 800455e:	2302      	movs	r3, #2
 8004560:	e012      	b.n	8004588 <HAL_PCD_SetAddress+0x40>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2201      	movs	r2, #1
 8004566:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	78fa      	ldrb	r2, [r7, #3]
 800456e:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	78fa      	ldrb	r2, [r7, #3]
 8004576:	4611      	mov	r1, r2
 8004578:	4618      	mov	r0, r3
 800457a:	f003 fdf7 	bl	800816c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3708      	adds	r7, #8
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	4608      	mov	r0, r1
 800459a:	4611      	mov	r1, r2
 800459c:	461a      	mov	r2, r3
 800459e:	4603      	mov	r3, r0
 80045a0:	70fb      	strb	r3, [r7, #3]
 80045a2:	460b      	mov	r3, r1
 80045a4:	803b      	strh	r3, [r7, #0]
 80045a6:	4613      	mov	r3, r2
 80045a8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80045ae:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	da0f      	bge.n	80045d6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045b6:	78fb      	ldrb	r3, [r7, #3]
 80045b8:	f003 020f 	and.w	r2, r3, #15
 80045bc:	4613      	mov	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	4413      	add	r3, r2
 80045c2:	009b      	lsls	r3, r3, #2
 80045c4:	3310      	adds	r3, #16
 80045c6:	687a      	ldr	r2, [r7, #4]
 80045c8:	4413      	add	r3, r2
 80045ca:	3304      	adds	r3, #4
 80045cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2201      	movs	r2, #1
 80045d2:	705a      	strb	r2, [r3, #1]
 80045d4:	e00f      	b.n	80045f6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80045d6:	78fb      	ldrb	r3, [r7, #3]
 80045d8:	f003 020f 	and.w	r2, r3, #15
 80045dc:	4613      	mov	r3, r2
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	4413      	add	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80045e8:	687a      	ldr	r2, [r7, #4]
 80045ea:	4413      	add	r3, r2
 80045ec:	3304      	adds	r3, #4
 80045ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80045f6:	78fb      	ldrb	r3, [r7, #3]
 80045f8:	f003 030f 	and.w	r3, r3, #15
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004602:	883b      	ldrh	r3, [r7, #0]
 8004604:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	78ba      	ldrb	r2, [r7, #2]
 8004610:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	785b      	ldrb	r3, [r3, #1]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d004      	beq.n	8004624 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004624:	78bb      	ldrb	r3, [r7, #2]
 8004626:	2b02      	cmp	r3, #2
 8004628:	d102      	bne.n	8004630 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	2200      	movs	r2, #0
 800462e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004636:	2b01      	cmp	r3, #1
 8004638:	d101      	bne.n	800463e <HAL_PCD_EP_Open+0xae>
 800463a:	2302      	movs	r3, #2
 800463c:	e00e      	b.n	800465c <HAL_PCD_EP_Open+0xcc>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	68f9      	ldr	r1, [r7, #12]
 800464c:	4618      	mov	r0, r3
 800464e:	f002 ff71 	bl	8007534 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800465a:	7afb      	ldrb	r3, [r7, #11]
}
 800465c:	4618      	mov	r0, r3
 800465e:	3710      	adds	r7, #16
 8004660:	46bd      	mov	sp, r7
 8004662:	bd80      	pop	{r7, pc}

08004664 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	460b      	mov	r3, r1
 800466e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004670:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004674:	2b00      	cmp	r3, #0
 8004676:	da0f      	bge.n	8004698 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004678:	78fb      	ldrb	r3, [r7, #3]
 800467a:	f003 020f 	and.w	r2, r3, #15
 800467e:	4613      	mov	r3, r2
 8004680:	00db      	lsls	r3, r3, #3
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	3310      	adds	r3, #16
 8004688:	687a      	ldr	r2, [r7, #4]
 800468a:	4413      	add	r3, r2
 800468c:	3304      	adds	r3, #4
 800468e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2201      	movs	r2, #1
 8004694:	705a      	strb	r2, [r3, #1]
 8004696:	e00f      	b.n	80046b8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004698:	78fb      	ldrb	r3, [r7, #3]
 800469a:	f003 020f 	and.w	r2, r3, #15
 800469e:	4613      	mov	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	4413      	add	r3, r2
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	4413      	add	r3, r2
 80046ae:	3304      	adds	r3, #4
 80046b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80046b8:	78fb      	ldrb	r3, [r7, #3]
 80046ba:	f003 030f 	and.w	r3, r3, #15
 80046be:	b2da      	uxtb	r2, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d101      	bne.n	80046d2 <HAL_PCD_EP_Close+0x6e>
 80046ce:	2302      	movs	r3, #2
 80046d0:	e00e      	b.n	80046f0 <HAL_PCD_EP_Close+0x8c>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68f9      	ldr	r1, [r7, #12]
 80046e0:	4618      	mov	r0, r3
 80046e2:	f002 ffaf 	bl	8007644 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80046ee:	2300      	movs	r3, #0
}
 80046f0:	4618      	mov	r0, r3
 80046f2:	3710      	adds	r7, #16
 80046f4:	46bd      	mov	sp, r7
 80046f6:	bd80      	pop	{r7, pc}

080046f8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b086      	sub	sp, #24
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	607a      	str	r2, [r7, #4]
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	460b      	mov	r3, r1
 8004706:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004708:	7afb      	ldrb	r3, [r7, #11]
 800470a:	f003 020f 	and.w	r2, r3, #15
 800470e:	4613      	mov	r3, r2
 8004710:	00db      	lsls	r3, r3, #3
 8004712:	4413      	add	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800471a:	68fa      	ldr	r2, [r7, #12]
 800471c:	4413      	add	r3, r2
 800471e:	3304      	adds	r3, #4
 8004720:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2200      	movs	r2, #0
 8004732:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	2200      	movs	r2, #0
 8004738:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800473a:	7afb      	ldrb	r3, [r7, #11]
 800473c:	f003 030f 	and.w	r3, r3, #15
 8004740:	b2da      	uxtb	r2, r3
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	799b      	ldrb	r3, [r3, #6]
 800474a:	2b01      	cmp	r3, #1
 800474c:	d102      	bne.n	8004754 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	6818      	ldr	r0, [r3, #0]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	799b      	ldrb	r3, [r3, #6]
 800475c:	461a      	mov	r2, r3
 800475e:	6979      	ldr	r1, [r7, #20]
 8004760:	f003 f84c 	bl	80077fc <USB_EPStartXfer>

  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800476e:	b480      	push	{r7}
 8004770:	b083      	sub	sp, #12
 8004772:	af00      	add	r7, sp, #0
 8004774:	6078      	str	r0, [r7, #4]
 8004776:	460b      	mov	r3, r1
 8004778:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800477a:	78fb      	ldrb	r3, [r7, #3]
 800477c:	f003 020f 	and.w	r2, r3, #15
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	00db      	lsls	r3, r3, #3
 8004786:	4413      	add	r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004790:	681b      	ldr	r3, [r3, #0]
}
 8004792:	4618      	mov	r0, r3
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479c:	4770      	bx	lr

0800479e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800479e:	b580      	push	{r7, lr}
 80047a0:	b086      	sub	sp, #24
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	60f8      	str	r0, [r7, #12]
 80047a6:	607a      	str	r2, [r7, #4]
 80047a8:	603b      	str	r3, [r7, #0]
 80047aa:	460b      	mov	r3, r1
 80047ac:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047ae:	7afb      	ldrb	r3, [r7, #11]
 80047b0:	f003 020f 	and.w	r2, r3, #15
 80047b4:	4613      	mov	r3, r2
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	3310      	adds	r3, #16
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4413      	add	r3, r2
 80047c2:	3304      	adds	r3, #4
 80047c4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	687a      	ldr	r2, [r7, #4]
 80047ca:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	683a      	ldr	r2, [r7, #0]
 80047d0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	2200      	movs	r2, #0
 80047d6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	2201      	movs	r2, #1
 80047dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047de:	7afb      	ldrb	r3, [r7, #11]
 80047e0:	f003 030f 	and.w	r3, r3, #15
 80047e4:	b2da      	uxtb	r2, r3
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	799b      	ldrb	r3, [r3, #6]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d102      	bne.n	80047f8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6818      	ldr	r0, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	799b      	ldrb	r3, [r3, #6]
 8004800:	461a      	mov	r2, r3
 8004802:	6979      	ldr	r1, [r7, #20]
 8004804:	f002 fffa 	bl	80077fc <USB_EPStartXfer>

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3718      	adds	r7, #24
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b084      	sub	sp, #16
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
 800481a:	460b      	mov	r3, r1
 800481c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800481e:	78fb      	ldrb	r3, [r7, #3]
 8004820:	f003 030f 	and.w	r3, r3, #15
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	7912      	ldrb	r2, [r2, #4]
 8004828:	4293      	cmp	r3, r2
 800482a:	d901      	bls.n	8004830 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800482c:	2301      	movs	r3, #1
 800482e:	e04f      	b.n	80048d0 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004830:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004834:	2b00      	cmp	r3, #0
 8004836:	da0f      	bge.n	8004858 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004838:	78fb      	ldrb	r3, [r7, #3]
 800483a:	f003 020f 	and.w	r2, r3, #15
 800483e:	4613      	mov	r3, r2
 8004840:	00db      	lsls	r3, r3, #3
 8004842:	4413      	add	r3, r2
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	3310      	adds	r3, #16
 8004848:	687a      	ldr	r2, [r7, #4]
 800484a:	4413      	add	r3, r2
 800484c:	3304      	adds	r3, #4
 800484e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	2201      	movs	r2, #1
 8004854:	705a      	strb	r2, [r3, #1]
 8004856:	e00d      	b.n	8004874 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004858:	78fa      	ldrb	r2, [r7, #3]
 800485a:	4613      	mov	r3, r2
 800485c:	00db      	lsls	r3, r3, #3
 800485e:	4413      	add	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	4413      	add	r3, r2
 800486a:	3304      	adds	r3, #4
 800486c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2201      	movs	r2, #1
 8004878:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800487a:	78fb      	ldrb	r3, [r7, #3]
 800487c:	f003 030f 	and.w	r3, r3, #15
 8004880:	b2da      	uxtb	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800488c:	2b01      	cmp	r3, #1
 800488e:	d101      	bne.n	8004894 <HAL_PCD_EP_SetStall+0x82>
 8004890:	2302      	movs	r3, #2
 8004892:	e01d      	b.n	80048d0 <HAL_PCD_EP_SetStall+0xbe>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	68f9      	ldr	r1, [r7, #12]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f003 fb8e 	bl	8007fc4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80048a8:	78fb      	ldrb	r3, [r7, #3]
 80048aa:	f003 030f 	and.w	r3, r3, #15
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d109      	bne.n	80048c6 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6818      	ldr	r0, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	7999      	ldrb	r1, [r3, #6]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048c0:	461a      	mov	r2, r3
 80048c2:	f003 fd81 	bl	80083c8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048ce:	2300      	movs	r3, #0
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3710      	adds	r7, #16
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	460b      	mov	r3, r1
 80048e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80048e4:	78fb      	ldrb	r3, [r7, #3]
 80048e6:	f003 030f 	and.w	r3, r3, #15
 80048ea:	687a      	ldr	r2, [r7, #4]
 80048ec:	7912      	ldrb	r2, [r2, #4]
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d901      	bls.n	80048f6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e042      	b.n	800497c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	da0f      	bge.n	800491e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048fe:	78fb      	ldrb	r3, [r7, #3]
 8004900:	f003 020f 	and.w	r2, r3, #15
 8004904:	4613      	mov	r3, r2
 8004906:	00db      	lsls	r3, r3, #3
 8004908:	4413      	add	r3, r2
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	3310      	adds	r3, #16
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	4413      	add	r3, r2
 8004912:	3304      	adds	r3, #4
 8004914:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2201      	movs	r2, #1
 800491a:	705a      	strb	r2, [r3, #1]
 800491c:	e00f      	b.n	800493e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800491e:	78fb      	ldrb	r3, [r7, #3]
 8004920:	f003 020f 	and.w	r2, r3, #15
 8004924:	4613      	mov	r3, r2
 8004926:	00db      	lsls	r3, r3, #3
 8004928:	4413      	add	r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	4413      	add	r3, r2
 8004934:	3304      	adds	r3, #4
 8004936:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004944:	78fb      	ldrb	r3, [r7, #3]
 8004946:	f003 030f 	and.w	r3, r3, #15
 800494a:	b2da      	uxtb	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004956:	2b01      	cmp	r3, #1
 8004958:	d101      	bne.n	800495e <HAL_PCD_EP_ClrStall+0x86>
 800495a:	2302      	movs	r3, #2
 800495c:	e00e      	b.n	800497c <HAL_PCD_EP_ClrStall+0xa4>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2201      	movs	r2, #1
 8004962:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	68f9      	ldr	r1, [r7, #12]
 800496c:	4618      	mov	r0, r3
 800496e:	f003 fb97 	bl	80080a0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800497a:	2300      	movs	r3, #0
}
 800497c:	4618      	mov	r0, r3
 800497e:	3710      	adds	r7, #16
 8004980:	46bd      	mov	sp, r7
 8004982:	bd80      	pop	{r7, pc}

08004984 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b084      	sub	sp, #16
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	460b      	mov	r3, r1
 800498e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004990:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004994:	2b00      	cmp	r3, #0
 8004996:	da0c      	bge.n	80049b2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	f003 020f 	and.w	r2, r3, #15
 800499e:	4613      	mov	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	3310      	adds	r3, #16
 80049a8:	687a      	ldr	r2, [r7, #4]
 80049aa:	4413      	add	r3, r2
 80049ac:	3304      	adds	r3, #4
 80049ae:	60fb      	str	r3, [r7, #12]
 80049b0:	e00c      	b.n	80049cc <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049b2:	78fb      	ldrb	r3, [r7, #3]
 80049b4:	f003 020f 	and.w	r2, r3, #15
 80049b8:	4613      	mov	r3, r2
 80049ba:	00db      	lsls	r3, r3, #3
 80049bc:	4413      	add	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	4413      	add	r3, r2
 80049c8:	3304      	adds	r3, #4
 80049ca:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68f9      	ldr	r1, [r7, #12]
 80049d2:	4618      	mov	r0, r3
 80049d4:	f003 f9b6 	bl	8007d44 <USB_EPStopXfer>
 80049d8:	4603      	mov	r3, r0
 80049da:	72fb      	strb	r3, [r7, #11]

  return ret;
 80049dc:	7afb      	ldrb	r3, [r7, #11]
}
 80049de:	4618      	mov	r0, r3
 80049e0:	3710      	adds	r7, #16
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}

080049e6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b08a      	sub	sp, #40	@ 0x28
 80049ea:	af02      	add	r7, sp, #8
 80049ec:	6078      	str	r0, [r7, #4]
 80049ee:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80049fa:	683a      	ldr	r2, [r7, #0]
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	4413      	add	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	3310      	adds	r3, #16
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	4413      	add	r3, r2
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	695a      	ldr	r2, [r3, #20]
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d901      	bls.n	8004a1e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e06b      	b.n	8004af6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	691a      	ldr	r2, [r3, #16]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	69fa      	ldr	r2, [r7, #28]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d902      	bls.n	8004a3a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	3303      	adds	r3, #3
 8004a3e:	089b      	lsrs	r3, r3, #2
 8004a40:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a42:	e02a      	b.n	8004a9a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	691a      	ldr	r2, [r3, #16]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	69fa      	ldr	r2, [r7, #28]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d902      	bls.n	8004a60 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	3303      	adds	r3, #3
 8004a64:	089b      	lsrs	r3, r3, #2
 8004a66:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	68d9      	ldr	r1, [r3, #12]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	6978      	ldr	r0, [r7, #20]
 8004a7e:	f003 fa0b 	bl	8007e98 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	68da      	ldr	r2, [r3, #12]
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	441a      	add	r2, r3
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	695a      	ldr	r2, [r3, #20]
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	441a      	add	r2, r3
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	015a      	lsls	r2, r3, #5
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004aaa:	69ba      	ldr	r2, [r7, #24]
 8004aac:	429a      	cmp	r2, r3
 8004aae:	d809      	bhi.n	8004ac4 <PCD_WriteEmptyTxFifo+0xde>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	695a      	ldr	r2, [r3, #20]
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d203      	bcs.n	8004ac4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1bf      	bne.n	8004a44 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	691a      	ldr	r2, [r3, #16]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	695b      	ldr	r3, [r3, #20]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	d811      	bhi.n	8004af4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8004adc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ae4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	43db      	mvns	r3, r3
 8004aea:	6939      	ldr	r1, [r7, #16]
 8004aec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004af0:	4013      	ands	r3, r2
 8004af2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3720      	adds	r7, #32
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
	...

08004b00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
 8004b08:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	333c      	adds	r3, #60	@ 0x3c
 8004b18:	3304      	adds	r3, #4
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	799b      	ldrb	r3, [r3, #6]
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d17b      	bne.n	8004c2e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004b36:	693b      	ldr	r3, [r7, #16]
 8004b38:	f003 0308 	and.w	r3, r3, #8
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d015      	beq.n	8004b6c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	4a61      	ldr	r2, [pc, #388]	@ (8004cc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	f240 80b9 	bls.w	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b4a:	693b      	ldr	r3, [r7, #16]
 8004b4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f000 80b3 	beq.w	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	015a      	lsls	r2, r3, #5
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b62:	461a      	mov	r2, r3
 8004b64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b68:	6093      	str	r3, [r2, #8]
 8004b6a:	e0a7      	b.n	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004b6c:	693b      	ldr	r3, [r7, #16]
 8004b6e:	f003 0320 	and.w	r3, r3, #32
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d009      	beq.n	8004b8a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	015a      	lsls	r2, r3, #5
 8004b7a:	69bb      	ldr	r3, [r7, #24]
 8004b7c:	4413      	add	r3, r2
 8004b7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b82:	461a      	mov	r2, r3
 8004b84:	2320      	movs	r3, #32
 8004b86:	6093      	str	r3, [r2, #8]
 8004b88:	e098      	b.n	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	f040 8093 	bne.w	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	4a4b      	ldr	r2, [pc, #300]	@ (8004cc8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d90f      	bls.n	8004bbe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00a      	beq.n	8004bbe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	015a      	lsls	r2, r3, #5
 8004bac:	69bb      	ldr	r3, [r7, #24]
 8004bae:	4413      	add	r3, r2
 8004bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004bba:	6093      	str	r3, [r2, #8]
 8004bbc:	e07e      	b.n	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bcc:	687a      	ldr	r2, [r7, #4]
 8004bce:	4413      	add	r3, r2
 8004bd0:	3304      	adds	r3, #4
 8004bd2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6a1a      	ldr	r2, [r3, #32]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	0159      	lsls	r1, r3, #5
 8004bdc:	69bb      	ldr	r3, [r7, #24]
 8004bde:	440b      	add	r3, r1
 8004be0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004be4:	691b      	ldr	r3, [r3, #16]
 8004be6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bea:	1ad2      	subs	r2, r2, r3
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d114      	bne.n	8004c20 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d109      	bne.n	8004c12 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6818      	ldr	r0, [r3, #0]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c08:	461a      	mov	r2, r3
 8004c0a:	2101      	movs	r1, #1
 8004c0c:	f003 fbdc 	bl	80083c8 <USB_EP0_OutStart>
 8004c10:	e006      	b.n	8004c20 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	68da      	ldr	r2, [r3, #12]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	695b      	ldr	r3, [r3, #20]
 8004c1a:	441a      	add	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	4619      	mov	r1, r3
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f005 ff32 	bl	800aa90 <HAL_PCD_DataOutStageCallback>
 8004c2c:	e046      	b.n	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	4a26      	ldr	r2, [pc, #152]	@ (8004ccc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d124      	bne.n	8004c80 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d00a      	beq.n	8004c56 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	015a      	lsls	r2, r3, #5
 8004c44:	69bb      	ldr	r3, [r7, #24]
 8004c46:	4413      	add	r3, r2
 8004c48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c52:	6093      	str	r3, [r2, #8]
 8004c54:	e032      	b.n	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	f003 0320 	and.w	r3, r3, #32
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d008      	beq.n	8004c72 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	015a      	lsls	r2, r3, #5
 8004c64:	69bb      	ldr	r3, [r7, #24]
 8004c66:	4413      	add	r3, r2
 8004c68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c6c:	461a      	mov	r2, r3
 8004c6e:	2320      	movs	r3, #32
 8004c70:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	4619      	mov	r1, r3
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f005 ff09 	bl	800aa90 <HAL_PCD_DataOutStageCallback>
 8004c7e:	e01d      	b.n	8004cbc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d114      	bne.n	8004cb0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004c86:	6879      	ldr	r1, [r7, #4]
 8004c88:	683a      	ldr	r2, [r7, #0]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	00db      	lsls	r3, r3, #3
 8004c8e:	4413      	add	r3, r2
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	440b      	add	r3, r1
 8004c94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d108      	bne.n	8004cb0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6818      	ldr	r0, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ca8:	461a      	mov	r2, r3
 8004caa:	2100      	movs	r1, #0
 8004cac:	f003 fb8c 	bl	80083c8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	4619      	mov	r1, r3
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f005 feea 	bl	800aa90 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3720      	adds	r7, #32
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	4f54300a 	.word	0x4f54300a
 8004ccc:	4f54310a 	.word	0x4f54310a

08004cd0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b086      	sub	sp, #24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	333c      	adds	r3, #60	@ 0x3c
 8004ce8:	3304      	adds	r3, #4
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	015a      	lsls	r2, r3, #5
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	4a15      	ldr	r2, [pc, #84]	@ (8004d58 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d02:	4293      	cmp	r3, r2
 8004d04:	d90e      	bls.n	8004d24 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d009      	beq.n	8004d24 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1c:	461a      	mov	r2, r3
 8004d1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d22:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f005 fea1 	bl	800aa6c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8004d58 <PCD_EP_OutSetupPacket_int+0x88>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d90c      	bls.n	8004d4c <PCD_EP_OutSetupPacket_int+0x7c>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	799b      	ldrb	r3, [r3, #6]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d108      	bne.n	8004d4c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6818      	ldr	r0, [r3, #0]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d44:	461a      	mov	r2, r3
 8004d46:	2101      	movs	r1, #1
 8004d48:	f003 fb3e 	bl	80083c8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop
 8004d58:	4f54300a 	.word	0x4f54300a

08004d5c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b085      	sub	sp, #20
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	460b      	mov	r3, r1
 8004d66:	70fb      	strb	r3, [r7, #3]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d72:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004d74:	78fb      	ldrb	r3, [r7, #3]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d107      	bne.n	8004d8a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004d7a:	883b      	ldrh	r3, [r7, #0]
 8004d7c:	0419      	lsls	r1, r3, #16
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68ba      	ldr	r2, [r7, #8]
 8004d84:	430a      	orrs	r2, r1
 8004d86:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d88:	e028      	b.n	8004ddc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d90:	0c1b      	lsrs	r3, r3, #16
 8004d92:	68ba      	ldr	r2, [r7, #8]
 8004d94:	4413      	add	r3, r2
 8004d96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004d98:	2300      	movs	r3, #0
 8004d9a:	73fb      	strb	r3, [r7, #15]
 8004d9c:	e00d      	b.n	8004dba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	7bfb      	ldrb	r3, [r7, #15]
 8004da4:	3340      	adds	r3, #64	@ 0x40
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	4413      	add	r3, r2
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	0c1b      	lsrs	r3, r3, #16
 8004dae:	68ba      	ldr	r2, [r7, #8]
 8004db0:	4413      	add	r3, r2
 8004db2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
 8004db6:	3301      	adds	r3, #1
 8004db8:	73fb      	strb	r3, [r7, #15]
 8004dba:	7bfa      	ldrb	r2, [r7, #15]
 8004dbc:	78fb      	ldrb	r3, [r7, #3]
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d3ec      	bcc.n	8004d9e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004dc4:	883b      	ldrh	r3, [r7, #0]
 8004dc6:	0418      	lsls	r0, r3, #16
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6819      	ldr	r1, [r3, #0]
 8004dcc:	78fb      	ldrb	r3, [r7, #3]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	4302      	orrs	r2, r0
 8004dd4:	3340      	adds	r3, #64	@ 0x40
 8004dd6:	009b      	lsls	r3, r3, #2
 8004dd8:	440b      	add	r3, r1
 8004dda:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3714      	adds	r7, #20
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b083      	sub	sp, #12
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	460b      	mov	r3, r1
 8004df4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	887a      	ldrh	r2, [r7, #2]
 8004dfc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	699b      	ldr	r3, [r3, #24]
 8004e2e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004e3a:	4b05      	ldr	r3, [pc, #20]	@ (8004e50 <HAL_PCDEx_ActivateLPM+0x44>)
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	68fa      	ldr	r2, [r7, #12]
 8004e40:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr
 8004e50:	10000003 	.word	0x10000003

08004e54 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004e54:	b480      	push	{r7}
 8004e56:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e58:	4b05      	ldr	r3, [pc, #20]	@ (8004e70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a04      	ldr	r2, [pc, #16]	@ (8004e70 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e62:	6013      	str	r3, [r2, #0]
}
 8004e64:	bf00      	nop
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	40007000 	.word	0x40007000

08004e74 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e7e:	4b23      	ldr	r3, [pc, #140]	@ (8004f0c <HAL_PWREx_EnableOverDrive+0x98>)
 8004e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e82:	4a22      	ldr	r2, [pc, #136]	@ (8004f0c <HAL_PWREx_EnableOverDrive+0x98>)
 8004e84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e8a:	4b20      	ldr	r3, [pc, #128]	@ (8004f0c <HAL_PWREx_EnableOverDrive+0x98>)
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e92:	603b      	str	r3, [r7, #0]
 8004e94:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004e96:	4b1e      	ldr	r3, [pc, #120]	@ (8004f10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a1d      	ldr	r2, [pc, #116]	@ (8004f10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ea0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ea2:	f7fe fa3b 	bl	800331c <HAL_GetTick>
 8004ea6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ea8:	e009      	b.n	8004ebe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004eaa:	f7fe fa37 	bl	800331c <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004eb8:	d901      	bls.n	8004ebe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e022      	b.n	8004f04 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ebe:	4b14      	ldr	r3, [pc, #80]	@ (8004f10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ec6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eca:	d1ee      	bne.n	8004eaa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004ecc:	4b10      	ldr	r3, [pc, #64]	@ (8004f10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a0f      	ldr	r2, [pc, #60]	@ (8004f10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004ed6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ed8:	f7fe fa20 	bl	800331c <HAL_GetTick>
 8004edc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ede:	e009      	b.n	8004ef4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004ee0:	f7fe fa1c 	bl	800331c <HAL_GetTick>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	1ad3      	subs	r3, r2, r3
 8004eea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004eee:	d901      	bls.n	8004ef4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004ef0:	2303      	movs	r3, #3
 8004ef2:	e007      	b.n	8004f04 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ef4:	4b06      	ldr	r3, [pc, #24]	@ (8004f10 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004efc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004f00:	d1ee      	bne.n	8004ee0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004f02:	2300      	movs	r3, #0
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	3708      	adds	r7, #8
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	bd80      	pop	{r7, pc}
 8004f0c:	40023800 	.word	0x40023800
 8004f10:	40007000 	.word	0x40007000

08004f14 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b086      	sub	sp, #24
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d101      	bne.n	8004f2a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004f26:	2301      	movs	r3, #1
 8004f28:	e291      	b.n	800544e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0301 	and.w	r3, r3, #1
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	f000 8087 	beq.w	8005046 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004f38:	4b96      	ldr	r3, [pc, #600]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f003 030c 	and.w	r3, r3, #12
 8004f40:	2b04      	cmp	r3, #4
 8004f42:	d00c      	beq.n	8004f5e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f44:	4b93      	ldr	r3, [pc, #588]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	f003 030c 	and.w	r3, r3, #12
 8004f4c:	2b08      	cmp	r3, #8
 8004f4e:	d112      	bne.n	8004f76 <HAL_RCC_OscConfig+0x62>
 8004f50:	4b90      	ldr	r3, [pc, #576]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f58:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f5c:	d10b      	bne.n	8004f76 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f5e:	4b8d      	ldr	r3, [pc, #564]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d06c      	beq.n	8005044 <HAL_RCC_OscConfig+0x130>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d168      	bne.n	8005044 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e26b      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f7e:	d106      	bne.n	8004f8e <HAL_RCC_OscConfig+0x7a>
 8004f80:	4b84      	ldr	r3, [pc, #528]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a83      	ldr	r2, [pc, #524]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	e02e      	b.n	8004fec <HAL_RCC_OscConfig+0xd8>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10c      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x9c>
 8004f96:	4b7f      	ldr	r3, [pc, #508]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	4a7e      	ldr	r2, [pc, #504]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fa0:	6013      	str	r3, [r2, #0]
 8004fa2:	4b7c      	ldr	r3, [pc, #496]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a7b      	ldr	r2, [pc, #492]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fa8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fac:	6013      	str	r3, [r2, #0]
 8004fae:	e01d      	b.n	8004fec <HAL_RCC_OscConfig+0xd8>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	685b      	ldr	r3, [r3, #4]
 8004fb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fb8:	d10c      	bne.n	8004fd4 <HAL_RCC_OscConfig+0xc0>
 8004fba:	4b76      	ldr	r3, [pc, #472]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a75      	ldr	r2, [pc, #468]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fc0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fc4:	6013      	str	r3, [r2, #0]
 8004fc6:	4b73      	ldr	r3, [pc, #460]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a72      	ldr	r2, [pc, #456]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fcc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd0:	6013      	str	r3, [r2, #0]
 8004fd2:	e00b      	b.n	8004fec <HAL_RCC_OscConfig+0xd8>
 8004fd4:	4b6f      	ldr	r3, [pc, #444]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a6e      	ldr	r2, [pc, #440]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fda:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fde:	6013      	str	r3, [r2, #0]
 8004fe0:	4b6c      	ldr	r3, [pc, #432]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a6b      	ldr	r2, [pc, #428]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8004fe6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004fea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d013      	beq.n	800501c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ff4:	f7fe f992 	bl	800331c <HAL_GetTick>
 8004ff8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ffa:	e008      	b.n	800500e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ffc:	f7fe f98e 	bl	800331c <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b64      	cmp	r3, #100	@ 0x64
 8005008:	d901      	bls.n	800500e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800500a:	2303      	movs	r3, #3
 800500c:	e21f      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800500e:	4b61      	ldr	r3, [pc, #388]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005016:	2b00      	cmp	r3, #0
 8005018:	d0f0      	beq.n	8004ffc <HAL_RCC_OscConfig+0xe8>
 800501a:	e014      	b.n	8005046 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800501c:	f7fe f97e 	bl	800331c <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005024:	f7fe f97a 	bl	800331c <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b64      	cmp	r3, #100	@ 0x64
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e20b      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005036:	4b57      	ldr	r3, [pc, #348]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1f0      	bne.n	8005024 <HAL_RCC_OscConfig+0x110>
 8005042:	e000      	b.n	8005046 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d069      	beq.n	8005126 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005052:	4b50      	ldr	r3, [pc, #320]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f003 030c 	and.w	r3, r3, #12
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00b      	beq.n	8005076 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800505e:	4b4d      	ldr	r3, [pc, #308]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f003 030c 	and.w	r3, r3, #12
 8005066:	2b08      	cmp	r3, #8
 8005068:	d11c      	bne.n	80050a4 <HAL_RCC_OscConfig+0x190>
 800506a:	4b4a      	ldr	r3, [pc, #296]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d116      	bne.n	80050a4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005076:	4b47      	ldr	r3, [pc, #284]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f003 0302 	and.w	r3, r3, #2
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <HAL_RCC_OscConfig+0x17a>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d001      	beq.n	800508e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e1df      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800508e:	4b41      	ldr	r3, [pc, #260]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	00db      	lsls	r3, r3, #3
 800509c:	493d      	ldr	r1, [pc, #244]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050a2:	e040      	b.n	8005126 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d023      	beq.n	80050f4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050ac:	4b39      	ldr	r3, [pc, #228]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a38      	ldr	r2, [pc, #224]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050b2:	f043 0301 	orr.w	r3, r3, #1
 80050b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050b8:	f7fe f930 	bl	800331c <HAL_GetTick>
 80050bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050be:	e008      	b.n	80050d2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050c0:	f7fe f92c 	bl	800331c <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b02      	cmp	r3, #2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e1bd      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050d2:	4b30      	ldr	r3, [pc, #192]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d0f0      	beq.n	80050c0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050de:	4b2d      	ldr	r3, [pc, #180]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	00db      	lsls	r3, r3, #3
 80050ec:	4929      	ldr	r1, [pc, #164]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050ee:	4313      	orrs	r3, r2
 80050f0:	600b      	str	r3, [r1, #0]
 80050f2:	e018      	b.n	8005126 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80050f4:	4b27      	ldr	r3, [pc, #156]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a26      	ldr	r2, [pc, #152]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 80050fa:	f023 0301 	bic.w	r3, r3, #1
 80050fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005100:	f7fe f90c 	bl	800331c <HAL_GetTick>
 8005104:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005108:	f7fe f908 	bl	800331c <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b02      	cmp	r3, #2
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e199      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800511a:	4b1e      	ldr	r3, [pc, #120]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0302 	and.w	r3, r3, #2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1f0      	bne.n	8005108 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0308 	and.w	r3, r3, #8
 800512e:	2b00      	cmp	r3, #0
 8005130:	d038      	beq.n	80051a4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	695b      	ldr	r3, [r3, #20]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d019      	beq.n	800516e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800513a:	4b16      	ldr	r3, [pc, #88]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 800513c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800513e:	4a15      	ldr	r2, [pc, #84]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005140:	f043 0301 	orr.w	r3, r3, #1
 8005144:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005146:	f7fe f8e9 	bl	800331c <HAL_GetTick>
 800514a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800514c:	e008      	b.n	8005160 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800514e:	f7fe f8e5 	bl	800331c <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	693b      	ldr	r3, [r7, #16]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	2b02      	cmp	r3, #2
 800515a:	d901      	bls.n	8005160 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e176      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005160:	4b0c      	ldr	r3, [pc, #48]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005164:	f003 0302 	and.w	r3, r3, #2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d0f0      	beq.n	800514e <HAL_RCC_OscConfig+0x23a>
 800516c:	e01a      	b.n	80051a4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800516e:	4b09      	ldr	r3, [pc, #36]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005170:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005172:	4a08      	ldr	r2, [pc, #32]	@ (8005194 <HAL_RCC_OscConfig+0x280>)
 8005174:	f023 0301 	bic.w	r3, r3, #1
 8005178:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517a:	f7fe f8cf 	bl	800331c <HAL_GetTick>
 800517e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005180:	e00a      	b.n	8005198 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005182:	f7fe f8cb 	bl	800331c <HAL_GetTick>
 8005186:	4602      	mov	r2, r0
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b02      	cmp	r3, #2
 800518e:	d903      	bls.n	8005198 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e15c      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
 8005194:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005198:	4b91      	ldr	r3, [pc, #580]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800519a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800519c:	f003 0302 	and.w	r3, r3, #2
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1ee      	bne.n	8005182 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0304 	and.w	r3, r3, #4
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	f000 80a4 	beq.w	80052fa <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051b2:	4b8b      	ldr	r3, [pc, #556]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80051b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d10d      	bne.n	80051da <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80051be:	4b88      	ldr	r3, [pc, #544]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c2:	4a87      	ldr	r2, [pc, #540]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80051c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80051ca:	4b85      	ldr	r3, [pc, #532]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80051cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051d2:	60bb      	str	r3, [r7, #8]
 80051d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051d6:	2301      	movs	r3, #1
 80051d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051da:	4b82      	ldr	r3, [pc, #520]	@ (80053e4 <HAL_RCC_OscConfig+0x4d0>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d118      	bne.n	8005218 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80051e6:	4b7f      	ldr	r3, [pc, #508]	@ (80053e4 <HAL_RCC_OscConfig+0x4d0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a7e      	ldr	r2, [pc, #504]	@ (80053e4 <HAL_RCC_OscConfig+0x4d0>)
 80051ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051f2:	f7fe f893 	bl	800331c <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051fa:	f7fe f88f 	bl	800331c <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b64      	cmp	r3, #100	@ 0x64
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e120      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800520c:	4b75      	ldr	r3, [pc, #468]	@ (80053e4 <HAL_RCC_OscConfig+0x4d0>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0f0      	beq.n	80051fa <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d106      	bne.n	800522e <HAL_RCC_OscConfig+0x31a>
 8005220:	4b6f      	ldr	r3, [pc, #444]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005224:	4a6e      	ldr	r2, [pc, #440]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005226:	f043 0301 	orr.w	r3, r3, #1
 800522a:	6713      	str	r3, [r2, #112]	@ 0x70
 800522c:	e02d      	b.n	800528a <HAL_RCC_OscConfig+0x376>
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10c      	bne.n	8005250 <HAL_RCC_OscConfig+0x33c>
 8005236:	4b6a      	ldr	r3, [pc, #424]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800523a:	4a69      	ldr	r2, [pc, #420]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800523c:	f023 0301 	bic.w	r3, r3, #1
 8005240:	6713      	str	r3, [r2, #112]	@ 0x70
 8005242:	4b67      	ldr	r3, [pc, #412]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005246:	4a66      	ldr	r2, [pc, #408]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005248:	f023 0304 	bic.w	r3, r3, #4
 800524c:	6713      	str	r3, [r2, #112]	@ 0x70
 800524e:	e01c      	b.n	800528a <HAL_RCC_OscConfig+0x376>
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	2b05      	cmp	r3, #5
 8005256:	d10c      	bne.n	8005272 <HAL_RCC_OscConfig+0x35e>
 8005258:	4b61      	ldr	r3, [pc, #388]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800525a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800525c:	4a60      	ldr	r2, [pc, #384]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800525e:	f043 0304 	orr.w	r3, r3, #4
 8005262:	6713      	str	r3, [r2, #112]	@ 0x70
 8005264:	4b5e      	ldr	r3, [pc, #376]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005268:	4a5d      	ldr	r2, [pc, #372]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800526a:	f043 0301 	orr.w	r3, r3, #1
 800526e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005270:	e00b      	b.n	800528a <HAL_RCC_OscConfig+0x376>
 8005272:	4b5b      	ldr	r3, [pc, #364]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005274:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005276:	4a5a      	ldr	r2, [pc, #360]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005278:	f023 0301 	bic.w	r3, r3, #1
 800527c:	6713      	str	r3, [r2, #112]	@ 0x70
 800527e:	4b58      	ldr	r3, [pc, #352]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005282:	4a57      	ldr	r2, [pc, #348]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005284:	f023 0304 	bic.w	r3, r3, #4
 8005288:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d015      	beq.n	80052be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005292:	f7fe f843 	bl	800331c <HAL_GetTick>
 8005296:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005298:	e00a      	b.n	80052b0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800529a:	f7fe f83f 	bl	800331c <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	1ad3      	subs	r3, r2, r3
 80052a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e0ce      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052b0:	4b4b      	ldr	r3, [pc, #300]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80052b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0ee      	beq.n	800529a <HAL_RCC_OscConfig+0x386>
 80052bc:	e014      	b.n	80052e8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052be:	f7fe f82d 	bl	800331c <HAL_GetTick>
 80052c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052c4:	e00a      	b.n	80052dc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052c6:	f7fe f829 	bl	800331c <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d901      	bls.n	80052dc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80052d8:	2303      	movs	r3, #3
 80052da:	e0b8      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052dc:	4b40      	ldr	r3, [pc, #256]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80052de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e0:	f003 0302 	and.w	r3, r3, #2
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d1ee      	bne.n	80052c6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052e8:	7dfb      	ldrb	r3, [r7, #23]
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d105      	bne.n	80052fa <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052ee:	4b3c      	ldr	r3, [pc, #240]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80052f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052f2:	4a3b      	ldr	r2, [pc, #236]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80052f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052f8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	699b      	ldr	r3, [r3, #24]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f000 80a4 	beq.w	800544c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005304:	4b36      	ldr	r3, [pc, #216]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f003 030c 	and.w	r3, r3, #12
 800530c:	2b08      	cmp	r3, #8
 800530e:	d06b      	beq.n	80053e8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	2b02      	cmp	r3, #2
 8005316:	d149      	bne.n	80053ac <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005318:	4b31      	ldr	r3, [pc, #196]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a30      	ldr	r2, [pc, #192]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800531e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005324:	f7fd fffa 	bl	800331c <HAL_GetTick>
 8005328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800532a:	e008      	b.n	800533e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800532c:	f7fd fff6 	bl	800331c <HAL_GetTick>
 8005330:	4602      	mov	r2, r0
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	1ad3      	subs	r3, r2, r3
 8005336:	2b02      	cmp	r3, #2
 8005338:	d901      	bls.n	800533e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800533a:	2303      	movs	r3, #3
 800533c:	e087      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800533e:	4b28      	ldr	r3, [pc, #160]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005346:	2b00      	cmp	r3, #0
 8005348:	d1f0      	bne.n	800532c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	69da      	ldr	r2, [r3, #28]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	019b      	lsls	r3, r3, #6
 800535a:	431a      	orrs	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005360:	085b      	lsrs	r3, r3, #1
 8005362:	3b01      	subs	r3, #1
 8005364:	041b      	lsls	r3, r3, #16
 8005366:	431a      	orrs	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800536c:	061b      	lsls	r3, r3, #24
 800536e:	4313      	orrs	r3, r2
 8005370:	4a1b      	ldr	r2, [pc, #108]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 8005372:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005376:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005378:	4b19      	ldr	r3, [pc, #100]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a18      	ldr	r2, [pc, #96]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 800537e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005382:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005384:	f7fd ffca 	bl	800331c <HAL_GetTick>
 8005388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800538a:	e008      	b.n	800539e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538c:	f7fd ffc6 	bl	800331c <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b02      	cmp	r3, #2
 8005398:	d901      	bls.n	800539e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e057      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800539e:	4b10      	ldr	r3, [pc, #64]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d0f0      	beq.n	800538c <HAL_RCC_OscConfig+0x478>
 80053aa:	e04f      	b.n	800544c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80053ac:	4b0c      	ldr	r3, [pc, #48]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4a0b      	ldr	r2, [pc, #44]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80053b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80053b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053b8:	f7fd ffb0 	bl	800331c <HAL_GetTick>
 80053bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053be:	e008      	b.n	80053d2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80053c0:	f7fd ffac 	bl	800331c <HAL_GetTick>
 80053c4:	4602      	mov	r2, r0
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	1ad3      	subs	r3, r2, r3
 80053ca:	2b02      	cmp	r3, #2
 80053cc:	d901      	bls.n	80053d2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80053ce:	2303      	movs	r3, #3
 80053d0:	e03d      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053d2:	4b03      	ldr	r3, [pc, #12]	@ (80053e0 <HAL_RCC_OscConfig+0x4cc>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1f0      	bne.n	80053c0 <HAL_RCC_OscConfig+0x4ac>
 80053de:	e035      	b.n	800544c <HAL_RCC_OscConfig+0x538>
 80053e0:	40023800 	.word	0x40023800
 80053e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80053e8:	4b1b      	ldr	r3, [pc, #108]	@ (8005458 <HAL_RCC_OscConfig+0x544>)
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	699b      	ldr	r3, [r3, #24]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d028      	beq.n	8005448 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005400:	429a      	cmp	r2, r3
 8005402:	d121      	bne.n	8005448 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800540e:	429a      	cmp	r2, r3
 8005410:	d11a      	bne.n	8005448 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005412:	68fa      	ldr	r2, [r7, #12]
 8005414:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005418:	4013      	ands	r3, r2
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800541e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005420:	4293      	cmp	r3, r2
 8005422:	d111      	bne.n	8005448 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800542e:	085b      	lsrs	r3, r3, #1
 8005430:	3b01      	subs	r3, #1
 8005432:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005434:	429a      	cmp	r2, r3
 8005436:	d107      	bne.n	8005448 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005442:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005444:	429a      	cmp	r2, r3
 8005446:	d001      	beq.n	800544c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e000      	b.n	800544e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800544c:	2300      	movs	r3, #0
}
 800544e:	4618      	mov	r0, r3
 8005450:	3718      	adds	r7, #24
 8005452:	46bd      	mov	sp, r7
 8005454:	bd80      	pop	{r7, pc}
 8005456:	bf00      	nop
 8005458:	40023800 	.word	0x40023800

0800545c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b084      	sub	sp, #16
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
 8005464:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005466:	2300      	movs	r3, #0
 8005468:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e0d0      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005474:	4b6a      	ldr	r3, [pc, #424]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 030f 	and.w	r3, r3, #15
 800547c:	683a      	ldr	r2, [r7, #0]
 800547e:	429a      	cmp	r2, r3
 8005480:	d910      	bls.n	80054a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005482:	4b67      	ldr	r3, [pc, #412]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f023 020f 	bic.w	r2, r3, #15
 800548a:	4965      	ldr	r1, [pc, #404]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	4313      	orrs	r3, r2
 8005490:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005492:	4b63      	ldr	r3, [pc, #396]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 030f 	and.w	r3, r3, #15
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	429a      	cmp	r2, r3
 800549e:	d001      	beq.n	80054a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e0b8      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d020      	beq.n	80054f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d005      	beq.n	80054c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80054bc:	4b59      	ldr	r3, [pc, #356]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80054be:	689b      	ldr	r3, [r3, #8]
 80054c0:	4a58      	ldr	r2, [pc, #352]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80054c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0308 	and.w	r3, r3, #8
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d005      	beq.n	80054e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054d4:	4b53      	ldr	r3, [pc, #332]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	4a52      	ldr	r2, [pc, #328]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80054da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054e0:	4b50      	ldr	r3, [pc, #320]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	494d      	ldr	r1, [pc, #308]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d040      	beq.n	8005580 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2b01      	cmp	r3, #1
 8005504:	d107      	bne.n	8005516 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005506:	4b47      	ldr	r3, [pc, #284]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d115      	bne.n	800553e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e07f      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b02      	cmp	r3, #2
 800551c:	d107      	bne.n	800552e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800551e:	4b41      	ldr	r3, [pc, #260]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d109      	bne.n	800553e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e073      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800552e:	4b3d      	ldr	r3, [pc, #244]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f003 0302 	and.w	r3, r3, #2
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e06b      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800553e:	4b39      	ldr	r3, [pc, #228]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 8005540:	689b      	ldr	r3, [r3, #8]
 8005542:	f023 0203 	bic.w	r2, r3, #3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	4936      	ldr	r1, [pc, #216]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 800554c:	4313      	orrs	r3, r2
 800554e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005550:	f7fd fee4 	bl	800331c <HAL_GetTick>
 8005554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005556:	e00a      	b.n	800556e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005558:	f7fd fee0 	bl	800331c <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005566:	4293      	cmp	r3, r2
 8005568:	d901      	bls.n	800556e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800556a:	2303      	movs	r3, #3
 800556c:	e053      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800556e:	4b2d      	ldr	r3, [pc, #180]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f003 020c 	and.w	r2, r3, #12
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	685b      	ldr	r3, [r3, #4]
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	429a      	cmp	r2, r3
 800557e:	d1eb      	bne.n	8005558 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005580:	4b27      	ldr	r3, [pc, #156]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 030f 	and.w	r3, r3, #15
 8005588:	683a      	ldr	r2, [r7, #0]
 800558a:	429a      	cmp	r2, r3
 800558c:	d210      	bcs.n	80055b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800558e:	4b24      	ldr	r3, [pc, #144]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f023 020f 	bic.w	r2, r3, #15
 8005596:	4922      	ldr	r1, [pc, #136]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	4313      	orrs	r3, r2
 800559c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800559e:	4b20      	ldr	r3, [pc, #128]	@ (8005620 <HAL_RCC_ClockConfig+0x1c4>)
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f003 030f 	and.w	r3, r3, #15
 80055a6:	683a      	ldr	r2, [r7, #0]
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d001      	beq.n	80055b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80055ac:	2301      	movs	r3, #1
 80055ae:	e032      	b.n	8005616 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f003 0304 	and.w	r3, r3, #4
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d008      	beq.n	80055ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80055bc:	4b19      	ldr	r3, [pc, #100]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	4916      	ldr	r1, [pc, #88]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d009      	beq.n	80055ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80055da:	4b12      	ldr	r3, [pc, #72]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	691b      	ldr	r3, [r3, #16]
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	490e      	ldr	r1, [pc, #56]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80055ea:	4313      	orrs	r3, r2
 80055ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055ee:	f000 f821 	bl	8005634 <HAL_RCC_GetSysClockFreq>
 80055f2:	4602      	mov	r2, r0
 80055f4:	4b0b      	ldr	r3, [pc, #44]	@ (8005624 <HAL_RCC_ClockConfig+0x1c8>)
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	091b      	lsrs	r3, r3, #4
 80055fa:	f003 030f 	and.w	r3, r3, #15
 80055fe:	490a      	ldr	r1, [pc, #40]	@ (8005628 <HAL_RCC_ClockConfig+0x1cc>)
 8005600:	5ccb      	ldrb	r3, [r1, r3]
 8005602:	fa22 f303 	lsr.w	r3, r2, r3
 8005606:	4a09      	ldr	r2, [pc, #36]	@ (800562c <HAL_RCC_ClockConfig+0x1d0>)
 8005608:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800560a:	4b09      	ldr	r3, [pc, #36]	@ (8005630 <HAL_RCC_ClockConfig+0x1d4>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4618      	mov	r0, r3
 8005610:	f7fd fe40 	bl	8003294 <HAL_InitTick>

  return HAL_OK;
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40023c00 	.word	0x40023c00
 8005624:	40023800 	.word	0x40023800
 8005628:	0800dca8 	.word	0x0800dca8
 800562c:	2000001c 	.word	0x2000001c
 8005630:	20000020 	.word	0x20000020

08005634 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005634:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005638:	b094      	sub	sp, #80	@ 0x50
 800563a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800563c:	2300      	movs	r3, #0
 800563e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005640:	2300      	movs	r3, #0
 8005642:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005644:	2300      	movs	r3, #0
 8005646:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8005648:	2300      	movs	r3, #0
 800564a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800564c:	4b79      	ldr	r3, [pc, #484]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 030c 	and.w	r3, r3, #12
 8005654:	2b08      	cmp	r3, #8
 8005656:	d00d      	beq.n	8005674 <HAL_RCC_GetSysClockFreq+0x40>
 8005658:	2b08      	cmp	r3, #8
 800565a:	f200 80e1 	bhi.w	8005820 <HAL_RCC_GetSysClockFreq+0x1ec>
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <HAL_RCC_GetSysClockFreq+0x34>
 8005662:	2b04      	cmp	r3, #4
 8005664:	d003      	beq.n	800566e <HAL_RCC_GetSysClockFreq+0x3a>
 8005666:	e0db      	b.n	8005820 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005668:	4b73      	ldr	r3, [pc, #460]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x204>)
 800566a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800566c:	e0db      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800566e:	4b72      	ldr	r3, [pc, #456]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x204>)
 8005670:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005672:	e0d8      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005674:	4b6f      	ldr	r3, [pc, #444]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800567c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800567e:	4b6d      	ldr	r3, [pc, #436]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005686:	2b00      	cmp	r3, #0
 8005688:	d063      	beq.n	8005752 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800568a:	4b6a      	ldr	r3, [pc, #424]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	099b      	lsrs	r3, r3, #6
 8005690:	2200      	movs	r2, #0
 8005692:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005694:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800569c:	633b      	str	r3, [r7, #48]	@ 0x30
 800569e:	2300      	movs	r3, #0
 80056a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80056a6:	4622      	mov	r2, r4
 80056a8:	462b      	mov	r3, r5
 80056aa:	f04f 0000 	mov.w	r0, #0
 80056ae:	f04f 0100 	mov.w	r1, #0
 80056b2:	0159      	lsls	r1, r3, #5
 80056b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80056b8:	0150      	lsls	r0, r2, #5
 80056ba:	4602      	mov	r2, r0
 80056bc:	460b      	mov	r3, r1
 80056be:	4621      	mov	r1, r4
 80056c0:	1a51      	subs	r1, r2, r1
 80056c2:	6139      	str	r1, [r7, #16]
 80056c4:	4629      	mov	r1, r5
 80056c6:	eb63 0301 	sbc.w	r3, r3, r1
 80056ca:	617b      	str	r3, [r7, #20]
 80056cc:	f04f 0200 	mov.w	r2, #0
 80056d0:	f04f 0300 	mov.w	r3, #0
 80056d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056d8:	4659      	mov	r1, fp
 80056da:	018b      	lsls	r3, r1, #6
 80056dc:	4651      	mov	r1, sl
 80056de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056e2:	4651      	mov	r1, sl
 80056e4:	018a      	lsls	r2, r1, #6
 80056e6:	4651      	mov	r1, sl
 80056e8:	ebb2 0801 	subs.w	r8, r2, r1
 80056ec:	4659      	mov	r1, fp
 80056ee:	eb63 0901 	sbc.w	r9, r3, r1
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	f04f 0300 	mov.w	r3, #0
 80056fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005702:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005706:	4690      	mov	r8, r2
 8005708:	4699      	mov	r9, r3
 800570a:	4623      	mov	r3, r4
 800570c:	eb18 0303 	adds.w	r3, r8, r3
 8005710:	60bb      	str	r3, [r7, #8]
 8005712:	462b      	mov	r3, r5
 8005714:	eb49 0303 	adc.w	r3, r9, r3
 8005718:	60fb      	str	r3, [r7, #12]
 800571a:	f04f 0200 	mov.w	r2, #0
 800571e:	f04f 0300 	mov.w	r3, #0
 8005722:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005726:	4629      	mov	r1, r5
 8005728:	028b      	lsls	r3, r1, #10
 800572a:	4621      	mov	r1, r4
 800572c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005730:	4621      	mov	r1, r4
 8005732:	028a      	lsls	r2, r1, #10
 8005734:	4610      	mov	r0, r2
 8005736:	4619      	mov	r1, r3
 8005738:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800573a:	2200      	movs	r2, #0
 800573c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800573e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005740:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005744:	f7fb faa8 	bl	8000c98 <__aeabi_uldivmod>
 8005748:	4602      	mov	r2, r0
 800574a:	460b      	mov	r3, r1
 800574c:	4613      	mov	r3, r2
 800574e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005750:	e058      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005752:	4b38      	ldr	r3, [pc, #224]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	099b      	lsrs	r3, r3, #6
 8005758:	2200      	movs	r2, #0
 800575a:	4618      	mov	r0, r3
 800575c:	4611      	mov	r1, r2
 800575e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005762:	623b      	str	r3, [r7, #32]
 8005764:	2300      	movs	r3, #0
 8005766:	627b      	str	r3, [r7, #36]	@ 0x24
 8005768:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800576c:	4642      	mov	r2, r8
 800576e:	464b      	mov	r3, r9
 8005770:	f04f 0000 	mov.w	r0, #0
 8005774:	f04f 0100 	mov.w	r1, #0
 8005778:	0159      	lsls	r1, r3, #5
 800577a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800577e:	0150      	lsls	r0, r2, #5
 8005780:	4602      	mov	r2, r0
 8005782:	460b      	mov	r3, r1
 8005784:	4641      	mov	r1, r8
 8005786:	ebb2 0a01 	subs.w	sl, r2, r1
 800578a:	4649      	mov	r1, r9
 800578c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005790:	f04f 0200 	mov.w	r2, #0
 8005794:	f04f 0300 	mov.w	r3, #0
 8005798:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800579c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80057a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80057a4:	ebb2 040a 	subs.w	r4, r2, sl
 80057a8:	eb63 050b 	sbc.w	r5, r3, fp
 80057ac:	f04f 0200 	mov.w	r2, #0
 80057b0:	f04f 0300 	mov.w	r3, #0
 80057b4:	00eb      	lsls	r3, r5, #3
 80057b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80057ba:	00e2      	lsls	r2, r4, #3
 80057bc:	4614      	mov	r4, r2
 80057be:	461d      	mov	r5, r3
 80057c0:	4643      	mov	r3, r8
 80057c2:	18e3      	adds	r3, r4, r3
 80057c4:	603b      	str	r3, [r7, #0]
 80057c6:	464b      	mov	r3, r9
 80057c8:	eb45 0303 	adc.w	r3, r5, r3
 80057cc:	607b      	str	r3, [r7, #4]
 80057ce:	f04f 0200 	mov.w	r2, #0
 80057d2:	f04f 0300 	mov.w	r3, #0
 80057d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057da:	4629      	mov	r1, r5
 80057dc:	028b      	lsls	r3, r1, #10
 80057de:	4621      	mov	r1, r4
 80057e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057e4:	4621      	mov	r1, r4
 80057e6:	028a      	lsls	r2, r1, #10
 80057e8:	4610      	mov	r0, r2
 80057ea:	4619      	mov	r1, r3
 80057ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ee:	2200      	movs	r2, #0
 80057f0:	61bb      	str	r3, [r7, #24]
 80057f2:	61fa      	str	r2, [r7, #28]
 80057f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057f8:	f7fb fa4e 	bl	8000c98 <__aeabi_uldivmod>
 80057fc:	4602      	mov	r2, r0
 80057fe:	460b      	mov	r3, r1
 8005800:	4613      	mov	r3, r2
 8005802:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005804:	4b0b      	ldr	r3, [pc, #44]	@ (8005834 <HAL_RCC_GetSysClockFreq+0x200>)
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	0c1b      	lsrs	r3, r3, #16
 800580a:	f003 0303 	and.w	r3, r3, #3
 800580e:	3301      	adds	r3, #1
 8005810:	005b      	lsls	r3, r3, #1
 8005812:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005814:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005816:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005818:	fbb2 f3f3 	udiv	r3, r2, r3
 800581c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800581e:	e002      	b.n	8005826 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005820:	4b05      	ldr	r3, [pc, #20]	@ (8005838 <HAL_RCC_GetSysClockFreq+0x204>)
 8005822:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005824:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005828:	4618      	mov	r0, r3
 800582a:	3750      	adds	r7, #80	@ 0x50
 800582c:	46bd      	mov	sp, r7
 800582e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005832:	bf00      	nop
 8005834:	40023800 	.word	0x40023800
 8005838:	00f42400 	.word	0x00f42400

0800583c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005840:	4b03      	ldr	r3, [pc, #12]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x14>)
 8005842:	681b      	ldr	r3, [r3, #0]
}
 8005844:	4618      	mov	r0, r3
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	2000001c 	.word	0x2000001c

08005854 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b088      	sub	sp, #32
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800585c:	2300      	movs	r3, #0
 800585e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005860:	2300      	movs	r3, #0
 8005862:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8005864:	2300      	movs	r3, #0
 8005866:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005868:	2300      	movs	r3, #0
 800586a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0301 	and.w	r3, r3, #1
 8005874:	2b00      	cmp	r3, #0
 8005876:	d012      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005878:	4b65      	ldr	r3, [pc, #404]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	4a64      	ldr	r2, [pc, #400]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800587e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005882:	6093      	str	r3, [r2, #8]
 8005884:	4b62      	ldr	r3, [pc, #392]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005886:	689a      	ldr	r2, [r3, #8]
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	4960      	ldr	r1, [pc, #384]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800588e:	4313      	orrs	r3, r2
 8005890:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800589a:	2301      	movs	r3, #1
 800589c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d017      	beq.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058aa:	4b59      	ldr	r3, [pc, #356]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058b0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058b8:	4955      	ldr	r1, [pc, #340]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058ba:	4313      	orrs	r3, r2
 80058bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80058c8:	d101      	bne.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 80058ca:	2301      	movs	r3, #1
 80058cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d101      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80058d6:	2301      	movs	r3, #1
 80058d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d017      	beq.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80058e6:	4b4a      	ldr	r3, [pc, #296]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80058ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f4:	4946      	ldr	r1, [pc, #280]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005904:	d101      	bne.n	800590a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8005906:	2301      	movs	r3, #1
 8005908:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800590e:	2b00      	cmp	r3, #0
 8005910:	d101      	bne.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8005912:	2301      	movs	r3, #1
 8005914:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 0320 	and.w	r3, r3, #32
 800591e:	2b00      	cmp	r3, #0
 8005920:	f000 808b 	beq.w	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005924:	4b3a      	ldr	r3, [pc, #232]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005928:	4a39      	ldr	r2, [pc, #228]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800592a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800592e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005930:	4b37      	ldr	r3, [pc, #220]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005938:	60fb      	str	r3, [r7, #12]
 800593a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800593c:	4b35      	ldr	r3, [pc, #212]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a34      	ldr	r2, [pc, #208]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005942:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005946:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005948:	f7fd fce8 	bl	800331c <HAL_GetTick>
 800594c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800594e:	e008      	b.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005950:	f7fd fce4 	bl	800331c <HAL_GetTick>
 8005954:	4602      	mov	r2, r0
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	1ad3      	subs	r3, r2, r3
 800595a:	2b64      	cmp	r3, #100	@ 0x64
 800595c:	d901      	bls.n	8005962 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e2bc      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005962:	4b2c      	ldr	r3, [pc, #176]	@ (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800596a:	2b00      	cmp	r3, #0
 800596c:	d0f0      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800596e:	4b28      	ldr	r3, [pc, #160]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005970:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005972:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005976:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d035      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x196>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	429a      	cmp	r2, r3
 800598a:	d02e      	beq.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800598c:	4b20      	ldr	r3, [pc, #128]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800598e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005990:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005994:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005996:	4b1e      	ldr	r3, [pc, #120]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005998:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800599a:	4a1d      	ldr	r2, [pc, #116]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800599c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80059a0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80059a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a6:	4a1a      	ldr	r2, [pc, #104]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80059ac:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80059ae:	4a18      	ldr	r2, [pc, #96]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80059b4:	4b16      	ldr	r3, [pc, #88]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b8:	f003 0301 	and.w	r3, r3, #1
 80059bc:	2b01      	cmp	r3, #1
 80059be:	d114      	bne.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059c0:	f7fd fcac 	bl	800331c <HAL_GetTick>
 80059c4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059c6:	e00a      	b.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059c8:	f7fd fca8 	bl	800331c <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d901      	bls.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e27e      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059de:	4b0c      	ldr	r3, [pc, #48]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d0ee      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80059f6:	d111      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80059f8:	4b05      	ldr	r3, [pc, #20]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80059fa:	689b      	ldr	r3, [r3, #8]
 80059fc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005a04:	4b04      	ldr	r3, [pc, #16]	@ (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8005a06:	400b      	ands	r3, r1
 8005a08:	4901      	ldr	r1, [pc, #4]	@ (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	608b      	str	r3, [r1, #8]
 8005a0e:	e00b      	b.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8005a10:	40023800 	.word	0x40023800
 8005a14:	40007000 	.word	0x40007000
 8005a18:	0ffffcff 	.word	0x0ffffcff
 8005a1c:	4ba4      	ldr	r3, [pc, #656]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	4aa3      	ldr	r2, [pc, #652]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a22:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005a26:	6093      	str	r3, [r2, #8]
 8005a28:	4ba1      	ldr	r3, [pc, #644]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a2a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a34:	499e      	ldr	r1, [pc, #632]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0310 	and.w	r3, r3, #16
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d010      	beq.n	8005a68 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005a46:	4b9a      	ldr	r3, [pc, #616]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a4c:	4a98      	ldr	r2, [pc, #608]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a52:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005a56:	4b96      	ldr	r3, [pc, #600]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a58:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a60:	4993      	ldr	r1, [pc, #588]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00a      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a74:	4b8e      	ldr	r3, [pc, #568]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a7a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a82:	498b      	ldr	r1, [pc, #556]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d00a      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005a96:	4b86      	ldr	r3, [pc, #536]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a9c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005aa4:	4982      	ldr	r1, [pc, #520]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00a      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005ab8:	4b7d      	ldr	r3, [pc, #500]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005abe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac6:	497a      	ldr	r1, [pc, #488]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00a      	beq.n	8005af0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ada:	4b75      	ldr	r3, [pc, #468]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005adc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ae0:	f023 0203 	bic.w	r2, r3, #3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ae8:	4971      	ldr	r1, [pc, #452]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d00a      	beq.n	8005b12 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005afc:	4b6c      	ldr	r3, [pc, #432]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b02:	f023 020c 	bic.w	r2, r3, #12
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b0a:	4969      	ldr	r1, [pc, #420]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00a      	beq.n	8005b34 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005b1e:	4b64      	ldr	r3, [pc, #400]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b24:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2c:	4960      	ldr	r1, [pc, #384]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b2e:	4313      	orrs	r3, r2
 8005b30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00a      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005b40:	4b5b      	ldr	r3, [pc, #364]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b46:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b4e:	4958      	ldr	r1, [pc, #352]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d00a      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005b62:	4b53      	ldr	r3, [pc, #332]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b70:	494f      	ldr	r1, [pc, #316]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b72:	4313      	orrs	r3, r2
 8005b74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d00a      	beq.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8005b84:	4b4a      	ldr	r3, [pc, #296]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b92:	4947      	ldr	r1, [pc, #284]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005b94:	4313      	orrs	r3, r2
 8005b96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00a      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005ba6:	4b42      	ldr	r3, [pc, #264]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005ba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb4:	493e      	ldr	r1, [pc, #248]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00a      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005bc8:	4b39      	ldr	r3, [pc, #228]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bd6:	4936      	ldr	r1, [pc, #216]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d011      	beq.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005bea:	4b31      	ldr	r3, [pc, #196]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bf0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005bf8:	492d      	ldr	r1, [pc, #180]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c08:	d101      	bne.n	8005c0e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00a      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c1a:	4b25      	ldr	r3, [pc, #148]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c20:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c28:	4921      	ldr	r1, [pc, #132]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d00a      	beq.n	8005c52 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005c3c:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c42:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c4a:	4919      	ldr	r1, [pc, #100]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00a      	beq.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8005c5e:	4b14      	ldr	r3, [pc, #80]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c64:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c6c:	4910      	ldr	r1, [pc, #64]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	2b01      	cmp	r3, #1
 8005c78:	d006      	beq.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	f000 809d 	beq.w	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c88:	4b09      	ldr	r3, [pc, #36]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a08      	ldr	r2, [pc, #32]	@ (8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005c8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c92:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c94:	f7fd fb42 	bl	800331c <HAL_GetTick>
 8005c98:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c9a:	e00b      	b.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c9c:	f7fd fb3e 	bl	800331c <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	2b64      	cmp	r3, #100	@ 0x64
 8005ca8:	d904      	bls.n	8005cb4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e116      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x688>
 8005cae:	bf00      	nop
 8005cb0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005cb4:	4b8b      	ldr	r3, [pc, #556]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d1ed      	bne.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d017      	beq.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d113      	bne.n	8005cfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005cd4:	4b83      	ldr	r3, [pc, #524]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005cda:	0e1b      	lsrs	r3, r3, #24
 8005cdc:	f003 030f 	and.w	r3, r3, #15
 8005ce0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	019a      	lsls	r2, r3, #6
 8005ce8:	693b      	ldr	r3, [r7, #16]
 8005cea:	061b      	lsls	r3, r3, #24
 8005cec:	431a      	orrs	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	071b      	lsls	r3, r3, #28
 8005cf4:	497b      	ldr	r1, [pc, #492]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d004      	beq.n	8005d12 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d0c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d10:	d00a      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d024      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d26:	d11f      	bne.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005d28:	4b6e      	ldr	r3, [pc, #440]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005d2e:	0f1b      	lsrs	r3, r3, #28
 8005d30:	f003 0307 	and.w	r3, r3, #7
 8005d34:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	019a      	lsls	r2, r3, #6
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68db      	ldr	r3, [r3, #12]
 8005d40:	061b      	lsls	r3, r3, #24
 8005d42:	431a      	orrs	r2, r3
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	071b      	lsls	r3, r3, #28
 8005d48:	4966      	ldr	r1, [pc, #408]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005d50:	4b64      	ldr	r3, [pc, #400]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d52:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d56:	f023 021f 	bic.w	r2, r3, #31
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	69db      	ldr	r3, [r3, #28]
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	4960      	ldr	r1, [pc, #384]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00d      	beq.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	019a      	lsls	r2, r3, #6
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	68db      	ldr	r3, [r3, #12]
 8005d7e:	061b      	lsls	r3, r3, #24
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	071b      	lsls	r3, r3, #28
 8005d88:	4956      	ldr	r1, [pc, #344]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d90:	4b54      	ldr	r3, [pc, #336]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	4a53      	ldr	r2, [pc, #332]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005d96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d9c:	f7fd fabe 	bl	800331c <HAL_GetTick>
 8005da0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005da2:	e008      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005da4:	f7fd faba 	bl	800331c <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b64      	cmp	r3, #100	@ 0x64
 8005db0:	d901      	bls.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e092      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005db6:	4b4b      	ldr	r3, [pc, #300]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0f0      	beq.n	8005da4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005dc2:	69bb      	ldr	r3, [r7, #24]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	f040 8088 	bne.w	8005eda <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005dca:	4b46      	ldr	r3, [pc, #280]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a45      	ldr	r2, [pc, #276]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005dd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005dd6:	f7fd faa1 	bl	800331c <HAL_GetTick>
 8005dda:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005ddc:	e008      	b.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005dde:	f7fd fa9d 	bl	800331c <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b64      	cmp	r3, #100	@ 0x64
 8005dea:	d901      	bls.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e075      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005df0:	4b3c      	ldr	r3, [pc, #240]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005df8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005dfc:	d0ef      	beq.n	8005dde <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d003      	beq.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d009      	beq.n	8005e26 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d024      	beq.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d120      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005e26:	4b2f      	ldr	r3, [pc, #188]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e2c:	0c1b      	lsrs	r3, r3, #16
 8005e2e:	f003 0303 	and.w	r3, r3, #3
 8005e32:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	019a      	lsls	r2, r3, #6
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	041b      	lsls	r3, r3, #16
 8005e3e:	431a      	orrs	r2, r3
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	695b      	ldr	r3, [r3, #20]
 8005e44:	061b      	lsls	r3, r3, #24
 8005e46:	4927      	ldr	r1, [pc, #156]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e48:	4313      	orrs	r3, r2
 8005e4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005e4e:	4b25      	ldr	r3, [pc, #148]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e54:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6a1b      	ldr	r3, [r3, #32]
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	021b      	lsls	r3, r3, #8
 8005e60:	4920      	ldr	r1, [pc, #128]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d018      	beq.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e78:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e7c:	d113      	bne.n	8005ea6 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e7e:	4b19      	ldr	r3, [pc, #100]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005e80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e84:	0e1b      	lsrs	r3, r3, #24
 8005e86:	f003 030f 	and.w	r3, r3, #15
 8005e8a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	691b      	ldr	r3, [r3, #16]
 8005e90:	019a      	lsls	r2, r3, #6
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	699b      	ldr	r3, [r3, #24]
 8005e96:	041b      	lsls	r3, r3, #16
 8005e98:	431a      	orrs	r2, r3
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	061b      	lsls	r3, r3, #24
 8005e9e:	4911      	ldr	r1, [pc, #68]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005ea6:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a0e      	ldr	r2, [pc, #56]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005eb2:	f7fd fa33 	bl	800331c <HAL_GetTick>
 8005eb6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005eb8:	e008      	b.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005eba:	f7fd fa2f 	bl	800331c <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b64      	cmp	r3, #100	@ 0x64
 8005ec6:	d901      	bls.n	8005ecc <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e007      	b.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005ecc:	4b05      	ldr	r3, [pc, #20]	@ (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ed4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ed8:	d1ef      	bne.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8005eda:	2300      	movs	r3, #0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3720      	adds	r7, #32
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}
 8005ee4:	40023800 	.word	0x40023800

08005ee8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b084      	sub	sp, #16
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e09d      	b.n	8006036 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d108      	bne.n	8005f14 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f0a:	d009      	beq.n	8005f20 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	61da      	str	r2, [r3, #28]
 8005f12:	e005      	b.n	8005f20 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2200      	movs	r2, #0
 8005f18:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d106      	bne.n	8005f40 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f7fc ffc0 	bl	8002ec0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f60:	d902      	bls.n	8005f68 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f62:	2300      	movs	r3, #0
 8005f64:	60fb      	str	r3, [r7, #12]
 8005f66:	e002      	b.n	8005f6e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f6c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005f76:	d007      	beq.n	8005f88 <HAL_SPI_Init+0xa0>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f80:	d002      	beq.n	8005f88 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	689b      	ldr	r3, [r3, #8]
 8005f94:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f98:	431a      	orrs	r2, r3
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	691b      	ldr	r3, [r3, #16]
 8005f9e:	f003 0302 	and.w	r3, r3, #2
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	431a      	orrs	r2, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	699b      	ldr	r3, [r3, #24]
 8005fb2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	69db      	ldr	r3, [r3, #28]
 8005fbc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fc0:	431a      	orrs	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	6a1b      	ldr	r3, [r3, #32]
 8005fc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fca:	ea42 0103 	orr.w	r1, r2, r3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fd2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	430a      	orrs	r2, r1
 8005fdc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	0c1b      	lsrs	r3, r3, #16
 8005fe4:	f003 0204 	and.w	r2, r3, #4
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fec:	f003 0310 	and.w	r3, r3, #16
 8005ff0:	431a      	orrs	r2, r3
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ff6:	f003 0308 	and.w	r3, r3, #8
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006004:	ea42 0103 	orr.w	r1, r2, r3
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	430a      	orrs	r2, r1
 8006014:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	69da      	ldr	r2, [r3, #28]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006024:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}

0800603e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b088      	sub	sp, #32
 8006042:	af00      	add	r7, sp, #0
 8006044:	60f8      	str	r0, [r7, #12]
 8006046:	60b9      	str	r1, [r7, #8]
 8006048:	603b      	str	r3, [r7, #0]
 800604a:	4613      	mov	r3, r2
 800604c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800604e:	f7fd f965 	bl	800331c <HAL_GetTick>
 8006052:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006054:	88fb      	ldrh	r3, [r7, #6]
 8006056:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800605e:	b2db      	uxtb	r3, r3
 8006060:	2b01      	cmp	r3, #1
 8006062:	d001      	beq.n	8006068 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006064:	2302      	movs	r3, #2
 8006066:	e15c      	b.n	8006322 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d002      	beq.n	8006074 <HAL_SPI_Transmit+0x36>
 800606e:	88fb      	ldrh	r3, [r7, #6]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d101      	bne.n	8006078 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e154      	b.n	8006322 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_SPI_Transmit+0x48>
 8006082:	2302      	movs	r3, #2
 8006084:	e14d      	b.n	8006322 <HAL_SPI_Transmit+0x2e4>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2203      	movs	r2, #3
 8006092:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	88fa      	ldrh	r2, [r7, #6]
 80060a6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	88fa      	ldrh	r2, [r7, #6]
 80060ac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2200      	movs	r2, #0
 80060c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060d8:	d10f      	bne.n	80060fa <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681a      	ldr	r2, [r3, #0]
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80060f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006104:	2b40      	cmp	r3, #64	@ 0x40
 8006106:	d007      	beq.n	8006118 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006116:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	68db      	ldr	r3, [r3, #12]
 800611c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006120:	d952      	bls.n	80061c8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <HAL_SPI_Transmit+0xf2>
 800612a:	8b7b      	ldrh	r3, [r7, #26]
 800612c:	2b01      	cmp	r3, #1
 800612e:	d145      	bne.n	80061bc <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006134:	881a      	ldrh	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006140:	1c9a      	adds	r2, r3, #2
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800614a:	b29b      	uxth	r3, r3
 800614c:	3b01      	subs	r3, #1
 800614e:	b29a      	uxth	r2, r3
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006154:	e032      	b.n	80061bc <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 0302 	and.w	r3, r3, #2
 8006160:	2b02      	cmp	r3, #2
 8006162:	d112      	bne.n	800618a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006168:	881a      	ldrh	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006174:	1c9a      	adds	r2, r3, #2
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800617e:	b29b      	uxth	r3, r3
 8006180:	3b01      	subs	r3, #1
 8006182:	b29a      	uxth	r2, r3
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006188:	e018      	b.n	80061bc <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800618a:	f7fd f8c7 	bl	800331c <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	69fb      	ldr	r3, [r7, #28]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	683a      	ldr	r2, [r7, #0]
 8006196:	429a      	cmp	r2, r3
 8006198:	d803      	bhi.n	80061a2 <HAL_SPI_Transmit+0x164>
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061a0:	d102      	bne.n	80061a8 <HAL_SPI_Transmit+0x16a>
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d109      	bne.n	80061bc <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	2201      	movs	r2, #1
 80061ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80061b8:	2303      	movs	r3, #3
 80061ba:	e0b2      	b.n	8006322 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1c7      	bne.n	8006156 <HAL_SPI_Transmit+0x118>
 80061c6:	e083      	b.n	80062d0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d002      	beq.n	80061d6 <HAL_SPI_Transmit+0x198>
 80061d0:	8b7b      	ldrh	r3, [r7, #26]
 80061d2:	2b01      	cmp	r3, #1
 80061d4:	d177      	bne.n	80062c6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061da:	b29b      	uxth	r3, r3
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d912      	bls.n	8006206 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061e4:	881a      	ldrh	r2, [r3, #0]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f0:	1c9a      	adds	r2, r3, #2
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	3b02      	subs	r3, #2
 80061fe:	b29a      	uxth	r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006204:	e05f      	b.n	80062c6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	330c      	adds	r3, #12
 8006210:	7812      	ldrb	r2, [r2, #0]
 8006212:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006218:	1c5a      	adds	r2, r3, #1
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006222:	b29b      	uxth	r3, r3
 8006224:	3b01      	subs	r3, #1
 8006226:	b29a      	uxth	r2, r3
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800622c:	e04b      	b.n	80062c6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	f003 0302 	and.w	r3, r3, #2
 8006238:	2b02      	cmp	r3, #2
 800623a:	d12b      	bne.n	8006294 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006240:	b29b      	uxth	r3, r3
 8006242:	2b01      	cmp	r3, #1
 8006244:	d912      	bls.n	800626c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800624a:	881a      	ldrh	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006256:	1c9a      	adds	r2, r3, #2
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006260:	b29b      	uxth	r3, r3
 8006262:	3b02      	subs	r3, #2
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800626a:	e02c      	b.n	80062c6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	330c      	adds	r3, #12
 8006276:	7812      	ldrb	r2, [r2, #0]
 8006278:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627e:	1c5a      	adds	r2, r3, #1
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006288:	b29b      	uxth	r3, r3
 800628a:	3b01      	subs	r3, #1
 800628c:	b29a      	uxth	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006292:	e018      	b.n	80062c6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006294:	f7fd f842 	bl	800331c <HAL_GetTick>
 8006298:	4602      	mov	r2, r0
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	1ad3      	subs	r3, r2, r3
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	429a      	cmp	r2, r3
 80062a2:	d803      	bhi.n	80062ac <HAL_SPI_Transmit+0x26e>
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062aa:	d102      	bne.n	80062b2 <HAL_SPI_Transmit+0x274>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d109      	bne.n	80062c6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	e02d      	b.n	8006322 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1ae      	bne.n	800622e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062d0:	69fa      	ldr	r2, [r7, #28]
 80062d2:	6839      	ldr	r1, [r7, #0]
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 fd19 	bl	8006d0c <SPI_EndRxTxTransaction>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d002      	beq.n	80062e6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2220      	movs	r2, #32
 80062e4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	689b      	ldr	r3, [r3, #8]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d10a      	bne.n	8006304 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80062ee:	2300      	movs	r3, #0
 80062f0:	617b      	str	r3, [r7, #20]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	617b      	str	r3, [r7, #20]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	617b      	str	r3, [r7, #20]
 8006302:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2201      	movs	r2, #1
 8006308:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2200      	movs	r2, #0
 8006310:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006318:	2b00      	cmp	r3, #0
 800631a:	d001      	beq.n	8006320 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e000      	b.n	8006322 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8006320:	2300      	movs	r3, #0
  }
}
 8006322:	4618      	mov	r0, r3
 8006324:	3720      	adds	r7, #32
 8006326:	46bd      	mov	sp, r7
 8006328:	bd80      	pop	{r7, pc}

0800632a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800632a:	b580      	push	{r7, lr}
 800632c:	b088      	sub	sp, #32
 800632e:	af02      	add	r7, sp, #8
 8006330:	60f8      	str	r0, [r7, #12]
 8006332:	60b9      	str	r1, [r7, #8]
 8006334:	603b      	str	r3, [r7, #0]
 8006336:	4613      	mov	r3, r2
 8006338:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b01      	cmp	r3, #1
 8006344:	d001      	beq.n	800634a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006346:	2302      	movs	r3, #2
 8006348:	e123      	b.n	8006592 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d002      	beq.n	8006356 <HAL_SPI_Receive+0x2c>
 8006350:	88fb      	ldrh	r3, [r7, #6]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d101      	bne.n	800635a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e11b      	b.n	8006592 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006362:	d112      	bne.n	800638a <HAL_SPI_Receive+0x60>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	689b      	ldr	r3, [r3, #8]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d10e      	bne.n	800638a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	2204      	movs	r2, #4
 8006370:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006374:	88fa      	ldrh	r2, [r7, #6]
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	9300      	str	r3, [sp, #0]
 800637a:	4613      	mov	r3, r2
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	68b9      	ldr	r1, [r7, #8]
 8006380:	68f8      	ldr	r0, [r7, #12]
 8006382:	f000 f90a 	bl	800659a <HAL_SPI_TransmitReceive>
 8006386:	4603      	mov	r3, r0
 8006388:	e103      	b.n	8006592 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800638a:	f7fc ffc7 	bl	800331c <HAL_GetTick>
 800638e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006396:	2b01      	cmp	r3, #1
 8006398:	d101      	bne.n	800639e <HAL_SPI_Receive+0x74>
 800639a:	2302      	movs	r3, #2
 800639c:	e0f9      	b.n	8006592 <HAL_SPI_Receive+0x268>
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2201      	movs	r2, #1
 80063a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2204      	movs	r2, #4
 80063aa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	2200      	movs	r2, #0
 80063b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	68ba      	ldr	r2, [r7, #8]
 80063b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	88fa      	ldrh	r2, [r7, #6]
 80063be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	88fa      	ldrh	r2, [r7, #6]
 80063c6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2200      	movs	r2, #0
 80063ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2200      	movs	r2, #0
 80063e6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	68db      	ldr	r3, [r3, #12]
 80063ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80063f0:	d908      	bls.n	8006404 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685a      	ldr	r2, [r3, #4]
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006400:	605a      	str	r2, [r3, #4]
 8006402:	e007      	b.n	8006414 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	685a      	ldr	r2, [r3, #4]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006412:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800641c:	d10f      	bne.n	800643e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800642c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800643c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b40      	cmp	r3, #64	@ 0x40
 800644a:	d007      	beq.n	800645c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	681a      	ldr	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800645a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006464:	d875      	bhi.n	8006552 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006466:	e037      	b.n	80064d8 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689b      	ldr	r3, [r3, #8]
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b01      	cmp	r3, #1
 8006474:	d117      	bne.n	80064a6 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f103 020c 	add.w	r2, r3, #12
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006482:	7812      	ldrb	r2, [r2, #0]
 8006484:	b2d2      	uxtb	r2, r2
 8006486:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648c:	1c5a      	adds	r2, r3, #1
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006498:	b29b      	uxth	r3, r3
 800649a:	3b01      	subs	r3, #1
 800649c:	b29a      	uxth	r2, r3
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80064a4:	e018      	b.n	80064d8 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80064a6:	f7fc ff39 	bl	800331c <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	683a      	ldr	r2, [r7, #0]
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d803      	bhi.n	80064be <HAL_SPI_Receive+0x194>
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80064bc:	d102      	bne.n	80064c4 <HAL_SPI_Receive+0x19a>
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d109      	bne.n	80064d8 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e05c      	b.n	8006592 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064de:	b29b      	uxth	r3, r3
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d1c1      	bne.n	8006468 <HAL_SPI_Receive+0x13e>
 80064e4:	e03b      	b.n	800655e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	689b      	ldr	r3, [r3, #8]
 80064ec:	f003 0301 	and.w	r3, r3, #1
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d115      	bne.n	8006520 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68da      	ldr	r2, [r3, #12]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fe:	b292      	uxth	r2, r2
 8006500:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006506:	1c9a      	adds	r2, r3, #2
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800651e:	e018      	b.n	8006552 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006520:	f7fc fefc 	bl	800331c <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	683a      	ldr	r2, [r7, #0]
 800652c:	429a      	cmp	r2, r3
 800652e:	d803      	bhi.n	8006538 <HAL_SPI_Receive+0x20e>
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006536:	d102      	bne.n	800653e <HAL_SPI_Receive+0x214>
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d109      	bne.n	8006552 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2201      	movs	r2, #1
 8006542:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e01f      	b.n	8006592 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006558:	b29b      	uxth	r3, r3
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1c3      	bne.n	80064e6 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	6839      	ldr	r1, [r7, #0]
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f000 fb56 	bl	8006c14 <SPI_EndRxTransaction>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d002      	beq.n	8006574 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	2220      	movs	r2, #32
 8006572:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	2201      	movs	r2, #1
 8006578:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2200      	movs	r2, #0
 8006580:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006588:	2b00      	cmp	r3, #0
 800658a:	d001      	beq.n	8006590 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e000      	b.n	8006592 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8006590:	2300      	movs	r3, #0
  }
}
 8006592:	4618      	mov	r0, r3
 8006594:	3718      	adds	r7, #24
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}

0800659a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800659a:	b580      	push	{r7, lr}
 800659c:	b08a      	sub	sp, #40	@ 0x28
 800659e:	af00      	add	r7, sp, #0
 80065a0:	60f8      	str	r0, [r7, #12]
 80065a2:	60b9      	str	r1, [r7, #8]
 80065a4:	607a      	str	r2, [r7, #4]
 80065a6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065a8:	2301      	movs	r3, #1
 80065aa:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065ac:	f7fc feb6 	bl	800331c <HAL_GetTick>
 80065b0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065b8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80065c0:	887b      	ldrh	r3, [r7, #2]
 80065c2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80065c4:	887b      	ldrh	r3, [r7, #2]
 80065c6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80065c8:	7ffb      	ldrb	r3, [r7, #31]
 80065ca:	2b01      	cmp	r3, #1
 80065cc:	d00c      	beq.n	80065e8 <HAL_SPI_TransmitReceive+0x4e>
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065d4:	d106      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d102      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x4a>
 80065de:	7ffb      	ldrb	r3, [r7, #31]
 80065e0:	2b04      	cmp	r3, #4
 80065e2:	d001      	beq.n	80065e8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065e4:	2302      	movs	r3, #2
 80065e6:	e1f3      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d005      	beq.n	80065fa <HAL_SPI_TransmitReceive+0x60>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d002      	beq.n	80065fa <HAL_SPI_TransmitReceive+0x60>
 80065f4:	887b      	ldrh	r3, [r7, #2]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d101      	bne.n	80065fe <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	e1e8      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_SPI_TransmitReceive+0x72>
 8006608:	2302      	movs	r3, #2
 800660a:	e1e1      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800661a:	b2db      	uxtb	r3, r3
 800661c:	2b04      	cmp	r3, #4
 800661e:	d003      	beq.n	8006628 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2205      	movs	r2, #5
 8006624:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2200      	movs	r2, #0
 800662c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	887a      	ldrh	r2, [r7, #2]
 8006638:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	887a      	ldrh	r2, [r7, #2]
 8006640:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	68ba      	ldr	r2, [r7, #8]
 8006648:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	887a      	ldrh	r2, [r7, #2]
 800664e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	887a      	ldrh	r2, [r7, #2]
 8006654:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800666a:	d802      	bhi.n	8006672 <HAL_SPI_TransmitReceive+0xd8>
 800666c:	8abb      	ldrh	r3, [r7, #20]
 800666e:	2b01      	cmp	r3, #1
 8006670:	d908      	bls.n	8006684 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006680:	605a      	str	r2, [r3, #4]
 8006682:	e007      	b.n	8006694 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006692:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d007      	beq.n	80066b2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80066b0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80066ba:	f240 8083 	bls.w	80067c4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d002      	beq.n	80066cc <HAL_SPI_TransmitReceive+0x132>
 80066c6:	8afb      	ldrh	r3, [r7, #22]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d16f      	bne.n	80067ac <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066d0:	881a      	ldrh	r2, [r3, #0]
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066dc:	1c9a      	adds	r2, r3, #2
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	3b01      	subs	r3, #1
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066f0:	e05c      	b.n	80067ac <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	689b      	ldr	r3, [r3, #8]
 80066f8:	f003 0302 	and.w	r3, r3, #2
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d11b      	bne.n	8006738 <HAL_SPI_TransmitReceive+0x19e>
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006704:	b29b      	uxth	r3, r3
 8006706:	2b00      	cmp	r3, #0
 8006708:	d016      	beq.n	8006738 <HAL_SPI_TransmitReceive+0x19e>
 800670a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670c:	2b01      	cmp	r3, #1
 800670e:	d113      	bne.n	8006738 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006714:	881a      	ldrh	r2, [r3, #0]
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006720:	1c9a      	adds	r2, r3, #2
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800672a:	b29b      	uxth	r3, r3
 800672c:	3b01      	subs	r3, #1
 800672e:	b29a      	uxth	r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006734:	2300      	movs	r3, #0
 8006736:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689b      	ldr	r3, [r3, #8]
 800673e:	f003 0301 	and.w	r3, r3, #1
 8006742:	2b01      	cmp	r3, #1
 8006744:	d11c      	bne.n	8006780 <HAL_SPI_TransmitReceive+0x1e6>
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800674c:	b29b      	uxth	r3, r3
 800674e:	2b00      	cmp	r3, #0
 8006750:	d016      	beq.n	8006780 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68da      	ldr	r2, [r3, #12]
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800675c:	b292      	uxth	r2, r2
 800675e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006764:	1c9a      	adds	r2, r3, #2
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29a      	uxth	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800677c:	2301      	movs	r3, #1
 800677e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006780:	f7fc fdcc 	bl	800331c <HAL_GetTick>
 8006784:	4602      	mov	r2, r0
 8006786:	6a3b      	ldr	r3, [r7, #32]
 8006788:	1ad3      	subs	r3, r2, r3
 800678a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800678c:	429a      	cmp	r2, r3
 800678e:	d80d      	bhi.n	80067ac <HAL_SPI_TransmitReceive+0x212>
 8006790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006792:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006796:	d009      	beq.n	80067ac <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2201      	movs	r2, #1
 800679c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e111      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b0:	b29b      	uxth	r3, r3
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d19d      	bne.n	80066f2 <HAL_SPI_TransmitReceive+0x158>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067bc:	b29b      	uxth	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d197      	bne.n	80066f2 <HAL_SPI_TransmitReceive+0x158>
 80067c2:	e0e5      	b.n	8006990 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d003      	beq.n	80067d4 <HAL_SPI_TransmitReceive+0x23a>
 80067cc:	8afb      	ldrh	r3, [r7, #22]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	f040 80d1 	bne.w	8006976 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067d8:	b29b      	uxth	r3, r3
 80067da:	2b01      	cmp	r3, #1
 80067dc:	d912      	bls.n	8006804 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e2:	881a      	ldrh	r2, [r3, #0]
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ee:	1c9a      	adds	r2, r3, #2
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	3b02      	subs	r3, #2
 80067fc:	b29a      	uxth	r2, r3
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006802:	e0b8      	b.n	8006976 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	330c      	adds	r3, #12
 800680e:	7812      	ldrb	r2, [r2, #0]
 8006810:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006816:	1c5a      	adds	r2, r3, #1
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006820:	b29b      	uxth	r3, r3
 8006822:	3b01      	subs	r3, #1
 8006824:	b29a      	uxth	r2, r3
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800682a:	e0a4      	b.n	8006976 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	f003 0302 	and.w	r3, r3, #2
 8006836:	2b02      	cmp	r3, #2
 8006838:	d134      	bne.n	80068a4 <HAL_SPI_TransmitReceive+0x30a>
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800683e:	b29b      	uxth	r3, r3
 8006840:	2b00      	cmp	r3, #0
 8006842:	d02f      	beq.n	80068a4 <HAL_SPI_TransmitReceive+0x30a>
 8006844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006846:	2b01      	cmp	r3, #1
 8006848:	d12c      	bne.n	80068a4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800684e:	b29b      	uxth	r3, r3
 8006850:	2b01      	cmp	r3, #1
 8006852:	d912      	bls.n	800687a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006858:	881a      	ldrh	r2, [r3, #0]
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006864:	1c9a      	adds	r2, r3, #2
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800686e:	b29b      	uxth	r3, r3
 8006870:	3b02      	subs	r3, #2
 8006872:	b29a      	uxth	r2, r3
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006878:	e012      	b.n	80068a0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	330c      	adds	r3, #12
 8006884:	7812      	ldrb	r2, [r2, #0]
 8006886:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800688c:	1c5a      	adds	r2, r3, #1
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006896:	b29b      	uxth	r3, r3
 8006898:	3b01      	subs	r3, #1
 800689a:	b29a      	uxth	r2, r3
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80068a0:	2300      	movs	r3, #0
 80068a2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b01      	cmp	r3, #1
 80068b0:	d148      	bne.n	8006944 <HAL_SPI_TransmitReceive+0x3aa>
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d042      	beq.n	8006944 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d923      	bls.n	8006912 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68da      	ldr	r2, [r3, #12]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d4:	b292      	uxth	r2, r2
 80068d6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068dc:	1c9a      	adds	r2, r3, #2
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	3b02      	subs	r3, #2
 80068ec:	b29a      	uxth	r2, r3
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d81f      	bhi.n	8006940 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	685a      	ldr	r2, [r3, #4]
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800690e:	605a      	str	r2, [r3, #4]
 8006910:	e016      	b.n	8006940 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f103 020c 	add.w	r2, r3, #12
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800691e:	7812      	ldrb	r2, [r2, #0]
 8006920:	b2d2      	uxtb	r2, r2
 8006922:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006934:	b29b      	uxth	r3, r3
 8006936:	3b01      	subs	r3, #1
 8006938:	b29a      	uxth	r2, r3
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006940:	2301      	movs	r3, #1
 8006942:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006944:	f7fc fcea 	bl	800331c <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006950:	429a      	cmp	r2, r3
 8006952:	d803      	bhi.n	800695c <HAL_SPI_TransmitReceive+0x3c2>
 8006954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006956:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800695a:	d102      	bne.n	8006962 <HAL_SPI_TransmitReceive+0x3c8>
 800695c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695e:	2b00      	cmp	r3, #0
 8006960:	d109      	bne.n	8006976 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2201      	movs	r2, #1
 8006966:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006972:	2303      	movs	r3, #3
 8006974:	e02c      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800697a:	b29b      	uxth	r3, r3
 800697c:	2b00      	cmp	r3, #0
 800697e:	f47f af55 	bne.w	800682c <HAL_SPI_TransmitReceive+0x292>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006988:	b29b      	uxth	r3, r3
 800698a:	2b00      	cmp	r3, #0
 800698c:	f47f af4e 	bne.w	800682c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006990:	6a3a      	ldr	r2, [r7, #32]
 8006992:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 f9b9 	bl	8006d0c <SPI_EndRxTxTransaction>
 800699a:	4603      	mov	r3, r0
 800699c:	2b00      	cmp	r3, #0
 800699e:	d008      	beq.n	80069b2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	2220      	movs	r2, #32
 80069a4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	2200      	movs	r2, #0
 80069aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e00e      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	e000      	b.n	80069d0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80069ce:	2300      	movs	r3, #0
  }
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3728      	adds	r7, #40	@ 0x28
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b088      	sub	sp, #32
 80069dc:	af00      	add	r7, sp, #0
 80069de:	60f8      	str	r0, [r7, #12]
 80069e0:	60b9      	str	r1, [r7, #8]
 80069e2:	603b      	str	r3, [r7, #0]
 80069e4:	4613      	mov	r3, r2
 80069e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80069e8:	f7fc fc98 	bl	800331c <HAL_GetTick>
 80069ec:	4602      	mov	r2, r0
 80069ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f0:	1a9b      	subs	r3, r3, r2
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	4413      	add	r3, r2
 80069f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80069f8:	f7fc fc90 	bl	800331c <HAL_GetTick>
 80069fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80069fe:	4b39      	ldr	r3, [pc, #228]	@ (8006ae4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	015b      	lsls	r3, r3, #5
 8006a04:	0d1b      	lsrs	r3, r3, #20
 8006a06:	69fa      	ldr	r2, [r7, #28]
 8006a08:	fb02 f303 	mul.w	r3, r2, r3
 8006a0c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006a0e:	e055      	b.n	8006abc <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a16:	d051      	beq.n	8006abc <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006a18:	f7fc fc80 	bl	800331c <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	69bb      	ldr	r3, [r7, #24]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	69fa      	ldr	r2, [r7, #28]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d902      	bls.n	8006a2e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006a28:	69fb      	ldr	r3, [r7, #28]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d13d      	bne.n	8006aaa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006a3c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006a46:	d111      	bne.n	8006a6c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	689b      	ldr	r3, [r3, #8]
 8006a4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a50:	d004      	beq.n	8006a5c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	689b      	ldr	r3, [r3, #8]
 8006a56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a5a:	d107      	bne.n	8006a6c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a6a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a74:	d10f      	bne.n	8006a96 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006a84:	601a      	str	r2, [r3, #0]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a94:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	e018      	b.n	8006adc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006aaa:	697b      	ldr	r3, [r7, #20]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d102      	bne.n	8006ab6 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	61fb      	str	r3, [r7, #28]
 8006ab4:	e002      	b.n	8006abc <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	3b01      	subs	r3, #1
 8006aba:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	689a      	ldr	r2, [r3, #8]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	68ba      	ldr	r2, [r7, #8]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	bf0c      	ite	eq
 8006acc:	2301      	moveq	r3, #1
 8006ace:	2300      	movne	r3, #0
 8006ad0:	b2db      	uxtb	r3, r3
 8006ad2:	461a      	mov	r2, r3
 8006ad4:	79fb      	ldrb	r3, [r7, #7]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d19a      	bne.n	8006a10 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3720      	adds	r7, #32
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	bd80      	pop	{r7, pc}
 8006ae4:	2000001c 	.word	0x2000001c

08006ae8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b08a      	sub	sp, #40	@ 0x28
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	60b9      	str	r1, [r7, #8]
 8006af2:	607a      	str	r2, [r7, #4]
 8006af4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006af6:	2300      	movs	r3, #0
 8006af8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006afa:	f7fc fc0f 	bl	800331c <HAL_GetTick>
 8006afe:	4602      	mov	r2, r0
 8006b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b02:	1a9b      	subs	r3, r3, r2
 8006b04:	683a      	ldr	r2, [r7, #0]
 8006b06:	4413      	add	r3, r2
 8006b08:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006b0a:	f7fc fc07 	bl	800331c <HAL_GetTick>
 8006b0e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	330c      	adds	r3, #12
 8006b16:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006b18:	4b3d      	ldr	r3, [pc, #244]	@ (8006c10 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	00da      	lsls	r2, r3, #3
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	0d1b      	lsrs	r3, r3, #20
 8006b28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b2a:	fb02 f303 	mul.w	r3, r2, r3
 8006b2e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006b30:	e061      	b.n	8006bf6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006b38:	d107      	bne.n	8006b4a <SPI_WaitFifoStateUntilTimeout+0x62>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d104      	bne.n	8006b4a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	781b      	ldrb	r3, [r3, #0]
 8006b44:	b2db      	uxtb	r3, r3
 8006b46:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006b48:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006b4a:	683b      	ldr	r3, [r7, #0]
 8006b4c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006b50:	d051      	beq.n	8006bf6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006b52:	f7fc fbe3 	bl	800331c <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	6a3b      	ldr	r3, [r7, #32]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d902      	bls.n	8006b68 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d13d      	bne.n	8006be4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	685a      	ldr	r2, [r3, #4]
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b76:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b80:	d111      	bne.n	8006ba6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b8a:	d004      	beq.n	8006b96 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b94:	d107      	bne.n	8006ba6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ba4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bae:	d10f      	bne.n	8006bd0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006bbe:	601a      	str	r2, [r3, #0]
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bce:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e011      	b.n	8006c08 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d102      	bne.n	8006bf0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8006bea:	2300      	movs	r3, #0
 8006bec:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bee:	e002      	b.n	8006bf6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	3b01      	subs	r3, #1
 8006bf4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	689a      	ldr	r2, [r3, #8]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	4013      	ands	r3, r2
 8006c00:	687a      	ldr	r2, [r7, #4]
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d195      	bne.n	8006b32 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3728      	adds	r7, #40	@ 0x28
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	2000001c 	.word	0x2000001c

08006c14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b088      	sub	sp, #32
 8006c18:	af02      	add	r7, sp, #8
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c28:	d111      	bne.n	8006c4e <SPI_EndRxTransaction+0x3a>
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c32:	d004      	beq.n	8006c3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c3c:	d107      	bne.n	8006c4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c4c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c56:	d112      	bne.n	8006c7e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	9300      	str	r3, [sp, #0]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	2180      	movs	r1, #128	@ 0x80
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f7ff feb8 	bl	80069d8 <SPI_WaitFlagStateUntilTimeout>
 8006c68:	4603      	mov	r3, r0
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d021      	beq.n	8006cb2 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c72:	f043 0220 	orr.w	r2, r3, #32
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e03d      	b.n	8006cfa <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006c7e:	4b21      	ldr	r3, [pc, #132]	@ (8006d04 <SPI_EndRxTransaction+0xf0>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a21      	ldr	r2, [pc, #132]	@ (8006d08 <SPI_EndRxTransaction+0xf4>)
 8006c84:	fba2 2303 	umull	r2, r3, r2, r3
 8006c88:	0d5b      	lsrs	r3, r3, #21
 8006c8a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006c8e:	fb02 f303 	mul.w	r3, r2, r3
 8006c92:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00a      	beq.n	8006cb0 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8006c9a:	697b      	ldr	r3, [r7, #20]
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006caa:	2b80      	cmp	r3, #128	@ 0x80
 8006cac:	d0f2      	beq.n	8006c94 <SPI_EndRxTransaction+0x80>
 8006cae:	e000      	b.n	8006cb2 <SPI_EndRxTransaction+0x9e>
        break;
 8006cb0:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006cba:	d11d      	bne.n	8006cf8 <SPI_EndRxTransaction+0xe4>
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	689b      	ldr	r3, [r3, #8]
 8006cc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cc4:	d004      	beq.n	8006cd0 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cce:	d113      	bne.n	8006cf8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	9300      	str	r3, [sp, #0]
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2200      	movs	r2, #0
 8006cd8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f7ff ff03 	bl	8006ae8 <SPI_WaitFifoStateUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d007      	beq.n	8006cf8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006cec:	f043 0220 	orr.w	r2, r3, #32
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e000      	b.n	8006cfa <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8006cf8:	2300      	movs	r3, #0
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}
 8006d02:	bf00      	nop
 8006d04:	2000001c 	.word	0x2000001c
 8006d08:	165e9f81 	.word	0x165e9f81

08006d0c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b088      	sub	sp, #32
 8006d10:	af02      	add	r7, sp, #8
 8006d12:	60f8      	str	r0, [r7, #12]
 8006d14:	60b9      	str	r1, [r7, #8]
 8006d16:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	9300      	str	r3, [sp, #0]
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006d24:	68f8      	ldr	r0, [r7, #12]
 8006d26:	f7ff fedf 	bl	8006ae8 <SPI_WaitFifoStateUntilTimeout>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d007      	beq.n	8006d40 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d34:	f043 0220 	orr.w	r2, r3, #32
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e046      	b.n	8006dce <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006d40:	4b25      	ldr	r3, [pc, #148]	@ (8006dd8 <SPI_EndRxTxTransaction+0xcc>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a25      	ldr	r2, [pc, #148]	@ (8006ddc <SPI_EndRxTxTransaction+0xd0>)
 8006d46:	fba2 2303 	umull	r2, r3, r2, r3
 8006d4a:	0d5b      	lsrs	r3, r3, #21
 8006d4c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006d50:	fb02 f303 	mul.w	r3, r2, r3
 8006d54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d5e:	d112      	bne.n	8006d86 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2200      	movs	r2, #0
 8006d68:	2180      	movs	r1, #128	@ 0x80
 8006d6a:	68f8      	ldr	r0, [r7, #12]
 8006d6c:	f7ff fe34 	bl	80069d8 <SPI_WaitFlagStateUntilTimeout>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d016      	beq.n	8006da4 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d7a:	f043 0220 	orr.w	r2, r3, #32
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e023      	b.n	8006dce <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d00a      	beq.n	8006da2 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d9c:	2b80      	cmp	r3, #128	@ 0x80
 8006d9e:	d0f2      	beq.n	8006d86 <SPI_EndRxTxTransaction+0x7a>
 8006da0:	e000      	b.n	8006da4 <SPI_EndRxTxTransaction+0x98>
        break;
 8006da2:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	2200      	movs	r2, #0
 8006dac:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006db0:	68f8      	ldr	r0, [r7, #12]
 8006db2:	f7ff fe99 	bl	8006ae8 <SPI_WaitFifoStateUntilTimeout>
 8006db6:	4603      	mov	r3, r0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d007      	beq.n	8006dcc <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dc0:	f043 0220 	orr.w	r2, r3, #32
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e000      	b.n	8006dce <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8006dcc:	2300      	movs	r3, #0
}
 8006dce:	4618      	mov	r0, r3
 8006dd0:	3718      	adds	r7, #24
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	bd80      	pop	{r7, pc}
 8006dd6:	bf00      	nop
 8006dd8:	2000001c 	.word	0x2000001c
 8006ddc:	165e9f81 	.word	0x165e9f81

08006de0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006de0:	b084      	sub	sp, #16
 8006de2:	b580      	push	{r7, lr}
 8006de4:	b084      	sub	sp, #16
 8006de6:	af00      	add	r7, sp, #0
 8006de8:	6078      	str	r0, [r7, #4]
 8006dea:	f107 001c 	add.w	r0, r7, #28
 8006dee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006df2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d127      	bne.n	8006e4a <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dfe:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	4b3a      	ldr	r3, [pc, #232]	@ (8006ef4 <USB_CoreInit+0x114>)
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	687a      	ldr	r2, [r7, #4]
 8006e10:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f043 0210 	orr.w	r2, r3, #16
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006e2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e2e:	2b01      	cmp	r3, #1
 8006e30:	d105      	bne.n	8006e3e <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f001 fb20 	bl	8008484 <USB_CoreReset>
 8006e44:	4603      	mov	r3, r0
 8006e46:	73fb      	strb	r3, [r7, #15]
 8006e48:	e03c      	b.n	8006ec4 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8006e4a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006e4e:	2b03      	cmp	r3, #3
 8006e50:	d127      	bne.n	8006ea2 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	68da      	ldr	r2, [r3, #12]
 8006e62:	4b24      	ldr	r3, [pc, #144]	@ (8006ef4 <USB_CoreInit+0x114>)
 8006e64:	4013      	ands	r3, r2
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	f023 0210 	bic.w	r2, r3, #16
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8006e82:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006e86:	2b01      	cmp	r3, #1
 8006e88:	d105      	bne.n	8006e96 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f001 faf4 	bl	8008484 <USB_CoreReset>
 8006e9c:	4603      	mov	r3, r0
 8006e9e:	73fb      	strb	r3, [r7, #15]
 8006ea0:	e010      	b.n	8006ec4 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f001 fae8 	bl	8008484 <USB_CoreReset>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ebc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8006ec4:	7fbb      	ldrb	r3, [r7, #30]
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d10b      	bne.n	8006ee2 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	689b      	ldr	r3, [r3, #8]
 8006ece:	f043 0206 	orr.w	r2, r3, #6
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f043 0220 	orr.w	r2, r3, #32
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006eee:	b004      	add	sp, #16
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	ffbdffbf 	.word	0xffbdffbf

08006ef8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	b087      	sub	sp, #28
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	60b9      	str	r1, [r7, #8]
 8006f02:	4613      	mov	r3, r2
 8006f04:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006f06:	79fb      	ldrb	r3, [r7, #7]
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d165      	bne.n	8006fd8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	4a41      	ldr	r2, [pc, #260]	@ (8007014 <USB_SetTurnaroundTime+0x11c>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d906      	bls.n	8006f22 <USB_SetTurnaroundTime+0x2a>
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	4a40      	ldr	r2, [pc, #256]	@ (8007018 <USB_SetTurnaroundTime+0x120>)
 8006f18:	4293      	cmp	r3, r2
 8006f1a:	d202      	bcs.n	8006f22 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006f1c:	230f      	movs	r3, #15
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	e062      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	4a3c      	ldr	r2, [pc, #240]	@ (8007018 <USB_SetTurnaroundTime+0x120>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d306      	bcc.n	8006f38 <USB_SetTurnaroundTime+0x40>
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	4a3b      	ldr	r2, [pc, #236]	@ (800701c <USB_SetTurnaroundTime+0x124>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d202      	bcs.n	8006f38 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006f32:	230e      	movs	r3, #14
 8006f34:	617b      	str	r3, [r7, #20]
 8006f36:	e057      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006f38:	68bb      	ldr	r3, [r7, #8]
 8006f3a:	4a38      	ldr	r2, [pc, #224]	@ (800701c <USB_SetTurnaroundTime+0x124>)
 8006f3c:	4293      	cmp	r3, r2
 8006f3e:	d306      	bcc.n	8006f4e <USB_SetTurnaroundTime+0x56>
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	4a37      	ldr	r2, [pc, #220]	@ (8007020 <USB_SetTurnaroundTime+0x128>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d202      	bcs.n	8006f4e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006f48:	230d      	movs	r3, #13
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	e04c      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	4a33      	ldr	r2, [pc, #204]	@ (8007020 <USB_SetTurnaroundTime+0x128>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d306      	bcc.n	8006f64 <USB_SetTurnaroundTime+0x6c>
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	4a32      	ldr	r2, [pc, #200]	@ (8007024 <USB_SetTurnaroundTime+0x12c>)
 8006f5a:	4293      	cmp	r3, r2
 8006f5c:	d802      	bhi.n	8006f64 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006f5e:	230c      	movs	r3, #12
 8006f60:	617b      	str	r3, [r7, #20]
 8006f62:	e041      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006f64:	68bb      	ldr	r3, [r7, #8]
 8006f66:	4a2f      	ldr	r2, [pc, #188]	@ (8007024 <USB_SetTurnaroundTime+0x12c>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d906      	bls.n	8006f7a <USB_SetTurnaroundTime+0x82>
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	4a2e      	ldr	r2, [pc, #184]	@ (8007028 <USB_SetTurnaroundTime+0x130>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d802      	bhi.n	8006f7a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006f74:	230b      	movs	r3, #11
 8006f76:	617b      	str	r3, [r7, #20]
 8006f78:	e036      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	4a2a      	ldr	r2, [pc, #168]	@ (8007028 <USB_SetTurnaroundTime+0x130>)
 8006f7e:	4293      	cmp	r3, r2
 8006f80:	d906      	bls.n	8006f90 <USB_SetTurnaroundTime+0x98>
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	4a29      	ldr	r2, [pc, #164]	@ (800702c <USB_SetTurnaroundTime+0x134>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d802      	bhi.n	8006f90 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006f8a:	230a      	movs	r3, #10
 8006f8c:	617b      	str	r3, [r7, #20]
 8006f8e:	e02b      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	4a26      	ldr	r2, [pc, #152]	@ (800702c <USB_SetTurnaroundTime+0x134>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d906      	bls.n	8006fa6 <USB_SetTurnaroundTime+0xae>
 8006f98:	68bb      	ldr	r3, [r7, #8]
 8006f9a:	4a25      	ldr	r2, [pc, #148]	@ (8007030 <USB_SetTurnaroundTime+0x138>)
 8006f9c:	4293      	cmp	r3, r2
 8006f9e:	d202      	bcs.n	8006fa6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006fa0:	2309      	movs	r3, #9
 8006fa2:	617b      	str	r3, [r7, #20]
 8006fa4:	e020      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	4a21      	ldr	r2, [pc, #132]	@ (8007030 <USB_SetTurnaroundTime+0x138>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d306      	bcc.n	8006fbc <USB_SetTurnaroundTime+0xc4>
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	4a20      	ldr	r2, [pc, #128]	@ (8007034 <USB_SetTurnaroundTime+0x13c>)
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d802      	bhi.n	8006fbc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006fb6:	2308      	movs	r3, #8
 8006fb8:	617b      	str	r3, [r7, #20]
 8006fba:	e015      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	4a1d      	ldr	r2, [pc, #116]	@ (8007034 <USB_SetTurnaroundTime+0x13c>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d906      	bls.n	8006fd2 <USB_SetTurnaroundTime+0xda>
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8007038 <USB_SetTurnaroundTime+0x140>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d202      	bcs.n	8006fd2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006fcc:	2307      	movs	r3, #7
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	e00a      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006fd2:	2306      	movs	r3, #6
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	e007      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006fd8:	79fb      	ldrb	r3, [r7, #7]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d102      	bne.n	8006fe4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006fde:	2309      	movs	r3, #9
 8006fe0:	617b      	str	r3, [r7, #20]
 8006fe2:	e001      	b.n	8006fe8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006fe4:	2309      	movs	r3, #9
 8006fe6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	68db      	ldr	r3, [r3, #12]
 8006fec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	029b      	lsls	r3, r3, #10
 8006ffc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007000:	431a      	orrs	r2, r3
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr
 8007014:	00d8acbf 	.word	0x00d8acbf
 8007018:	00e4e1c0 	.word	0x00e4e1c0
 800701c:	00f42400 	.word	0x00f42400
 8007020:	01067380 	.word	0x01067380
 8007024:	011a499f 	.word	0x011a499f
 8007028:	01312cff 	.word	0x01312cff
 800702c:	014ca43f 	.word	0x014ca43f
 8007030:	016e3600 	.word	0x016e3600
 8007034:	01a6ab1f 	.word	0x01a6ab1f
 8007038:	01e84800 	.word	0x01e84800

0800703c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	f043 0201 	orr.w	r2, r3, #1
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007050:	2300      	movs	r3, #0
}
 8007052:	4618      	mov	r0, r3
 8007054:	370c      	adds	r7, #12
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr

0800705e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800705e:	b480      	push	{r7}
 8007060:	b083      	sub	sp, #12
 8007062:	af00      	add	r7, sp, #0
 8007064:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	689b      	ldr	r3, [r3, #8]
 800706a:	f023 0201 	bic.w	r2, r3, #1
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr

08007080 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b084      	sub	sp, #16
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	460b      	mov	r3, r1
 800708a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800708c:	2300      	movs	r3, #0
 800708e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	68db      	ldr	r3, [r3, #12]
 8007094:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800709c:	78fb      	ldrb	r3, [r7, #3]
 800709e:	2b01      	cmp	r3, #1
 80070a0:	d115      	bne.n	80070ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80070ae:	200a      	movs	r0, #10
 80070b0:	f7fc f940 	bl	8003334 <HAL_Delay>
      ms += 10U;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	330a      	adds	r3, #10
 80070b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f001 f951 	bl	8008362 <USB_GetMode>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b01      	cmp	r3, #1
 80070c4:	d01e      	beq.n	8007104 <USB_SetCurrentMode+0x84>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80070ca:	d9f0      	bls.n	80070ae <USB_SetCurrentMode+0x2e>
 80070cc:	e01a      	b.n	8007104 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80070ce:	78fb      	ldrb	r3, [r7, #3]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d115      	bne.n	8007100 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	68db      	ldr	r3, [r3, #12]
 80070d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80070e0:	200a      	movs	r0, #10
 80070e2:	f7fc f927 	bl	8003334 <HAL_Delay>
      ms += 10U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	330a      	adds	r3, #10
 80070ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f001 f938 	bl	8008362 <USB_GetMode>
 80070f2:	4603      	mov	r3, r0
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d005      	beq.n	8007104 <USB_SetCurrentMode+0x84>
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80070fc:	d9f0      	bls.n	80070e0 <USB_SetCurrentMode+0x60>
 80070fe:	e001      	b.n	8007104 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007100:	2301      	movs	r3, #1
 8007102:	e005      	b.n	8007110 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2bc8      	cmp	r3, #200	@ 0xc8
 8007108:	d101      	bne.n	800710e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e000      	b.n	8007110 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3710      	adds	r7, #16
 8007114:	46bd      	mov	sp, r7
 8007116:	bd80      	pop	{r7, pc}

08007118 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007118:	b084      	sub	sp, #16
 800711a:	b580      	push	{r7, lr}
 800711c:	b086      	sub	sp, #24
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
 8007122:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007126:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800712a:	2300      	movs	r3, #0
 800712c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007132:	2300      	movs	r3, #0
 8007134:	613b      	str	r3, [r7, #16]
 8007136:	e009      	b.n	800714c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007138:	687a      	ldr	r2, [r7, #4]
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	3340      	adds	r3, #64	@ 0x40
 800713e:	009b      	lsls	r3, r3, #2
 8007140:	4413      	add	r3, r2
 8007142:	2200      	movs	r2, #0
 8007144:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	3301      	adds	r3, #1
 800714a:	613b      	str	r3, [r7, #16]
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	2b0e      	cmp	r3, #14
 8007150:	d9f2      	bls.n	8007138 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007152:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007156:	2b00      	cmp	r3, #0
 8007158:	d11c      	bne.n	8007194 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	68fa      	ldr	r2, [r7, #12]
 8007164:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007168:	f043 0302 	orr.w	r3, r3, #2
 800716c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007172:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	601a      	str	r2, [r3, #0]
 8007192:	e005      	b.n	80071a0 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007198:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80071a6:	461a      	mov	r2, r3
 80071a8:	2300      	movs	r3, #0
 80071aa:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80071ac:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d10d      	bne.n	80071d0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d104      	bne.n	80071c6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071bc:	2100      	movs	r1, #0
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f97a 	bl	80074b8 <USB_SetDevSpeed>
 80071c4:	e01a      	b.n	80071fc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80071c6:	2101      	movs	r1, #1
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f975 	bl	80074b8 <USB_SetDevSpeed>
 80071ce:	e015      	b.n	80071fc <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80071d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80071d4:	2b03      	cmp	r3, #3
 80071d6:	d10d      	bne.n	80071f4 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80071d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d104      	bne.n	80071ea <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80071e0:	2100      	movs	r1, #0
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f968 	bl	80074b8 <USB_SetDevSpeed>
 80071e8:	e008      	b.n	80071fc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80071ea:	2101      	movs	r1, #1
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f963 	bl	80074b8 <USB_SetDevSpeed>
 80071f2:	e003      	b.n	80071fc <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80071f4:	2103      	movs	r1, #3
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 f95e 	bl	80074b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80071fc:	2110      	movs	r1, #16
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f8fa 	bl	80073f8 <USB_FlushTxFifo>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f000 f924 	bl	800745c <USB_FlushRxFifo>
 8007214:	4603      	mov	r3, r0
 8007216:	2b00      	cmp	r3, #0
 8007218:	d001      	beq.n	800721e <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007224:	461a      	mov	r2, r3
 8007226:	2300      	movs	r3, #0
 8007228:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007230:	461a      	mov	r2, r3
 8007232:	2300      	movs	r3, #0
 8007234:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800723c:	461a      	mov	r2, r3
 800723e:	2300      	movs	r3, #0
 8007240:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007242:	2300      	movs	r3, #0
 8007244:	613b      	str	r3, [r7, #16]
 8007246:	e043      	b.n	80072d0 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007248:	693b      	ldr	r3, [r7, #16]
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800725a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800725e:	d118      	bne.n	8007292 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10a      	bne.n	800727c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007266:	693b      	ldr	r3, [r7, #16]
 8007268:	015a      	lsls	r2, r3, #5
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	4413      	add	r3, r2
 800726e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007272:	461a      	mov	r2, r3
 8007274:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007278:	6013      	str	r3, [r2, #0]
 800727a:	e013      	b.n	80072a4 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	4413      	add	r3, r2
 8007284:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007288:	461a      	mov	r2, r3
 800728a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800728e:	6013      	str	r3, [r2, #0]
 8007290:	e008      	b.n	80072a4 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	015a      	lsls	r2, r3, #5
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4413      	add	r3, r2
 800729a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800729e:	461a      	mov	r2, r3
 80072a0:	2300      	movs	r3, #0
 80072a2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80072a4:	693b      	ldr	r3, [r7, #16]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072b0:	461a      	mov	r2, r3
 80072b2:	2300      	movs	r3, #0
 80072b4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80072b6:	693b      	ldr	r3, [r7, #16]
 80072b8:	015a      	lsls	r2, r3, #5
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	4413      	add	r3, r2
 80072be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80072c2:	461a      	mov	r2, r3
 80072c4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80072c8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072ca:	693b      	ldr	r3, [r7, #16]
 80072cc:	3301      	adds	r3, #1
 80072ce:	613b      	str	r3, [r7, #16]
 80072d0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80072d4:	461a      	mov	r2, r3
 80072d6:	693b      	ldr	r3, [r7, #16]
 80072d8:	4293      	cmp	r3, r2
 80072da:	d3b5      	bcc.n	8007248 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80072dc:	2300      	movs	r3, #0
 80072de:	613b      	str	r3, [r7, #16]
 80072e0:	e043      	b.n	800736a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80072e2:	693b      	ldr	r3, [r7, #16]
 80072e4:	015a      	lsls	r2, r3, #5
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	4413      	add	r3, r2
 80072ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80072f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072f8:	d118      	bne.n	800732c <USB_DevInit+0x214>
    {
      if (i == 0U)
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d10a      	bne.n	8007316 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	015a      	lsls	r2, r3, #5
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	4413      	add	r3, r2
 8007308:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800730c:	461a      	mov	r2, r3
 800730e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007312:	6013      	str	r3, [r2, #0]
 8007314:	e013      	b.n	800733e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	015a      	lsls	r2, r3, #5
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	4413      	add	r3, r2
 800731e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007322:	461a      	mov	r2, r3
 8007324:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007328:	6013      	str	r3, [r2, #0]
 800732a:	e008      	b.n	800733e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800732c:	693b      	ldr	r3, [r7, #16]
 800732e:	015a      	lsls	r2, r3, #5
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	4413      	add	r3, r2
 8007334:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007338:	461a      	mov	r2, r3
 800733a:	2300      	movs	r3, #0
 800733c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	015a      	lsls	r2, r3, #5
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	4413      	add	r3, r2
 8007346:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800734a:	461a      	mov	r2, r3
 800734c:	2300      	movs	r3, #0
 800734e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	015a      	lsls	r2, r3, #5
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	4413      	add	r3, r2
 8007358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800735c:	461a      	mov	r2, r3
 800735e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007362:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007364:	693b      	ldr	r3, [r7, #16]
 8007366:	3301      	adds	r3, #1
 8007368:	613b      	str	r3, [r7, #16]
 800736a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800736e:	461a      	mov	r2, r3
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	4293      	cmp	r3, r2
 8007374:	d3b5      	bcc.n	80072e2 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	68fa      	ldr	r2, [r7, #12]
 8007380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007388:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	2200      	movs	r2, #0
 800738e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007396:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007398:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800739c:	2b00      	cmp	r3, #0
 800739e:	d105      	bne.n	80073ac <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	699b      	ldr	r3, [r3, #24]
 80073a4:	f043 0210 	orr.w	r2, r3, #16
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	699a      	ldr	r2, [r3, #24]
 80073b0:	4b0f      	ldr	r3, [pc, #60]	@ (80073f0 <USB_DevInit+0x2d8>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	687a      	ldr	r2, [r7, #4]
 80073b6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80073b8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d005      	beq.n	80073cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	699b      	ldr	r3, [r3, #24]
 80073c4:	f043 0208 	orr.w	r2, r3, #8
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80073cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d105      	bne.n	80073e0 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	699a      	ldr	r2, [r3, #24]
 80073d8:	4b06      	ldr	r3, [pc, #24]	@ (80073f4 <USB_DevInit+0x2dc>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80073e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3718      	adds	r7, #24
 80073e6:	46bd      	mov	sp, r7
 80073e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80073ec:	b004      	add	sp, #16
 80073ee:	4770      	bx	lr
 80073f0:	803c3800 	.word	0x803c3800
 80073f4:	40000004 	.word	0x40000004

080073f8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80073f8:	b480      	push	{r7}
 80073fa:	b085      	sub	sp, #20
 80073fc:	af00      	add	r7, sp, #0
 80073fe:	6078      	str	r0, [r7, #4]
 8007400:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007402:	2300      	movs	r3, #0
 8007404:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	3301      	adds	r3, #1
 800740a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007412:	d901      	bls.n	8007418 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e01b      	b.n	8007450 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	2b00      	cmp	r3, #0
 800741e:	daf2      	bge.n	8007406 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007420:	2300      	movs	r3, #0
 8007422:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	019b      	lsls	r3, r3, #6
 8007428:	f043 0220 	orr.w	r2, r3, #32
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	3301      	adds	r3, #1
 8007434:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800743c:	d901      	bls.n	8007442 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800743e:	2303      	movs	r3, #3
 8007440:	e006      	b.n	8007450 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	f003 0320 	and.w	r3, r3, #32
 800744a:	2b20      	cmp	r3, #32
 800744c:	d0f0      	beq.n	8007430 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3714      	adds	r7, #20
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007464:	2300      	movs	r3, #0
 8007466:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	3301      	adds	r3, #1
 800746c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007474:	d901      	bls.n	800747a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007476:	2303      	movs	r3, #3
 8007478:	e018      	b.n	80074ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	2b00      	cmp	r3, #0
 8007480:	daf2      	bge.n	8007468 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007482:	2300      	movs	r3, #0
 8007484:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2210      	movs	r2, #16
 800748a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	3301      	adds	r3, #1
 8007490:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007498:	d901      	bls.n	800749e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e006      	b.n	80074ac <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	691b      	ldr	r3, [r3, #16]
 80074a2:	f003 0310 	and.w	r3, r3, #16
 80074a6:	2b10      	cmp	r3, #16
 80074a8:	d0f0      	beq.n	800748c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80074aa:	2300      	movs	r3, #0
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3714      	adds	r7, #20
 80074b0:	46bd      	mov	sp, r7
 80074b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b6:	4770      	bx	lr

080074b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b085      	sub	sp, #20
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	460b      	mov	r3, r1
 80074c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	78fb      	ldrb	r3, [r7, #3]
 80074d2:	68f9      	ldr	r1, [r7, #12]
 80074d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80074d8:	4313      	orrs	r3, r2
 80074da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80074dc:	2300      	movs	r3, #0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3714      	adds	r7, #20
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr

080074ea <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b087      	sub	sp, #28
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80074f6:	693b      	ldr	r3, [r7, #16]
 80074f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	f003 0306 	and.w	r3, r3, #6
 8007502:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d102      	bne.n	8007510 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800750a:	2300      	movs	r3, #0
 800750c:	75fb      	strb	r3, [r7, #23]
 800750e:	e00a      	b.n	8007526 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	2b02      	cmp	r3, #2
 8007514:	d002      	beq.n	800751c <USB_GetDevSpeed+0x32>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b06      	cmp	r3, #6
 800751a:	d102      	bne.n	8007522 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800751c:	2302      	movs	r3, #2
 800751e:	75fb      	strb	r3, [r7, #23]
 8007520:	e001      	b.n	8007526 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007522:	230f      	movs	r3, #15
 8007524:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007526:	7dfb      	ldrb	r3, [r7, #23]
}
 8007528:	4618      	mov	r0, r3
 800752a:	371c      	adds	r7, #28
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007534:	b480      	push	{r7}
 8007536:	b085      	sub	sp, #20
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	785b      	ldrb	r3, [r3, #1]
 800754c:	2b01      	cmp	r3, #1
 800754e:	d139      	bne.n	80075c4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007556:	69da      	ldr	r2, [r3, #28]
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	781b      	ldrb	r3, [r3, #0]
 800755c:	f003 030f 	and.w	r3, r3, #15
 8007560:	2101      	movs	r1, #1
 8007562:	fa01 f303 	lsl.w	r3, r1, r3
 8007566:	b29b      	uxth	r3, r3
 8007568:	68f9      	ldr	r1, [r7, #12]
 800756a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800756e:	4313      	orrs	r3, r2
 8007570:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007572:	68bb      	ldr	r3, [r7, #8]
 8007574:	015a      	lsls	r2, r3, #5
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	4413      	add	r3, r2
 800757a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d153      	bne.n	8007630 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	4413      	add	r3, r2
 8007590:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	791b      	ldrb	r3, [r3, #4]
 80075a2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075a4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	059b      	lsls	r3, r3, #22
 80075aa:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80075ac:	431a      	orrs	r2, r3
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	0159      	lsls	r1, r3, #5
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	440b      	add	r3, r1
 80075b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ba:	4619      	mov	r1, r3
 80075bc:	4b20      	ldr	r3, [pc, #128]	@ (8007640 <USB_ActivateEndpoint+0x10c>)
 80075be:	4313      	orrs	r3, r2
 80075c0:	600b      	str	r3, [r1, #0]
 80075c2:	e035      	b.n	8007630 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	f003 030f 	and.w	r3, r3, #15
 80075d4:	2101      	movs	r1, #1
 80075d6:	fa01 f303 	lsl.w	r3, r1, r3
 80075da:	041b      	lsls	r3, r3, #16
 80075dc:	68f9      	ldr	r1, [r7, #12]
 80075de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075e2:	4313      	orrs	r3, r2
 80075e4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d119      	bne.n	8007630 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	015a      	lsls	r2, r3, #5
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	689b      	ldr	r3, [r3, #8]
 800760e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	791b      	ldrb	r3, [r3, #4]
 8007616:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007618:	430b      	orrs	r3, r1
 800761a:	431a      	orrs	r2, r3
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	0159      	lsls	r1, r3, #5
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	440b      	add	r3, r1
 8007624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007628:	4619      	mov	r1, r3
 800762a:	4b05      	ldr	r3, [pc, #20]	@ (8007640 <USB_ActivateEndpoint+0x10c>)
 800762c:	4313      	orrs	r3, r2
 800762e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007630:	2300      	movs	r3, #0
}
 8007632:	4618      	mov	r0, r3
 8007634:	3714      	adds	r7, #20
 8007636:	46bd      	mov	sp, r7
 8007638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	10008000 	.word	0x10008000

08007644 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	781b      	ldrb	r3, [r3, #0]
 8007656:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	785b      	ldrb	r3, [r3, #1]
 800765c:	2b01      	cmp	r3, #1
 800765e:	d161      	bne.n	8007724 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	015a      	lsls	r2, r3, #5
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	4413      	add	r3, r2
 8007668:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007672:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007676:	d11f      	bne.n	80076b8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	015a      	lsls	r2, r3, #5
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	4413      	add	r3, r2
 8007680:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	0151      	lsls	r1, r2, #5
 800768a:	68fa      	ldr	r2, [r7, #12]
 800768c:	440a      	add	r2, r1
 800768e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007692:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007696:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	015a      	lsls	r2, r3, #5
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	4413      	add	r3, r2
 80076a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	68ba      	ldr	r2, [r7, #8]
 80076a8:	0151      	lsls	r1, r2, #5
 80076aa:	68fa      	ldr	r2, [r7, #12]
 80076ac:	440a      	add	r2, r1
 80076ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076b2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80076b6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076be:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	781b      	ldrb	r3, [r3, #0]
 80076c4:	f003 030f 	and.w	r3, r3, #15
 80076c8:	2101      	movs	r1, #1
 80076ca:	fa01 f303 	lsl.w	r3, r1, r3
 80076ce:	b29b      	uxth	r3, r3
 80076d0:	43db      	mvns	r3, r3
 80076d2:	68f9      	ldr	r1, [r7, #12]
 80076d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076d8:	4013      	ands	r3, r2
 80076da:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076e2:	69da      	ldr	r2, [r3, #28]
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	f003 030f 	and.w	r3, r3, #15
 80076ec:	2101      	movs	r1, #1
 80076ee:	fa01 f303 	lsl.w	r3, r1, r3
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	43db      	mvns	r3, r3
 80076f6:	68f9      	ldr	r1, [r7, #12]
 80076f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076fc:	4013      	ands	r3, r2
 80076fe:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	0159      	lsls	r1, r3, #5
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	440b      	add	r3, r1
 8007716:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800771a:	4619      	mov	r1, r3
 800771c:	4b35      	ldr	r3, [pc, #212]	@ (80077f4 <USB_DeactivateEndpoint+0x1b0>)
 800771e:	4013      	ands	r3, r2
 8007720:	600b      	str	r3, [r1, #0]
 8007722:	e060      	b.n	80077e6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	015a      	lsls	r2, r3, #5
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	4413      	add	r3, r2
 800772c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007736:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800773a:	d11f      	bne.n	800777c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	68ba      	ldr	r2, [r7, #8]
 800774c:	0151      	lsls	r1, r2, #5
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	440a      	add	r2, r1
 8007752:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007756:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800775a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	015a      	lsls	r2, r3, #5
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	4413      	add	r3, r2
 8007764:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	0151      	lsls	r1, r2, #5
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	440a      	add	r2, r1
 8007772:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007776:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800777a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007782:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	781b      	ldrb	r3, [r3, #0]
 8007788:	f003 030f 	and.w	r3, r3, #15
 800778c:	2101      	movs	r1, #1
 800778e:	fa01 f303 	lsl.w	r3, r1, r3
 8007792:	041b      	lsls	r3, r3, #16
 8007794:	43db      	mvns	r3, r3
 8007796:	68f9      	ldr	r1, [r7, #12]
 8007798:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800779c:	4013      	ands	r3, r2
 800779e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077a6:	69da      	ldr	r2, [r3, #28]
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	f003 030f 	and.w	r3, r3, #15
 80077b0:	2101      	movs	r1, #1
 80077b2:	fa01 f303 	lsl.w	r3, r1, r3
 80077b6:	041b      	lsls	r3, r3, #16
 80077b8:	43db      	mvns	r3, r3
 80077ba:	68f9      	ldr	r1, [r7, #12]
 80077bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077c0:	4013      	ands	r3, r2
 80077c2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	015a      	lsls	r2, r3, #5
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	4413      	add	r3, r2
 80077cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d0:	681a      	ldr	r2, [r3, #0]
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	0159      	lsls	r1, r3, #5
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	440b      	add	r3, r1
 80077da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077de:	4619      	mov	r1, r3
 80077e0:	4b05      	ldr	r3, [pc, #20]	@ (80077f8 <USB_DeactivateEndpoint+0x1b4>)
 80077e2:	4013      	ands	r3, r2
 80077e4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3714      	adds	r7, #20
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr
 80077f4:	ec337800 	.word	0xec337800
 80077f8:	eff37800 	.word	0xeff37800

080077fc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b08a      	sub	sp, #40	@ 0x28
 8007800:	af02      	add	r7, sp, #8
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	4613      	mov	r3, r2
 8007808:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	785b      	ldrb	r3, [r3, #1]
 8007818:	2b01      	cmp	r3, #1
 800781a:	f040 8185 	bne.w	8007b28 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d132      	bne.n	800788c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	015a      	lsls	r2, r3, #5
 800782a:	69fb      	ldr	r3, [r7, #28]
 800782c:	4413      	add	r3, r2
 800782e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007832:	691a      	ldr	r2, [r3, #16]
 8007834:	69bb      	ldr	r3, [r7, #24]
 8007836:	0159      	lsls	r1, r3, #5
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	440b      	add	r3, r1
 800783c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007840:	4619      	mov	r1, r3
 8007842:	4ba7      	ldr	r3, [pc, #668]	@ (8007ae0 <USB_EPStartXfer+0x2e4>)
 8007844:	4013      	ands	r3, r2
 8007846:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007848:	69bb      	ldr	r3, [r7, #24]
 800784a:	015a      	lsls	r2, r3, #5
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	4413      	add	r3, r2
 8007850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	69ba      	ldr	r2, [r7, #24]
 8007858:	0151      	lsls	r1, r2, #5
 800785a:	69fa      	ldr	r2, [r7, #28]
 800785c:	440a      	add	r2, r1
 800785e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007862:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007866:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007868:	69bb      	ldr	r3, [r7, #24]
 800786a:	015a      	lsls	r2, r3, #5
 800786c:	69fb      	ldr	r3, [r7, #28]
 800786e:	4413      	add	r3, r2
 8007870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007874:	691a      	ldr	r2, [r3, #16]
 8007876:	69bb      	ldr	r3, [r7, #24]
 8007878:	0159      	lsls	r1, r3, #5
 800787a:	69fb      	ldr	r3, [r7, #28]
 800787c:	440b      	add	r3, r1
 800787e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007882:	4619      	mov	r1, r3
 8007884:	4b97      	ldr	r3, [pc, #604]	@ (8007ae4 <USB_EPStartXfer+0x2e8>)
 8007886:	4013      	ands	r3, r2
 8007888:	610b      	str	r3, [r1, #16]
 800788a:	e097      	b.n	80079bc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800788c:	69bb      	ldr	r3, [r7, #24]
 800788e:	015a      	lsls	r2, r3, #5
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	4413      	add	r3, r2
 8007894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	69bb      	ldr	r3, [r7, #24]
 800789c:	0159      	lsls	r1, r3, #5
 800789e:	69fb      	ldr	r3, [r7, #28]
 80078a0:	440b      	add	r3, r1
 80078a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078a6:	4619      	mov	r1, r3
 80078a8:	4b8e      	ldr	r3, [pc, #568]	@ (8007ae4 <USB_EPStartXfer+0x2e8>)
 80078aa:	4013      	ands	r3, r2
 80078ac:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078ae:	69bb      	ldr	r3, [r7, #24]
 80078b0:	015a      	lsls	r2, r3, #5
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	4413      	add	r3, r2
 80078b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078ba:	691a      	ldr	r2, [r3, #16]
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	0159      	lsls	r1, r3, #5
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	440b      	add	r3, r1
 80078c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078c8:	4619      	mov	r1, r3
 80078ca:	4b85      	ldr	r3, [pc, #532]	@ (8007ae0 <USB_EPStartXfer+0x2e4>)
 80078cc:	4013      	ands	r3, r2
 80078ce:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d11a      	bne.n	800790c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	691a      	ldr	r2, [r3, #16]
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d903      	bls.n	80078ea <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	689a      	ldr	r2, [r3, #8]
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	015a      	lsls	r2, r3, #5
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	4413      	add	r3, r2
 80078f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80078f6:	691b      	ldr	r3, [r3, #16]
 80078f8:	69ba      	ldr	r2, [r7, #24]
 80078fa:	0151      	lsls	r1, r2, #5
 80078fc:	69fa      	ldr	r2, [r7, #28]
 80078fe:	440a      	add	r2, r1
 8007900:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007904:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007908:	6113      	str	r3, [r2, #16]
 800790a:	e044      	b.n	8007996 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	691a      	ldr	r2, [r3, #16]
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	4413      	add	r3, r2
 8007916:	1e5a      	subs	r2, r3, #1
 8007918:	68bb      	ldr	r3, [r7, #8]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007920:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	015a      	lsls	r2, r3, #5
 8007926:	69fb      	ldr	r3, [r7, #28]
 8007928:	4413      	add	r3, r2
 800792a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800792e:	691a      	ldr	r2, [r3, #16]
 8007930:	8afb      	ldrh	r3, [r7, #22]
 8007932:	04d9      	lsls	r1, r3, #19
 8007934:	4b6c      	ldr	r3, [pc, #432]	@ (8007ae8 <USB_EPStartXfer+0x2ec>)
 8007936:	400b      	ands	r3, r1
 8007938:	69b9      	ldr	r1, [r7, #24]
 800793a:	0148      	lsls	r0, r1, #5
 800793c:	69f9      	ldr	r1, [r7, #28]
 800793e:	4401      	add	r1, r0
 8007940:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007944:	4313      	orrs	r3, r2
 8007946:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	791b      	ldrb	r3, [r3, #4]
 800794c:	2b01      	cmp	r3, #1
 800794e:	d122      	bne.n	8007996 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	015a      	lsls	r2, r3, #5
 8007954:	69fb      	ldr	r3, [r7, #28]
 8007956:	4413      	add	r3, r2
 8007958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	69ba      	ldr	r2, [r7, #24]
 8007960:	0151      	lsls	r1, r2, #5
 8007962:	69fa      	ldr	r2, [r7, #28]
 8007964:	440a      	add	r2, r1
 8007966:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800796a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800796e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007970:	69bb      	ldr	r3, [r7, #24]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800797c:	691a      	ldr	r2, [r3, #16]
 800797e:	8afb      	ldrh	r3, [r7, #22]
 8007980:	075b      	lsls	r3, r3, #29
 8007982:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007986:	69b9      	ldr	r1, [r7, #24]
 8007988:	0148      	lsls	r0, r1, #5
 800798a:	69f9      	ldr	r1, [r7, #28]
 800798c:	4401      	add	r1, r0
 800798e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007992:	4313      	orrs	r3, r2
 8007994:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	69fb      	ldr	r3, [r7, #28]
 800799c:	4413      	add	r3, r2
 800799e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079a2:	691a      	ldr	r2, [r3, #16]
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	691b      	ldr	r3, [r3, #16]
 80079a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80079ac:	69b9      	ldr	r1, [r7, #24]
 80079ae:	0148      	lsls	r0, r1, #5
 80079b0:	69f9      	ldr	r1, [r7, #28]
 80079b2:	4401      	add	r1, r0
 80079b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80079b8:	4313      	orrs	r3, r2
 80079ba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80079bc:	79fb      	ldrb	r3, [r7, #7]
 80079be:	2b01      	cmp	r3, #1
 80079c0:	d14b      	bne.n	8007a5a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80079c2:	68bb      	ldr	r3, [r7, #8]
 80079c4:	69db      	ldr	r3, [r3, #28]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d009      	beq.n	80079de <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	015a      	lsls	r2, r3, #5
 80079ce:	69fb      	ldr	r3, [r7, #28]
 80079d0:	4413      	add	r3, r2
 80079d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079d6:	461a      	mov	r2, r3
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	69db      	ldr	r3, [r3, #28]
 80079dc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	791b      	ldrb	r3, [r3, #4]
 80079e2:	2b01      	cmp	r3, #1
 80079e4:	d128      	bne.n	8007a38 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80079e6:	69fb      	ldr	r3, [r7, #28]
 80079e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d110      	bne.n	8007a18 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80079f6:	69bb      	ldr	r3, [r7, #24]
 80079f8:	015a      	lsls	r2, r3, #5
 80079fa:	69fb      	ldr	r3, [r7, #28]
 80079fc:	4413      	add	r3, r2
 80079fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	69ba      	ldr	r2, [r7, #24]
 8007a06:	0151      	lsls	r1, r2, #5
 8007a08:	69fa      	ldr	r2, [r7, #28]
 8007a0a:	440a      	add	r2, r1
 8007a0c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007a14:	6013      	str	r3, [r2, #0]
 8007a16:	e00f      	b.n	8007a38 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	015a      	lsls	r2, r3, #5
 8007a1c:	69fb      	ldr	r3, [r7, #28]
 8007a1e:	4413      	add	r3, r2
 8007a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	69ba      	ldr	r2, [r7, #24]
 8007a28:	0151      	lsls	r1, r2, #5
 8007a2a:	69fa      	ldr	r2, [r7, #28]
 8007a2c:	440a      	add	r2, r1
 8007a2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a36:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	015a      	lsls	r2, r3, #5
 8007a3c:	69fb      	ldr	r3, [r7, #28]
 8007a3e:	4413      	add	r3, r2
 8007a40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	69ba      	ldr	r2, [r7, #24]
 8007a48:	0151      	lsls	r1, r2, #5
 8007a4a:	69fa      	ldr	r2, [r7, #28]
 8007a4c:	440a      	add	r2, r1
 8007a4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a52:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a56:	6013      	str	r3, [r2, #0]
 8007a58:	e169      	b.n	8007d2e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007a5a:	69bb      	ldr	r3, [r7, #24]
 8007a5c:	015a      	lsls	r2, r3, #5
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	4413      	add	r3, r2
 8007a62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	69ba      	ldr	r2, [r7, #24]
 8007a6a:	0151      	lsls	r1, r2, #5
 8007a6c:	69fa      	ldr	r2, [r7, #28]
 8007a6e:	440a      	add	r2, r1
 8007a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a74:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007a78:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	791b      	ldrb	r3, [r3, #4]
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d015      	beq.n	8007aae <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	691b      	ldr	r3, [r3, #16]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	f000 8151 	beq.w	8007d2e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007a92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	781b      	ldrb	r3, [r3, #0]
 8007a98:	f003 030f 	and.w	r3, r3, #15
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	fa01 f303 	lsl.w	r3, r1, r3
 8007aa2:	69f9      	ldr	r1, [r7, #28]
 8007aa4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	634b      	str	r3, [r1, #52]	@ 0x34
 8007aac:	e13f      	b.n	8007d2e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007aae:	69fb      	ldr	r3, [r7, #28]
 8007ab0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ab4:	689b      	ldr	r3, [r3, #8]
 8007ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d116      	bne.n	8007aec <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007abe:	69bb      	ldr	r3, [r7, #24]
 8007ac0:	015a      	lsls	r2, r3, #5
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	4413      	add	r3, r2
 8007ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	69ba      	ldr	r2, [r7, #24]
 8007ace:	0151      	lsls	r1, r2, #5
 8007ad0:	69fa      	ldr	r2, [r7, #28]
 8007ad2:	440a      	add	r2, r1
 8007ad4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ad8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007adc:	6013      	str	r3, [r2, #0]
 8007ade:	e015      	b.n	8007b0c <USB_EPStartXfer+0x310>
 8007ae0:	e007ffff 	.word	0xe007ffff
 8007ae4:	fff80000 	.word	0xfff80000
 8007ae8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007aec:	69bb      	ldr	r3, [r7, #24]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	69fb      	ldr	r3, [r7, #28]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	69ba      	ldr	r2, [r7, #24]
 8007afc:	0151      	lsls	r1, r2, #5
 8007afe:	69fa      	ldr	r2, [r7, #28]
 8007b00:	440a      	add	r2, r1
 8007b02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b0a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	68d9      	ldr	r1, [r3, #12]
 8007b10:	68bb      	ldr	r3, [r7, #8]
 8007b12:	781a      	ldrb	r2, [r3, #0]
 8007b14:	68bb      	ldr	r3, [r7, #8]
 8007b16:	691b      	ldr	r3, [r3, #16]
 8007b18:	b298      	uxth	r0, r3
 8007b1a:	79fb      	ldrb	r3, [r7, #7]
 8007b1c:	9300      	str	r3, [sp, #0]
 8007b1e:	4603      	mov	r3, r0
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f000 f9b9 	bl	8007e98 <USB_WritePacket>
 8007b26:	e102      	b.n	8007d2e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007b28:	69bb      	ldr	r3, [r7, #24]
 8007b2a:	015a      	lsls	r2, r3, #5
 8007b2c:	69fb      	ldr	r3, [r7, #28]
 8007b2e:	4413      	add	r3, r2
 8007b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b34:	691a      	ldr	r2, [r3, #16]
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	0159      	lsls	r1, r3, #5
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	440b      	add	r3, r1
 8007b3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b42:	4619      	mov	r1, r3
 8007b44:	4b7c      	ldr	r3, [pc, #496]	@ (8007d38 <USB_EPStartXfer+0x53c>)
 8007b46:	4013      	ands	r3, r2
 8007b48:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	015a      	lsls	r2, r3, #5
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	4413      	add	r3, r2
 8007b52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b56:	691a      	ldr	r2, [r3, #16]
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	0159      	lsls	r1, r3, #5
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	440b      	add	r3, r1
 8007b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b64:	4619      	mov	r1, r3
 8007b66:	4b75      	ldr	r3, [pc, #468]	@ (8007d3c <USB_EPStartXfer+0x540>)
 8007b68:	4013      	ands	r3, r2
 8007b6a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007b6c:	69bb      	ldr	r3, [r7, #24]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d12f      	bne.n	8007bd2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	691b      	ldr	r3, [r3, #16]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d003      	beq.n	8007b82 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8007b7a:	68bb      	ldr	r3, [r7, #8]
 8007b7c:	689a      	ldr	r2, [r3, #8]
 8007b7e:	68bb      	ldr	r3, [r7, #8]
 8007b80:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	689a      	ldr	r2, [r3, #8]
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007b8a:	69bb      	ldr	r3, [r7, #24]
 8007b8c:	015a      	lsls	r2, r3, #5
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	4413      	add	r3, r2
 8007b92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b96:	691a      	ldr	r2, [r3, #16]
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	6a1b      	ldr	r3, [r3, #32]
 8007b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007ba0:	69b9      	ldr	r1, [r7, #24]
 8007ba2:	0148      	lsls	r0, r1, #5
 8007ba4:	69f9      	ldr	r1, [r7, #28]
 8007ba6:	4401      	add	r1, r0
 8007ba8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007bac:	4313      	orrs	r3, r2
 8007bae:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	015a      	lsls	r2, r3, #5
 8007bb4:	69fb      	ldr	r3, [r7, #28]
 8007bb6:	4413      	add	r3, r2
 8007bb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007bbc:	691b      	ldr	r3, [r3, #16]
 8007bbe:	69ba      	ldr	r2, [r7, #24]
 8007bc0:	0151      	lsls	r1, r2, #5
 8007bc2:	69fa      	ldr	r2, [r7, #28]
 8007bc4:	440a      	add	r2, r1
 8007bc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007bca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007bce:	6113      	str	r3, [r2, #16]
 8007bd0:	e05f      	b.n	8007c92 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007bd2:	68bb      	ldr	r3, [r7, #8]
 8007bd4:	691b      	ldr	r3, [r3, #16]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d123      	bne.n	8007c22 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	015a      	lsls	r2, r3, #5
 8007bde:	69fb      	ldr	r3, [r7, #28]
 8007be0:	4413      	add	r3, r2
 8007be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007be6:	691a      	ldr	r2, [r3, #16]
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007bf0:	69b9      	ldr	r1, [r7, #24]
 8007bf2:	0148      	lsls	r0, r1, #5
 8007bf4:	69f9      	ldr	r1, [r7, #28]
 8007bf6:	4401      	add	r1, r0
 8007bf8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007bfc:	4313      	orrs	r3, r2
 8007bfe:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	015a      	lsls	r2, r3, #5
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	4413      	add	r3, r2
 8007c08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	69ba      	ldr	r2, [r7, #24]
 8007c10:	0151      	lsls	r1, r2, #5
 8007c12:	69fa      	ldr	r2, [r7, #28]
 8007c14:	440a      	add	r2, r1
 8007c16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c1a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c1e:	6113      	str	r3, [r2, #16]
 8007c20:	e037      	b.n	8007c92 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	691a      	ldr	r2, [r3, #16]
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	4413      	add	r3, r2
 8007c2c:	1e5a      	subs	r2, r3, #1
 8007c2e:	68bb      	ldr	r3, [r7, #8]
 8007c30:	689b      	ldr	r3, [r3, #8]
 8007c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c36:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	689b      	ldr	r3, [r3, #8]
 8007c3c:	8afa      	ldrh	r2, [r7, #22]
 8007c3e:	fb03 f202 	mul.w	r2, r3, r2
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007c46:	69bb      	ldr	r3, [r7, #24]
 8007c48:	015a      	lsls	r2, r3, #5
 8007c4a:	69fb      	ldr	r3, [r7, #28]
 8007c4c:	4413      	add	r3, r2
 8007c4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c52:	691a      	ldr	r2, [r3, #16]
 8007c54:	8afb      	ldrh	r3, [r7, #22]
 8007c56:	04d9      	lsls	r1, r3, #19
 8007c58:	4b39      	ldr	r3, [pc, #228]	@ (8007d40 <USB_EPStartXfer+0x544>)
 8007c5a:	400b      	ands	r3, r1
 8007c5c:	69b9      	ldr	r1, [r7, #24]
 8007c5e:	0148      	lsls	r0, r1, #5
 8007c60:	69f9      	ldr	r1, [r7, #28]
 8007c62:	4401      	add	r1, r0
 8007c64:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007c6c:	69bb      	ldr	r3, [r7, #24]
 8007c6e:	015a      	lsls	r2, r3, #5
 8007c70:	69fb      	ldr	r3, [r7, #28]
 8007c72:	4413      	add	r3, r2
 8007c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c78:	691a      	ldr	r2, [r3, #16]
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	6a1b      	ldr	r3, [r3, #32]
 8007c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c82:	69b9      	ldr	r1, [r7, #24]
 8007c84:	0148      	lsls	r0, r1, #5
 8007c86:	69f9      	ldr	r1, [r7, #28]
 8007c88:	4401      	add	r1, r0
 8007c8a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007c92:	79fb      	ldrb	r3, [r7, #7]
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d10d      	bne.n	8007cb4 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	68db      	ldr	r3, [r3, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d009      	beq.n	8007cb4 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007ca0:	68bb      	ldr	r3, [r7, #8]
 8007ca2:	68d9      	ldr	r1, [r3, #12]
 8007ca4:	69bb      	ldr	r3, [r7, #24]
 8007ca6:	015a      	lsls	r2, r3, #5
 8007ca8:	69fb      	ldr	r3, [r7, #28]
 8007caa:	4413      	add	r3, r2
 8007cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb0:	460a      	mov	r2, r1
 8007cb2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	791b      	ldrb	r3, [r3, #4]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d128      	bne.n	8007d0e <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cc2:	689b      	ldr	r3, [r3, #8]
 8007cc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d110      	bne.n	8007cee <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	015a      	lsls	r2, r3, #5
 8007cd0:	69fb      	ldr	r3, [r7, #28]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	69ba      	ldr	r2, [r7, #24]
 8007cdc:	0151      	lsls	r1, r2, #5
 8007cde:	69fa      	ldr	r2, [r7, #28]
 8007ce0:	440a      	add	r2, r1
 8007ce2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ce6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007cea:	6013      	str	r3, [r2, #0]
 8007cec:	e00f      	b.n	8007d0e <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007cee:	69bb      	ldr	r3, [r7, #24]
 8007cf0:	015a      	lsls	r2, r3, #5
 8007cf2:	69fb      	ldr	r3, [r7, #28]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	69ba      	ldr	r2, [r7, #24]
 8007cfe:	0151      	lsls	r1, r2, #5
 8007d00:	69fa      	ldr	r2, [r7, #28]
 8007d02:	440a      	add	r2, r1
 8007d04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007d0c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	015a      	lsls	r2, r3, #5
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	4413      	add	r3, r2
 8007d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	69ba      	ldr	r2, [r7, #24]
 8007d1e:	0151      	lsls	r1, r2, #5
 8007d20:	69fa      	ldr	r2, [r7, #28]
 8007d22:	440a      	add	r2, r1
 8007d24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d28:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007d2c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	4618      	mov	r0, r3
 8007d32:	3720      	adds	r7, #32
 8007d34:	46bd      	mov	sp, r7
 8007d36:	bd80      	pop	{r7, pc}
 8007d38:	fff80000 	.word	0xfff80000
 8007d3c:	e007ffff 	.word	0xe007ffff
 8007d40:	1ff80000 	.word	0x1ff80000

08007d44 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b087      	sub	sp, #28
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007d52:	2300      	movs	r3, #0
 8007d54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	785b      	ldrb	r3, [r3, #1]
 8007d5e:	2b01      	cmp	r3, #1
 8007d60:	d14a      	bne.n	8007df8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	015a      	lsls	r2, r3, #5
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	4413      	add	r3, r2
 8007d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d76:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d7a:	f040 8086 	bne.w	8007e8a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	781b      	ldrb	r3, [r3, #0]
 8007d82:	015a      	lsls	r2, r3, #5
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	4413      	add	r3, r2
 8007d88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	7812      	ldrb	r2, [r2, #0]
 8007d92:	0151      	lsls	r1, r2, #5
 8007d94:	693a      	ldr	r2, [r7, #16]
 8007d96:	440a      	add	r2, r1
 8007d98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d9c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007da0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	015a      	lsls	r2, r3, #5
 8007da8:	693b      	ldr	r3, [r7, #16]
 8007daa:	4413      	add	r3, r2
 8007dac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	7812      	ldrb	r2, [r2, #0]
 8007db6:	0151      	lsls	r1, r2, #5
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	440a      	add	r2, r1
 8007dbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dc0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007dc4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d902      	bls.n	8007ddc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	75fb      	strb	r3, [r7, #23]
          break;
 8007dda:	e056      	b.n	8007e8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	781b      	ldrb	r3, [r3, #0]
 8007de0:	015a      	lsls	r2, r3, #5
 8007de2:	693b      	ldr	r3, [r7, #16]
 8007de4:	4413      	add	r3, r2
 8007de6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007df0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007df4:	d0e7      	beq.n	8007dc6 <USB_EPStopXfer+0x82>
 8007df6:	e048      	b.n	8007e8a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	015a      	lsls	r2, r3, #5
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	4413      	add	r3, r2
 8007e02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e10:	d13b      	bne.n	8007e8a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	781b      	ldrb	r3, [r3, #0]
 8007e16:	015a      	lsls	r2, r3, #5
 8007e18:	693b      	ldr	r3, [r7, #16]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	7812      	ldrb	r2, [r2, #0]
 8007e26:	0151      	lsls	r1, r2, #5
 8007e28:	693a      	ldr	r2, [r7, #16]
 8007e2a:	440a      	add	r2, r1
 8007e2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e30:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e34:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	015a      	lsls	r2, r3, #5
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	4413      	add	r3, r2
 8007e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	683a      	ldr	r2, [r7, #0]
 8007e48:	7812      	ldrb	r2, [r2, #0]
 8007e4a:	0151      	lsls	r1, r2, #5
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	440a      	add	r2, r1
 8007e50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e54:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e58:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	3301      	adds	r3, #1
 8007e5e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d902      	bls.n	8007e70 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	75fb      	strb	r3, [r7, #23]
          break;
 8007e6e:	e00c      	b.n	8007e8a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	015a      	lsls	r2, r3, #5
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	4413      	add	r3, r2
 8007e7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e84:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e88:	d0e7      	beq.n	8007e5a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007e8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	371c      	adds	r7, #28
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b089      	sub	sp, #36	@ 0x24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	60f8      	str	r0, [r7, #12]
 8007ea0:	60b9      	str	r1, [r7, #8]
 8007ea2:	4611      	mov	r1, r2
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	460b      	mov	r3, r1
 8007ea8:	71fb      	strb	r3, [r7, #7]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007eb6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d123      	bne.n	8007f06 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ebe:	88bb      	ldrh	r3, [r7, #4]
 8007ec0:	3303      	adds	r3, #3
 8007ec2:	089b      	lsrs	r3, r3, #2
 8007ec4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	61bb      	str	r3, [r7, #24]
 8007eca:	e018      	b.n	8007efe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007ecc:	79fb      	ldrb	r3, [r7, #7]
 8007ece:	031a      	lsls	r2, r3, #12
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	4413      	add	r3, r2
 8007ed4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007ed8:	461a      	mov	r2, r3
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	3301      	adds	r3, #1
 8007ee4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ef2:	69fb      	ldr	r3, [r7, #28]
 8007ef4:	3301      	adds	r3, #1
 8007ef6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007ef8:	69bb      	ldr	r3, [r7, #24]
 8007efa:	3301      	adds	r3, #1
 8007efc:	61bb      	str	r3, [r7, #24]
 8007efe:	69ba      	ldr	r2, [r7, #24]
 8007f00:	693b      	ldr	r3, [r7, #16]
 8007f02:	429a      	cmp	r2, r3
 8007f04:	d3e2      	bcc.n	8007ecc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3724      	adds	r7, #36	@ 0x24
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f12:	4770      	bx	lr

08007f14 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007f14:	b480      	push	{r7}
 8007f16:	b08b      	sub	sp, #44	@ 0x2c
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007f2a:	88fb      	ldrh	r3, [r7, #6]
 8007f2c:	089b      	lsrs	r3, r3, #2
 8007f2e:	b29b      	uxth	r3, r3
 8007f30:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007f32:	88fb      	ldrh	r3, [r7, #6]
 8007f34:	f003 0303 	and.w	r3, r3, #3
 8007f38:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	623b      	str	r3, [r7, #32]
 8007f3e:	e014      	b.n	8007f6a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f46:	681a      	ldr	r2, [r3, #0]
 8007f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4a:	601a      	str	r2, [r3, #0]
    pDest++;
 8007f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f4e:	3301      	adds	r3, #1
 8007f50:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f54:	3301      	adds	r3, #1
 8007f56:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f60:	3301      	adds	r3, #1
 8007f62:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007f64:	6a3b      	ldr	r3, [r7, #32]
 8007f66:	3301      	adds	r3, #1
 8007f68:	623b      	str	r3, [r7, #32]
 8007f6a:	6a3a      	ldr	r2, [r7, #32]
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	429a      	cmp	r2, r3
 8007f70:	d3e6      	bcc.n	8007f40 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007f72:	8bfb      	ldrh	r3, [r7, #30]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d01e      	beq.n	8007fb6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007f7c:	69bb      	ldr	r3, [r7, #24]
 8007f7e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007f82:	461a      	mov	r2, r3
 8007f84:	f107 0310 	add.w	r3, r7, #16
 8007f88:	6812      	ldr	r2, [r2, #0]
 8007f8a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	6a3b      	ldr	r3, [r7, #32]
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	00db      	lsls	r3, r3, #3
 8007f94:	fa22 f303 	lsr.w	r3, r2, r3
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f9c:	701a      	strb	r2, [r3, #0]
      i++;
 8007f9e:	6a3b      	ldr	r3, [r7, #32]
 8007fa0:	3301      	adds	r3, #1
 8007fa2:	623b      	str	r3, [r7, #32]
      pDest++;
 8007fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa6:	3301      	adds	r3, #1
 8007fa8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007faa:	8bfb      	ldrh	r3, [r7, #30]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007fb0:	8bfb      	ldrh	r3, [r7, #30]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1ea      	bne.n	8007f8c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007fb8:	4618      	mov	r0, r3
 8007fba:	372c      	adds	r7, #44	@ 0x2c
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007fd2:	683b      	ldr	r3, [r7, #0]
 8007fd4:	781b      	ldrb	r3, [r3, #0]
 8007fd6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	785b      	ldrb	r3, [r3, #1]
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d12c      	bne.n	800803a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	015a      	lsls	r2, r3, #5
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	db12      	blt.n	8008018 <USB_EPSetStall+0x54>
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d00f      	beq.n	8008018 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	015a      	lsls	r2, r3, #5
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	4413      	add	r3, r2
 8008000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	0151      	lsls	r1, r2, #5
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	440a      	add	r2, r1
 800800e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008012:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008016:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	68ba      	ldr	r2, [r7, #8]
 8008028:	0151      	lsls	r1, r2, #5
 800802a:	68fa      	ldr	r2, [r7, #12]
 800802c:	440a      	add	r2, r1
 800802e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008032:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008036:	6013      	str	r3, [r2, #0]
 8008038:	e02b      	b.n	8008092 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	015a      	lsls	r2, r3, #5
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	4413      	add	r3, r2
 8008042:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	2b00      	cmp	r3, #0
 800804a:	db12      	blt.n	8008072 <USB_EPSetStall+0xae>
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d00f      	beq.n	8008072 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	015a      	lsls	r2, r3, #5
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	4413      	add	r3, r2
 800805a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	68ba      	ldr	r2, [r7, #8]
 8008062:	0151      	lsls	r1, r2, #5
 8008064:	68fa      	ldr	r2, [r7, #12]
 8008066:	440a      	add	r2, r1
 8008068:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800806c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008070:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	015a      	lsls	r2, r3, #5
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	4413      	add	r3, r2
 800807a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68ba      	ldr	r2, [r7, #8]
 8008082:	0151      	lsls	r1, r2, #5
 8008084:	68fa      	ldr	r2, [r7, #12]
 8008086:	440a      	add	r2, r1
 8008088:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800808c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008090:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3714      	adds	r7, #20
 8008098:	46bd      	mov	sp, r7
 800809a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809e:	4770      	bx	lr

080080a0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b085      	sub	sp, #20
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
 80080a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80080ae:	683b      	ldr	r3, [r7, #0]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	785b      	ldrb	r3, [r3, #1]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d128      	bne.n	800810e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	015a      	lsls	r2, r3, #5
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	4413      	add	r3, r2
 80080c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68ba      	ldr	r2, [r7, #8]
 80080cc:	0151      	lsls	r1, r2, #5
 80080ce:	68fa      	ldr	r2, [r7, #12]
 80080d0:	440a      	add	r2, r1
 80080d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80080da:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80080dc:	683b      	ldr	r3, [r7, #0]
 80080de:	791b      	ldrb	r3, [r3, #4]
 80080e0:	2b03      	cmp	r3, #3
 80080e2:	d003      	beq.n	80080ec <USB_EPClearStall+0x4c>
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	791b      	ldrb	r3, [r3, #4]
 80080e8:	2b02      	cmp	r3, #2
 80080ea:	d138      	bne.n	800815e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	015a      	lsls	r2, r3, #5
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	4413      	add	r3, r2
 80080f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68ba      	ldr	r2, [r7, #8]
 80080fc:	0151      	lsls	r1, r2, #5
 80080fe:	68fa      	ldr	r2, [r7, #12]
 8008100:	440a      	add	r2, r1
 8008102:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800810a:	6013      	str	r3, [r2, #0]
 800810c:	e027      	b.n	800815e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	015a      	lsls	r2, r3, #5
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	4413      	add	r3, r2
 8008116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	68ba      	ldr	r2, [r7, #8]
 800811e:	0151      	lsls	r1, r2, #5
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	440a      	add	r2, r1
 8008124:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008128:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800812c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	791b      	ldrb	r3, [r3, #4]
 8008132:	2b03      	cmp	r3, #3
 8008134:	d003      	beq.n	800813e <USB_EPClearStall+0x9e>
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	791b      	ldrb	r3, [r3, #4]
 800813a:	2b02      	cmp	r3, #2
 800813c:	d10f      	bne.n	800815e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800813e:	68bb      	ldr	r3, [r7, #8]
 8008140:	015a      	lsls	r2, r3, #5
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	4413      	add	r3, r2
 8008146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	0151      	lsls	r1, r2, #5
 8008150:	68fa      	ldr	r2, [r7, #12]
 8008152:	440a      	add	r2, r1
 8008154:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008158:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800815c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800815e:	2300      	movs	r3, #0
}
 8008160:	4618      	mov	r0, r3
 8008162:	3714      	adds	r7, #20
 8008164:	46bd      	mov	sp, r7
 8008166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816a:	4770      	bx	lr

0800816c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
 8008174:	460b      	mov	r3, r1
 8008176:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	68fa      	ldr	r2, [r7, #12]
 8008186:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800818a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800818e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008196:	681a      	ldr	r2, [r3, #0]
 8008198:	78fb      	ldrb	r3, [r7, #3]
 800819a:	011b      	lsls	r3, r3, #4
 800819c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80081a0:	68f9      	ldr	r1, [r7, #12]
 80081a2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081a6:	4313      	orrs	r3, r2
 80081a8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80081aa:	2300      	movs	r3, #0
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3714      	adds	r7, #20
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr

080081b8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b085      	sub	sp, #20
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	68fa      	ldr	r2, [r7, #12]
 80081ce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80081d2:	f023 0303 	bic.w	r3, r3, #3
 80081d6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081de:	685b      	ldr	r3, [r3, #4]
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80081e6:	f023 0302 	bic.w	r3, r3, #2
 80081ea:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3714      	adds	r7, #20
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80081fa:	b480      	push	{r7}
 80081fc:	b085      	sub	sp, #20
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	68fa      	ldr	r2, [r7, #12]
 8008210:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008214:	f023 0303 	bic.w	r3, r3, #3
 8008218:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008220:	685b      	ldr	r3, [r3, #4]
 8008222:	68fa      	ldr	r2, [r7, #12]
 8008224:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008228:	f043 0302 	orr.w	r3, r3, #2
 800822c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800823c:	b480      	push	{r7}
 800823e:	b085      	sub	sp, #20
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	695b      	ldr	r3, [r3, #20]
 8008248:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	699b      	ldr	r3, [r3, #24]
 800824e:	68fa      	ldr	r2, [r7, #12]
 8008250:	4013      	ands	r3, r2
 8008252:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008254:	68fb      	ldr	r3, [r7, #12]
}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008262:	b480      	push	{r7}
 8008264:	b085      	sub	sp, #20
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008274:	699b      	ldr	r3, [r3, #24]
 8008276:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800827e:	69db      	ldr	r3, [r3, #28]
 8008280:	68ba      	ldr	r2, [r7, #8]
 8008282:	4013      	ands	r3, r2
 8008284:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	0c1b      	lsrs	r3, r3, #16
}
 800828a:	4618      	mov	r0, r3
 800828c:	3714      	adds	r7, #20
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008296:	b480      	push	{r7}
 8008298:	b085      	sub	sp, #20
 800829a:	af00      	add	r7, sp, #0
 800829c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082a8:	699b      	ldr	r3, [r3, #24]
 80082aa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	68ba      	ldr	r2, [r7, #8]
 80082b6:	4013      	ands	r3, r2
 80082b8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	b29b      	uxth	r3, r3
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3714      	adds	r7, #20
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr

080082ca <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b085      	sub	sp, #20
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
 80082d2:	460b      	mov	r3, r1
 80082d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80082da:	78fb      	ldrb	r3, [r7, #3]
 80082dc:	015a      	lsls	r2, r3, #5
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	4413      	add	r3, r2
 80082e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082e6:	689b      	ldr	r3, [r3, #8]
 80082e8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	68ba      	ldr	r2, [r7, #8]
 80082f4:	4013      	ands	r3, r2
 80082f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80082f8:	68bb      	ldr	r3, [r7, #8]
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3714      	adds	r7, #20
 80082fe:	46bd      	mov	sp, r7
 8008300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008304:	4770      	bx	lr

08008306 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008306:	b480      	push	{r7}
 8008308:	b087      	sub	sp, #28
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
 800830e:	460b      	mov	r3, r1
 8008310:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800831c:	691b      	ldr	r3, [r3, #16]
 800831e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008328:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800832a:	78fb      	ldrb	r3, [r7, #3]
 800832c:	f003 030f 	and.w	r3, r3, #15
 8008330:	68fa      	ldr	r2, [r7, #12]
 8008332:	fa22 f303 	lsr.w	r3, r2, r3
 8008336:	01db      	lsls	r3, r3, #7
 8008338:	b2db      	uxtb	r3, r3
 800833a:	693a      	ldr	r2, [r7, #16]
 800833c:	4313      	orrs	r3, r2
 800833e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008340:	78fb      	ldrb	r3, [r7, #3]
 8008342:	015a      	lsls	r2, r3, #5
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	4413      	add	r3, r2
 8008348:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800834c:	689b      	ldr	r3, [r3, #8]
 800834e:	693a      	ldr	r2, [r7, #16]
 8008350:	4013      	ands	r3, r2
 8008352:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008354:	68bb      	ldr	r3, [r7, #8]
}
 8008356:	4618      	mov	r0, r3
 8008358:	371c      	adds	r7, #28
 800835a:	46bd      	mov	sp, r7
 800835c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008360:	4770      	bx	lr

08008362 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008362:	b480      	push	{r7}
 8008364:	b083      	sub	sp, #12
 8008366:	af00      	add	r7, sp, #0
 8008368:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	695b      	ldr	r3, [r3, #20]
 800836e:	f003 0301 	and.w	r3, r3, #1
}
 8008372:	4618      	mov	r0, r3
 8008374:	370c      	adds	r7, #12
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr
	...

08008380 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008380:	b480      	push	{r7}
 8008382:	b085      	sub	sp, #20
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008392:	681a      	ldr	r2, [r3, #0]
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800839a:	4619      	mov	r1, r3
 800839c:	4b09      	ldr	r3, [pc, #36]	@ (80083c4 <USB_ActivateSetup+0x44>)
 800839e:	4013      	ands	r3, r2
 80083a0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	68fa      	ldr	r2, [r7, #12]
 80083ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80083b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3714      	adds	r7, #20
 80083bc:	46bd      	mov	sp, r7
 80083be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c2:	4770      	bx	lr
 80083c4:	fffff800 	.word	0xfffff800

080083c8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b087      	sub	sp, #28
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	60f8      	str	r0, [r7, #12]
 80083d0:	460b      	mov	r3, r1
 80083d2:	607a      	str	r2, [r7, #4]
 80083d4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	333c      	adds	r3, #60	@ 0x3c
 80083de:	3304      	adds	r3, #4
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80083e4:	693b      	ldr	r3, [r7, #16]
 80083e6:	4a26      	ldr	r2, [pc, #152]	@ (8008480 <USB_EP0_OutStart+0xb8>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d90a      	bls.n	8008402 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80083ec:	697b      	ldr	r3, [r7, #20]
 80083ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80083f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80083fc:	d101      	bne.n	8008402 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80083fe:	2300      	movs	r3, #0
 8008400:	e037      	b.n	8008472 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008408:	461a      	mov	r2, r3
 800840a:	2300      	movs	r3, #0
 800840c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008414:	691b      	ldr	r3, [r3, #16]
 8008416:	697a      	ldr	r2, [r7, #20]
 8008418:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800841c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008420:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008422:	697b      	ldr	r3, [r7, #20]
 8008424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	697a      	ldr	r2, [r7, #20]
 800842c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008430:	f043 0318 	orr.w	r3, r3, #24
 8008434:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	697a      	ldr	r2, [r7, #20]
 8008440:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008444:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008448:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800844a:	7afb      	ldrb	r3, [r7, #11]
 800844c:	2b01      	cmp	r3, #1
 800844e:	d10f      	bne.n	8008470 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008456:	461a      	mov	r2, r3
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	697a      	ldr	r2, [r7, #20]
 8008466:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800846a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800846e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	4618      	mov	r0, r3
 8008474:	371c      	adds	r7, #28
 8008476:	46bd      	mov	sp, r7
 8008478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847c:	4770      	bx	lr
 800847e:	bf00      	nop
 8008480:	4f54300a 	.word	0x4f54300a

08008484 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800848c:	2300      	movs	r3, #0
 800848e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	3301      	adds	r3, #1
 8008494:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800849c:	d901      	bls.n	80084a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800849e:	2303      	movs	r3, #3
 80084a0:	e022      	b.n	80084e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	daf2      	bge.n	8008490 <USB_CoreReset+0xc>

  count = 10U;
 80084aa:	230a      	movs	r3, #10
 80084ac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80084ae:	e002      	b.n	80084b6 <USB_CoreReset+0x32>
  {
    count--;
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	3b01      	subs	r3, #1
 80084b4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1f9      	bne.n	80084b0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	691b      	ldr	r3, [r3, #16]
 80084c0:	f043 0201 	orr.w	r2, r3, #1
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	3301      	adds	r3, #1
 80084cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80084d4:	d901      	bls.n	80084da <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80084d6:	2303      	movs	r3, #3
 80084d8:	e006      	b.n	80084e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	f003 0301 	and.w	r3, r3, #1
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d0f0      	beq.n	80084c8 <USB_CoreReset+0x44>

  return HAL_OK;
 80084e6:	2300      	movs	r3, #0
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3714      	adds	r7, #20
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b084      	sub	sp, #16
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
 80084fc:	460b      	mov	r3, r1
 80084fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008500:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008504:	f003 f89a 	bl	800b63c <malloc>
 8008508:	4603      	mov	r3, r0
 800850a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d109      	bne.n	8008526 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	32b0      	adds	r2, #176	@ 0xb0
 800851c:	2100      	movs	r1, #0
 800851e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008522:	2302      	movs	r3, #2
 8008524:	e0d4      	b.n	80086d0 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8008526:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800852a:	2100      	movs	r1, #0
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f003 fc13 	bl	800bd58 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	32b0      	adds	r2, #176	@ 0xb0
 800853c:	68f9      	ldr	r1, [r7, #12]
 800853e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	32b0      	adds	r2, #176	@ 0xb0
 800854c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	7c1b      	ldrb	r3, [r3, #16]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d138      	bne.n	80085d0 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800855e:	4b5e      	ldr	r3, [pc, #376]	@ (80086d8 <USBD_CDC_Init+0x1e4>)
 8008560:	7819      	ldrb	r1, [r3, #0]
 8008562:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008566:	2202      	movs	r2, #2
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f002 fbdc 	bl	800ad26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800856e:	4b5a      	ldr	r3, [pc, #360]	@ (80086d8 <USBD_CDC_Init+0x1e4>)
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	f003 020f 	and.w	r2, r3, #15
 8008576:	6879      	ldr	r1, [r7, #4]
 8008578:	4613      	mov	r3, r2
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	4413      	add	r3, r2
 800857e:	009b      	lsls	r3, r3, #2
 8008580:	440b      	add	r3, r1
 8008582:	3323      	adds	r3, #35	@ 0x23
 8008584:	2201      	movs	r2, #1
 8008586:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008588:	4b54      	ldr	r3, [pc, #336]	@ (80086dc <USBD_CDC_Init+0x1e8>)
 800858a:	7819      	ldrb	r1, [r3, #0]
 800858c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008590:	2202      	movs	r2, #2
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f002 fbc7 	bl	800ad26 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008598:	4b50      	ldr	r3, [pc, #320]	@ (80086dc <USBD_CDC_Init+0x1e8>)
 800859a:	781b      	ldrb	r3, [r3, #0]
 800859c:	f003 020f 	and.w	r2, r3, #15
 80085a0:	6879      	ldr	r1, [r7, #4]
 80085a2:	4613      	mov	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	440b      	add	r3, r1
 80085ac:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80085b0:	2201      	movs	r2, #1
 80085b2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80085b4:	4b4a      	ldr	r3, [pc, #296]	@ (80086e0 <USBD_CDC_Init+0x1ec>)
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	f003 020f 	and.w	r2, r3, #15
 80085bc:	6879      	ldr	r1, [r7, #4]
 80085be:	4613      	mov	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4413      	add	r3, r2
 80085c4:	009b      	lsls	r3, r3, #2
 80085c6:	440b      	add	r3, r1
 80085c8:	331c      	adds	r3, #28
 80085ca:	2210      	movs	r2, #16
 80085cc:	601a      	str	r2, [r3, #0]
 80085ce:	e035      	b.n	800863c <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80085d0:	4b41      	ldr	r3, [pc, #260]	@ (80086d8 <USBD_CDC_Init+0x1e4>)
 80085d2:	7819      	ldrb	r1, [r3, #0]
 80085d4:	2340      	movs	r3, #64	@ 0x40
 80085d6:	2202      	movs	r2, #2
 80085d8:	6878      	ldr	r0, [r7, #4]
 80085da:	f002 fba4 	bl	800ad26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80085de:	4b3e      	ldr	r3, [pc, #248]	@ (80086d8 <USBD_CDC_Init+0x1e4>)
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	f003 020f 	and.w	r2, r3, #15
 80085e6:	6879      	ldr	r1, [r7, #4]
 80085e8:	4613      	mov	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	440b      	add	r3, r1
 80085f2:	3323      	adds	r3, #35	@ 0x23
 80085f4:	2201      	movs	r2, #1
 80085f6:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80085f8:	4b38      	ldr	r3, [pc, #224]	@ (80086dc <USBD_CDC_Init+0x1e8>)
 80085fa:	7819      	ldrb	r1, [r3, #0]
 80085fc:	2340      	movs	r3, #64	@ 0x40
 80085fe:	2202      	movs	r2, #2
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f002 fb90 	bl	800ad26 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008606:	4b35      	ldr	r3, [pc, #212]	@ (80086dc <USBD_CDC_Init+0x1e8>)
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	f003 020f 	and.w	r2, r3, #15
 800860e:	6879      	ldr	r1, [r7, #4]
 8008610:	4613      	mov	r3, r2
 8008612:	009b      	lsls	r3, r3, #2
 8008614:	4413      	add	r3, r2
 8008616:	009b      	lsls	r3, r3, #2
 8008618:	440b      	add	r3, r1
 800861a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800861e:	2201      	movs	r2, #1
 8008620:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008622:	4b2f      	ldr	r3, [pc, #188]	@ (80086e0 <USBD_CDC_Init+0x1ec>)
 8008624:	781b      	ldrb	r3, [r3, #0]
 8008626:	f003 020f 	and.w	r2, r3, #15
 800862a:	6879      	ldr	r1, [r7, #4]
 800862c:	4613      	mov	r3, r2
 800862e:	009b      	lsls	r3, r3, #2
 8008630:	4413      	add	r3, r2
 8008632:	009b      	lsls	r3, r3, #2
 8008634:	440b      	add	r3, r1
 8008636:	331c      	adds	r3, #28
 8008638:	2210      	movs	r2, #16
 800863a:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800863c:	4b28      	ldr	r3, [pc, #160]	@ (80086e0 <USBD_CDC_Init+0x1ec>)
 800863e:	7819      	ldrb	r1, [r3, #0]
 8008640:	2308      	movs	r3, #8
 8008642:	2203      	movs	r2, #3
 8008644:	6878      	ldr	r0, [r7, #4]
 8008646:	f002 fb6e 	bl	800ad26 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800864a:	4b25      	ldr	r3, [pc, #148]	@ (80086e0 <USBD_CDC_Init+0x1ec>)
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	f003 020f 	and.w	r2, r3, #15
 8008652:	6879      	ldr	r1, [r7, #4]
 8008654:	4613      	mov	r3, r2
 8008656:	009b      	lsls	r3, r3, #2
 8008658:	4413      	add	r3, r2
 800865a:	009b      	lsls	r3, r3, #2
 800865c:	440b      	add	r3, r1
 800865e:	3323      	adds	r3, #35	@ 0x23
 8008660:	2201      	movs	r2, #1
 8008662:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	2200      	movs	r2, #0
 8008668:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008672:	687a      	ldr	r2, [r7, #4]
 8008674:	33b0      	adds	r3, #176	@ 0xb0
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4413      	add	r3, r2
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	2200      	movs	r2, #0
 800868c:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008696:	2b00      	cmp	r3, #0
 8008698:	d101      	bne.n	800869e <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800869a:	2302      	movs	r3, #2
 800869c:	e018      	b.n	80086d0 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	7c1b      	ldrb	r3, [r3, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d10a      	bne.n	80086bc <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80086a6:	4b0d      	ldr	r3, [pc, #52]	@ (80086dc <USBD_CDC_Init+0x1e8>)
 80086a8:	7819      	ldrb	r1, [r3, #0]
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80086b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f002 fc25 	bl	800af04 <USBD_LL_PrepareReceive>
 80086ba:	e008      	b.n	80086ce <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80086bc:	4b07      	ldr	r3, [pc, #28]	@ (80086dc <USBD_CDC_Init+0x1e8>)
 80086be:	7819      	ldrb	r1, [r3, #0]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80086c6:	2340      	movs	r3, #64	@ 0x40
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f002 fc1b 	bl	800af04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80086ce:	2300      	movs	r3, #0
}
 80086d0:	4618      	mov	r0, r3
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}
 80086d8:	200000af 	.word	0x200000af
 80086dc:	200000b0 	.word	0x200000b0
 80086e0:	200000b1 	.word	0x200000b1

080086e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
 80086ec:	460b      	mov	r3, r1
 80086ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80086f0:	4b3a      	ldr	r3, [pc, #232]	@ (80087dc <USBD_CDC_DeInit+0xf8>)
 80086f2:	781b      	ldrb	r3, [r3, #0]
 80086f4:	4619      	mov	r1, r3
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f002 fb3b 	bl	800ad72 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80086fc:	4b37      	ldr	r3, [pc, #220]	@ (80087dc <USBD_CDC_DeInit+0xf8>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	f003 020f 	and.w	r2, r3, #15
 8008704:	6879      	ldr	r1, [r7, #4]
 8008706:	4613      	mov	r3, r2
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	009b      	lsls	r3, r3, #2
 800870e:	440b      	add	r3, r1
 8008710:	3323      	adds	r3, #35	@ 0x23
 8008712:	2200      	movs	r2, #0
 8008714:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8008716:	4b32      	ldr	r3, [pc, #200]	@ (80087e0 <USBD_CDC_DeInit+0xfc>)
 8008718:	781b      	ldrb	r3, [r3, #0]
 800871a:	4619      	mov	r1, r3
 800871c:	6878      	ldr	r0, [r7, #4]
 800871e:	f002 fb28 	bl	800ad72 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8008722:	4b2f      	ldr	r3, [pc, #188]	@ (80087e0 <USBD_CDC_DeInit+0xfc>)
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	f003 020f 	and.w	r2, r3, #15
 800872a:	6879      	ldr	r1, [r7, #4]
 800872c:	4613      	mov	r3, r2
 800872e:	009b      	lsls	r3, r3, #2
 8008730:	4413      	add	r3, r2
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	440b      	add	r3, r1
 8008736:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800873a:	2200      	movs	r2, #0
 800873c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800873e:	4b29      	ldr	r3, [pc, #164]	@ (80087e4 <USBD_CDC_DeInit+0x100>)
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	4619      	mov	r1, r3
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f002 fb14 	bl	800ad72 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800874a:	4b26      	ldr	r3, [pc, #152]	@ (80087e4 <USBD_CDC_DeInit+0x100>)
 800874c:	781b      	ldrb	r3, [r3, #0]
 800874e:	f003 020f 	and.w	r2, r3, #15
 8008752:	6879      	ldr	r1, [r7, #4]
 8008754:	4613      	mov	r3, r2
 8008756:	009b      	lsls	r3, r3, #2
 8008758:	4413      	add	r3, r2
 800875a:	009b      	lsls	r3, r3, #2
 800875c:	440b      	add	r3, r1
 800875e:	3323      	adds	r3, #35	@ 0x23
 8008760:	2200      	movs	r2, #0
 8008762:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008764:	4b1f      	ldr	r3, [pc, #124]	@ (80087e4 <USBD_CDC_DeInit+0x100>)
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	f003 020f 	and.w	r2, r3, #15
 800876c:	6879      	ldr	r1, [r7, #4]
 800876e:	4613      	mov	r3, r2
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4413      	add	r3, r2
 8008774:	009b      	lsls	r3, r3, #2
 8008776:	440b      	add	r3, r1
 8008778:	331c      	adds	r3, #28
 800877a:	2200      	movs	r2, #0
 800877c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	32b0      	adds	r2, #176	@ 0xb0
 8008788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d01f      	beq.n	80087d0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008796:	687a      	ldr	r2, [r7, #4]
 8008798:	33b0      	adds	r3, #176	@ 0xb0
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4413      	add	r3, r2
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	32b0      	adds	r2, #176	@ 0xb0
 80087ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087b2:	4618      	mov	r0, r3
 80087b4:	f002 ff4a 	bl	800b64c <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	32b0      	adds	r2, #176	@ 0xb0
 80087c2:	2100      	movs	r1, #0
 80087c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2200      	movs	r2, #0
 80087cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	200000af 	.word	0x200000af
 80087e0:	200000b0 	.word	0x200000b0
 80087e4:	200000b1 	.word	0x200000b1

080087e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80087e8:	b580      	push	{r7, lr}
 80087ea:	b086      	sub	sp, #24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	6078      	str	r0, [r7, #4]
 80087f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	32b0      	adds	r2, #176	@ 0xb0
 80087fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008800:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8008802:	2300      	movs	r3, #0
 8008804:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8008806:	2300      	movs	r3, #0
 8008808:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8008814:	2303      	movs	r3, #3
 8008816:	e0bf      	b.n	8008998 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	781b      	ldrb	r3, [r3, #0]
 800881c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008820:	2b00      	cmp	r3, #0
 8008822:	d050      	beq.n	80088c6 <USBD_CDC_Setup+0xde>
 8008824:	2b20      	cmp	r3, #32
 8008826:	f040 80af 	bne.w	8008988 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	88db      	ldrh	r3, [r3, #6]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d03a      	beq.n	80088a8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	b25b      	sxtb	r3, r3
 8008838:	2b00      	cmp	r3, #0
 800883a:	da1b      	bge.n	8008874 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008842:	687a      	ldr	r2, [r7, #4]
 8008844:	33b0      	adds	r3, #176	@ 0xb0
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	4413      	add	r3, r2
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	683a      	ldr	r2, [r7, #0]
 8008850:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008852:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008854:	683a      	ldr	r2, [r7, #0]
 8008856:	88d2      	ldrh	r2, [r2, #6]
 8008858:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	88db      	ldrh	r3, [r3, #6]
 800885e:	2b07      	cmp	r3, #7
 8008860:	bf28      	it	cs
 8008862:	2307      	movcs	r3, #7
 8008864:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	89fa      	ldrh	r2, [r7, #14]
 800886a:	4619      	mov	r1, r3
 800886c:	6878      	ldr	r0, [r7, #4]
 800886e:	f001 fdd3 	bl	800a418 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008872:	e090      	b.n	8008996 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	785a      	ldrb	r2, [r3, #1]
 8008878:	693b      	ldr	r3, [r7, #16]
 800887a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	88db      	ldrh	r3, [r3, #6]
 8008882:	2b3f      	cmp	r3, #63	@ 0x3f
 8008884:	d803      	bhi.n	800888e <USBD_CDC_Setup+0xa6>
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	88db      	ldrh	r3, [r3, #6]
 800888a:	b2da      	uxtb	r2, r3
 800888c:	e000      	b.n	8008890 <USBD_CDC_Setup+0xa8>
 800888e:	2240      	movs	r2, #64	@ 0x40
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008896:	6939      	ldr	r1, [r7, #16]
 8008898:	693b      	ldr	r3, [r7, #16]
 800889a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800889e:	461a      	mov	r2, r3
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f001 fde8 	bl	800a476 <USBD_CtlPrepareRx>
      break;
 80088a6:	e076      	b.n	8008996 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088ae:	687a      	ldr	r2, [r7, #4]
 80088b0:	33b0      	adds	r3, #176	@ 0xb0
 80088b2:	009b      	lsls	r3, r3, #2
 80088b4:	4413      	add	r3, r2
 80088b6:	685b      	ldr	r3, [r3, #4]
 80088b8:	689b      	ldr	r3, [r3, #8]
 80088ba:	683a      	ldr	r2, [r7, #0]
 80088bc:	7850      	ldrb	r0, [r2, #1]
 80088be:	2200      	movs	r2, #0
 80088c0:	6839      	ldr	r1, [r7, #0]
 80088c2:	4798      	blx	r3
      break;
 80088c4:	e067      	b.n	8008996 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	785b      	ldrb	r3, [r3, #1]
 80088ca:	2b0b      	cmp	r3, #11
 80088cc:	d851      	bhi.n	8008972 <USBD_CDC_Setup+0x18a>
 80088ce:	a201      	add	r2, pc, #4	@ (adr r2, 80088d4 <USBD_CDC_Setup+0xec>)
 80088d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088d4:	08008905 	.word	0x08008905
 80088d8:	08008981 	.word	0x08008981
 80088dc:	08008973 	.word	0x08008973
 80088e0:	08008973 	.word	0x08008973
 80088e4:	08008973 	.word	0x08008973
 80088e8:	08008973 	.word	0x08008973
 80088ec:	08008973 	.word	0x08008973
 80088f0:	08008973 	.word	0x08008973
 80088f4:	08008973 	.word	0x08008973
 80088f8:	08008973 	.word	0x08008973
 80088fc:	0800892f 	.word	0x0800892f
 8008900:	08008959 	.word	0x08008959
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800890a:	b2db      	uxtb	r3, r3
 800890c:	2b03      	cmp	r3, #3
 800890e:	d107      	bne.n	8008920 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008910:	f107 030a 	add.w	r3, r7, #10
 8008914:	2202      	movs	r2, #2
 8008916:	4619      	mov	r1, r3
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f001 fd7d 	bl	800a418 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800891e:	e032      	b.n	8008986 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008920:	6839      	ldr	r1, [r7, #0]
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f001 fcfb 	bl	800a31e <USBD_CtlError>
            ret = USBD_FAIL;
 8008928:	2303      	movs	r3, #3
 800892a:	75fb      	strb	r3, [r7, #23]
          break;
 800892c:	e02b      	b.n	8008986 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008934:	b2db      	uxtb	r3, r3
 8008936:	2b03      	cmp	r3, #3
 8008938:	d107      	bne.n	800894a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800893a:	f107 030d 	add.w	r3, r7, #13
 800893e:	2201      	movs	r2, #1
 8008940:	4619      	mov	r1, r3
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f001 fd68 	bl	800a418 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008948:	e01d      	b.n	8008986 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800894a:	6839      	ldr	r1, [r7, #0]
 800894c:	6878      	ldr	r0, [r7, #4]
 800894e:	f001 fce6 	bl	800a31e <USBD_CtlError>
            ret = USBD_FAIL;
 8008952:	2303      	movs	r3, #3
 8008954:	75fb      	strb	r3, [r7, #23]
          break;
 8008956:	e016      	b.n	8008986 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800895e:	b2db      	uxtb	r3, r3
 8008960:	2b03      	cmp	r3, #3
 8008962:	d00f      	beq.n	8008984 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008964:	6839      	ldr	r1, [r7, #0]
 8008966:	6878      	ldr	r0, [r7, #4]
 8008968:	f001 fcd9 	bl	800a31e <USBD_CtlError>
            ret = USBD_FAIL;
 800896c:	2303      	movs	r3, #3
 800896e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008970:	e008      	b.n	8008984 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008972:	6839      	ldr	r1, [r7, #0]
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f001 fcd2 	bl	800a31e <USBD_CtlError>
          ret = USBD_FAIL;
 800897a:	2303      	movs	r3, #3
 800897c:	75fb      	strb	r3, [r7, #23]
          break;
 800897e:	e002      	b.n	8008986 <USBD_CDC_Setup+0x19e>
          break;
 8008980:	bf00      	nop
 8008982:	e008      	b.n	8008996 <USBD_CDC_Setup+0x1ae>
          break;
 8008984:	bf00      	nop
      }
      break;
 8008986:	e006      	b.n	8008996 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008988:	6839      	ldr	r1, [r7, #0]
 800898a:	6878      	ldr	r0, [r7, #4]
 800898c:	f001 fcc7 	bl	800a31e <USBD_CtlError>
      ret = USBD_FAIL;
 8008990:	2303      	movs	r3, #3
 8008992:	75fb      	strb	r3, [r7, #23]
      break;
 8008994:	bf00      	nop
  }

  return (uint8_t)ret;
 8008996:	7dfb      	ldrb	r3, [r7, #23]
}
 8008998:	4618      	mov	r0, r3
 800899a:	3718      	adds	r7, #24
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	460b      	mov	r3, r1
 80089aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80089b2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	32b0      	adds	r2, #176	@ 0xb0
 80089be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d101      	bne.n	80089ca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80089c6:	2303      	movs	r3, #3
 80089c8:	e065      	b.n	8008a96 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	32b0      	adds	r2, #176	@ 0xb0
 80089d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089d8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80089da:	78fb      	ldrb	r3, [r7, #3]
 80089dc:	f003 020f 	and.w	r2, r3, #15
 80089e0:	6879      	ldr	r1, [r7, #4]
 80089e2:	4613      	mov	r3, r2
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	4413      	add	r3, r2
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	440b      	add	r3, r1
 80089ec:	3314      	adds	r3, #20
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d02f      	beq.n	8008a54 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80089f4:	78fb      	ldrb	r3, [r7, #3]
 80089f6:	f003 020f 	and.w	r2, r3, #15
 80089fa:	6879      	ldr	r1, [r7, #4]
 80089fc:	4613      	mov	r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	4413      	add	r3, r2
 8008a02:	009b      	lsls	r3, r3, #2
 8008a04:	440b      	add	r3, r1
 8008a06:	3314      	adds	r3, #20
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	78fb      	ldrb	r3, [r7, #3]
 8008a0c:	f003 010f 	and.w	r1, r3, #15
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	460b      	mov	r3, r1
 8008a14:	00db      	lsls	r3, r3, #3
 8008a16:	440b      	add	r3, r1
 8008a18:	009b      	lsls	r3, r3, #2
 8008a1a:	4403      	add	r3, r0
 8008a1c:	331c      	adds	r3, #28
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	fbb2 f1f3 	udiv	r1, r2, r3
 8008a24:	fb01 f303 	mul.w	r3, r1, r3
 8008a28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d112      	bne.n	8008a54 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008a2e:	78fb      	ldrb	r3, [r7, #3]
 8008a30:	f003 020f 	and.w	r2, r3, #15
 8008a34:	6879      	ldr	r1, [r7, #4]
 8008a36:	4613      	mov	r3, r2
 8008a38:	009b      	lsls	r3, r3, #2
 8008a3a:	4413      	add	r3, r2
 8008a3c:	009b      	lsls	r3, r3, #2
 8008a3e:	440b      	add	r3, r1
 8008a40:	3314      	adds	r3, #20
 8008a42:	2200      	movs	r2, #0
 8008a44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008a46:	78f9      	ldrb	r1, [r7, #3]
 8008a48:	2300      	movs	r3, #0
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f002 fa38 	bl	800aec2 <USBD_LL_Transmit>
 8008a52:	e01f      	b.n	8008a94 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008a54:	68bb      	ldr	r3, [r7, #8]
 8008a56:	2200      	movs	r2, #0
 8008a58:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	33b0      	adds	r3, #176	@ 0xb0
 8008a66:	009b      	lsls	r3, r3, #2
 8008a68:	4413      	add	r3, r2
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d010      	beq.n	8008a94 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	33b0      	adds	r3, #176	@ 0xb0
 8008a7c:	009b      	lsls	r3, r3, #2
 8008a7e:	4413      	add	r3, r2
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008a8a:	68ba      	ldr	r2, [r7, #8]
 8008a8c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008a90:	78fa      	ldrb	r2, [r7, #3]
 8008a92:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3710      	adds	r7, #16
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}

08008a9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b084      	sub	sp, #16
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
 8008aa6:	460b      	mov	r3, r1
 8008aa8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	32b0      	adds	r2, #176	@ 0xb0
 8008ab4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	32b0      	adds	r2, #176	@ 0xb0
 8008ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008acc:	2303      	movs	r3, #3
 8008ace:	e01a      	b.n	8008b06 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008ad0:	78fb      	ldrb	r3, [r7, #3]
 8008ad2:	4619      	mov	r1, r3
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f002 fa36 	bl	800af46 <USBD_LL_GetRxDataSize>
 8008ada:	4602      	mov	r2, r0
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	33b0      	adds	r3, #176	@ 0xb0
 8008aec:	009b      	lsls	r3, r3, #2
 8008aee:	4413      	add	r3, r2
 8008af0:	685b      	ldr	r3, [r3, #4]
 8008af2:	68db      	ldr	r3, [r3, #12]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008b00:	4611      	mov	r1, r2
 8008b02:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008b04:	2300      	movs	r3, #0
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	3710      	adds	r7, #16
 8008b0a:	46bd      	mov	sp, r7
 8008b0c:	bd80      	pop	{r7, pc}

08008b0e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008b0e:	b580      	push	{r7, lr}
 8008b10:	b084      	sub	sp, #16
 8008b12:	af00      	add	r7, sp, #0
 8008b14:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	32b0      	adds	r2, #176	@ 0xb0
 8008b20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b24:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d101      	bne.n	8008b30 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	e024      	b.n	8008b7a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b36:	687a      	ldr	r2, [r7, #4]
 8008b38:	33b0      	adds	r3, #176	@ 0xb0
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	4413      	add	r3, r2
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d019      	beq.n	8008b78 <USBD_CDC_EP0_RxReady+0x6a>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008b4a:	2bff      	cmp	r3, #255	@ 0xff
 8008b4c:	d014      	beq.n	8008b78 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b54:	687a      	ldr	r2, [r7, #4]
 8008b56:	33b0      	adds	r3, #176	@ 0xb0
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	4413      	add	r3, r2
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	689b      	ldr	r3, [r3, #8]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008b66:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008b68:	68fa      	ldr	r2, [r7, #12]
 8008b6a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008b6e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	22ff      	movs	r2, #255	@ 0xff
 8008b74:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3710      	adds	r7, #16
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	bd80      	pop	{r7, pc}
	...

08008b84 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008b8c:	2182      	movs	r1, #130	@ 0x82
 8008b8e:	4818      	ldr	r0, [pc, #96]	@ (8008bf0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008b90:	f000 fd62 	bl	8009658 <USBD_GetEpDesc>
 8008b94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008b96:	2101      	movs	r1, #1
 8008b98:	4815      	ldr	r0, [pc, #84]	@ (8008bf0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008b9a:	f000 fd5d 	bl	8009658 <USBD_GetEpDesc>
 8008b9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008ba0:	2181      	movs	r1, #129	@ 0x81
 8008ba2:	4813      	ldr	r0, [pc, #76]	@ (8008bf0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008ba4:	f000 fd58 	bl	8009658 <USBD_GetEpDesc>
 8008ba8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d002      	beq.n	8008bb6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	2210      	movs	r2, #16
 8008bb4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d006      	beq.n	8008bca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008bbc:	693b      	ldr	r3, [r7, #16]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bc4:	711a      	strb	r2, [r3, #4]
 8008bc6:	2200      	movs	r2, #0
 8008bc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d006      	beq.n	8008bde <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008bd8:	711a      	strb	r2, [r3, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	2243      	movs	r2, #67	@ 0x43
 8008be2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008be4:	4b02      	ldr	r3, [pc, #8]	@ (8008bf0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008be6:	4618      	mov	r0, r3
 8008be8:	3718      	adds	r7, #24
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	2000006c 	.word	0x2000006c

08008bf4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b086      	sub	sp, #24
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008bfc:	2182      	movs	r1, #130	@ 0x82
 8008bfe:	4818      	ldr	r0, [pc, #96]	@ (8008c60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008c00:	f000 fd2a 	bl	8009658 <USBD_GetEpDesc>
 8008c04:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008c06:	2101      	movs	r1, #1
 8008c08:	4815      	ldr	r0, [pc, #84]	@ (8008c60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008c0a:	f000 fd25 	bl	8009658 <USBD_GetEpDesc>
 8008c0e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008c10:	2181      	movs	r1, #129	@ 0x81
 8008c12:	4813      	ldr	r0, [pc, #76]	@ (8008c60 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008c14:	f000 fd20 	bl	8009658 <USBD_GetEpDesc>
 8008c18:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d002      	beq.n	8008c26 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008c20:	697b      	ldr	r3, [r7, #20]
 8008c22:	2210      	movs	r2, #16
 8008c24:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008c26:	693b      	ldr	r3, [r7, #16]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d006      	beq.n	8008c3a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	2200      	movs	r2, #0
 8008c30:	711a      	strb	r2, [r3, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	f042 0202 	orr.w	r2, r2, #2
 8008c38:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d006      	beq.n	8008c4e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	2200      	movs	r2, #0
 8008c44:	711a      	strb	r2, [r3, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	f042 0202 	orr.w	r2, r2, #2
 8008c4c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2243      	movs	r2, #67	@ 0x43
 8008c52:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008c54:	4b02      	ldr	r3, [pc, #8]	@ (8008c60 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3718      	adds	r7, #24
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	bf00      	nop
 8008c60:	2000006c 	.word	0x2000006c

08008c64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b086      	sub	sp, #24
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008c6c:	2182      	movs	r1, #130	@ 0x82
 8008c6e:	4818      	ldr	r0, [pc, #96]	@ (8008cd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008c70:	f000 fcf2 	bl	8009658 <USBD_GetEpDesc>
 8008c74:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008c76:	2101      	movs	r1, #1
 8008c78:	4815      	ldr	r0, [pc, #84]	@ (8008cd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008c7a:	f000 fced 	bl	8009658 <USBD_GetEpDesc>
 8008c7e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008c80:	2181      	movs	r1, #129	@ 0x81
 8008c82:	4813      	ldr	r0, [pc, #76]	@ (8008cd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008c84:	f000 fce8 	bl	8009658 <USBD_GetEpDesc>
 8008c88:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d002      	beq.n	8008c96 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	2210      	movs	r2, #16
 8008c94:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d006      	beq.n	8008caa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008c9c:	693b      	ldr	r3, [r7, #16]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ca4:	711a      	strb	r2, [r3, #4]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d006      	beq.n	8008cbe <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cb8:	711a      	strb	r2, [r3, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2243      	movs	r2, #67	@ 0x43
 8008cc2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008cc4:	4b02      	ldr	r3, [pc, #8]	@ (8008cd0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3718      	adds	r7, #24
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
 8008cce:	bf00      	nop
 8008cd0:	2000006c 	.word	0x2000006c

08008cd4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b083      	sub	sp, #12
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	220a      	movs	r2, #10
 8008ce0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008ce2:	4b03      	ldr	r3, [pc, #12]	@ (8008cf0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	370c      	adds	r7, #12
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cee:	4770      	bx	lr
 8008cf0:	20000028 	.word	0x20000028

08008cf4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b083      	sub	sp, #12
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
 8008cfc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d101      	bne.n	8008d08 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008d04:	2303      	movs	r3, #3
 8008d06:	e009      	b.n	8008d1c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	33b0      	adds	r3, #176	@ 0xb0
 8008d12:	009b      	lsls	r3, r3, #2
 8008d14:	4413      	add	r3, r2
 8008d16:	683a      	ldr	r2, [r7, #0]
 8008d18:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	370c      	adds	r7, #12
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr

08008d28 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b087      	sub	sp, #28
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	32b0      	adds	r2, #176	@ 0xb0
 8008d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d42:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d101      	bne.n	8008d4e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008d4a:	2303      	movs	r3, #3
 8008d4c:	e008      	b.n	8008d60 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	68ba      	ldr	r2, [r7, #8]
 8008d52:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008d56:	697b      	ldr	r3, [r7, #20]
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008d5e:	2300      	movs	r3, #0
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	371c      	adds	r7, #28
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr

08008d6c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	32b0      	adds	r2, #176	@ 0xb0
 8008d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008d84:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d101      	bne.n	8008d90 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008d8c:	2303      	movs	r3, #3
 8008d8e:	e004      	b.n	8008d9a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	683a      	ldr	r2, [r7, #0]
 8008d94:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3714      	adds	r7, #20
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da4:	4770      	bx	lr
	...

08008da8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	32b0      	adds	r2, #176	@ 0xb0
 8008dba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dbe:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008dc4:	68bb      	ldr	r3, [r7, #8]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d101      	bne.n	8008dce <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008dca:	2303      	movs	r3, #3
 8008dcc:	e025      	b.n	8008e1a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d11f      	bne.n	8008e18 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	2201      	movs	r2, #1
 8008ddc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008de0:	4b10      	ldr	r3, [pc, #64]	@ (8008e24 <USBD_CDC_TransmitPacket+0x7c>)
 8008de2:	781b      	ldrb	r3, [r3, #0]
 8008de4:	f003 020f 	and.w	r2, r3, #15
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008dee:	6878      	ldr	r0, [r7, #4]
 8008df0:	4613      	mov	r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	4403      	add	r3, r0
 8008dfa:	3314      	adds	r3, #20
 8008dfc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008dfe:	4b09      	ldr	r3, [pc, #36]	@ (8008e24 <USBD_CDC_TransmitPacket+0x7c>)
 8008e00:	7819      	ldrb	r1, [r3, #0]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f002 f857 	bl	800aec2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008e14:	2300      	movs	r3, #0
 8008e16:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	200000af 	.word	0x200000af

08008e28 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b084      	sub	sp, #16
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	32b0      	adds	r2, #176	@ 0xb0
 8008e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e3e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	32b0      	adds	r2, #176	@ 0xb0
 8008e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d101      	bne.n	8008e56 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008e52:	2303      	movs	r3, #3
 8008e54:	e018      	b.n	8008e88 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	7c1b      	ldrb	r3, [r3, #16]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d10a      	bne.n	8008e74 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008e5e:	4b0c      	ldr	r3, [pc, #48]	@ (8008e90 <USBD_CDC_ReceivePacket+0x68>)
 8008e60:	7819      	ldrb	r1, [r3, #0]
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008e68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f002 f849 	bl	800af04 <USBD_LL_PrepareReceive>
 8008e72:	e008      	b.n	8008e86 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008e74:	4b06      	ldr	r3, [pc, #24]	@ (8008e90 <USBD_CDC_ReceivePacket+0x68>)
 8008e76:	7819      	ldrb	r1, [r3, #0]
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008e7e:	2340      	movs	r3, #64	@ 0x40
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f002 f83f 	bl	800af04 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008e86:	2300      	movs	r3, #0
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3710      	adds	r7, #16
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	200000b0 	.word	0x200000b0

08008e94 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b086      	sub	sp, #24
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	4613      	mov	r3, r2
 8008ea0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d101      	bne.n	8008eac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008ea8:	2303      	movs	r3, #3
 8008eaa:	e01f      	b.n	8008eec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2200      	movs	r2, #0
 8008eb8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008ec4:	68bb      	ldr	r3, [r7, #8]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d003      	beq.n	8008ed2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	68ba      	ldr	r2, [r7, #8]
 8008ece:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	79fa      	ldrb	r2, [r7, #7]
 8008ede:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008ee0:	68f8      	ldr	r0, [r7, #12]
 8008ee2:	f001 feb5 	bl	800ac50 <USBD_LL_Init>
 8008ee6:	4603      	mov	r3, r0
 8008ee8:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3718      	adds	r7, #24
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
 8008efc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008efe:	2300      	movs	r3, #0
 8008f00:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d101      	bne.n	8008f0c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	e025      	b.n	8008f58 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	683a      	ldr	r2, [r7, #0]
 8008f10:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	32ae      	adds	r2, #174	@ 0xae
 8008f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00f      	beq.n	8008f48 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	32ae      	adds	r2, #174	@ 0xae
 8008f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f38:	f107 020e 	add.w	r2, r7, #14
 8008f3c:	4610      	mov	r0, r2
 8008f3e:	4798      	blx	r3
 8008f40:	4602      	mov	r2, r0
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008f4e:	1c5a      	adds	r2, r3, #1
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008f56:	2300      	movs	r3, #0
}
 8008f58:	4618      	mov	r0, r3
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}

08008f60 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b082      	sub	sp, #8
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f001 fec1 	bl	800acf0 <USBD_LL_Start>
 8008f6e:	4603      	mov	r3, r0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3708      	adds	r7, #8
 8008f74:	46bd      	mov	sp, r7
 8008f76:	bd80      	pop	{r7, pc}

08008f78 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008f80:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	370c      	adds	r7, #12
 8008f86:	46bd      	mov	sp, r7
 8008f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8c:	4770      	bx	lr

08008f8e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b084      	sub	sp, #16
 8008f92:	af00      	add	r7, sp, #0
 8008f94:	6078      	str	r0, [r7, #4]
 8008f96:	460b      	mov	r3, r1
 8008f98:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f9a:	2300      	movs	r3, #0
 8008f9c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d009      	beq.n	8008fbc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	78fa      	ldrb	r2, [r7, #3]
 8008fb2:	4611      	mov	r1, r2
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	4798      	blx	r3
 8008fb8:	4603      	mov	r3, r0
 8008fba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3710      	adds	r7, #16
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	bd80      	pop	{r7, pc}

08008fc6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008fc6:	b580      	push	{r7, lr}
 8008fc8:	b084      	sub	sp, #16
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
 8008fce:	460b      	mov	r3, r1
 8008fd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fdc:	685b      	ldr	r3, [r3, #4]
 8008fde:	78fa      	ldrb	r2, [r7, #3]
 8008fe0:	4611      	mov	r1, r2
 8008fe2:	6878      	ldr	r0, [r7, #4]
 8008fe4:	4798      	blx	r3
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d001      	beq.n	8008ff0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008fec:	2303      	movs	r3, #3
 8008fee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3710      	adds	r7, #16
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b084      	sub	sp, #16
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800900a:	6839      	ldr	r1, [r7, #0]
 800900c:	4618      	mov	r0, r3
 800900e:	f001 f94c 	bl	800a2aa <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2201      	movs	r2, #1
 8009016:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009020:	461a      	mov	r2, r3
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800902e:	f003 031f 	and.w	r3, r3, #31
 8009032:	2b02      	cmp	r3, #2
 8009034:	d01a      	beq.n	800906c <USBD_LL_SetupStage+0x72>
 8009036:	2b02      	cmp	r3, #2
 8009038:	d822      	bhi.n	8009080 <USBD_LL_SetupStage+0x86>
 800903a:	2b00      	cmp	r3, #0
 800903c:	d002      	beq.n	8009044 <USBD_LL_SetupStage+0x4a>
 800903e:	2b01      	cmp	r3, #1
 8009040:	d00a      	beq.n	8009058 <USBD_LL_SetupStage+0x5e>
 8009042:	e01d      	b.n	8009080 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800904a:	4619      	mov	r1, r3
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 fb77 	bl	8009740 <USBD_StdDevReq>
 8009052:	4603      	mov	r3, r0
 8009054:	73fb      	strb	r3, [r7, #15]
      break;
 8009056:	e020      	b.n	800909a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800905e:	4619      	mov	r1, r3
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 fbdf 	bl	8009824 <USBD_StdItfReq>
 8009066:	4603      	mov	r3, r0
 8009068:	73fb      	strb	r3, [r7, #15]
      break;
 800906a:	e016      	b.n	800909a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009072:	4619      	mov	r1, r3
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fc41 	bl	80098fc <USBD_StdEPReq>
 800907a:	4603      	mov	r3, r0
 800907c:	73fb      	strb	r3, [r7, #15]
      break;
 800907e:	e00c      	b.n	800909a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009086:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800908a:	b2db      	uxtb	r3, r3
 800908c:	4619      	mov	r1, r3
 800908e:	6878      	ldr	r0, [r7, #4]
 8009090:	f001 fe8e 	bl	800adb0 <USBD_LL_StallEP>
 8009094:	4603      	mov	r3, r0
 8009096:	73fb      	strb	r3, [r7, #15]
      break;
 8009098:	bf00      	nop
  }

  return ret;
 800909a:	7bfb      	ldrb	r3, [r7, #15]
}
 800909c:	4618      	mov	r0, r3
 800909e:	3710      	adds	r7, #16
 80090a0:	46bd      	mov	sp, r7
 80090a2:	bd80      	pop	{r7, pc}

080090a4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	60f8      	str	r0, [r7, #12]
 80090ac:	460b      	mov	r3, r1
 80090ae:	607a      	str	r2, [r7, #4]
 80090b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80090b2:	2300      	movs	r3, #0
 80090b4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80090b6:	7afb      	ldrb	r3, [r7, #11]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d177      	bne.n	80091ac <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80090c2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80090ca:	2b03      	cmp	r3, #3
 80090cc:	f040 80a1 	bne.w	8009212 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	685b      	ldr	r3, [r3, #4]
 80090d4:	693a      	ldr	r2, [r7, #16]
 80090d6:	8992      	ldrh	r2, [r2, #12]
 80090d8:	4293      	cmp	r3, r2
 80090da:	d91c      	bls.n	8009116 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	685b      	ldr	r3, [r3, #4]
 80090e0:	693a      	ldr	r2, [r7, #16]
 80090e2:	8992      	ldrh	r2, [r2, #12]
 80090e4:	1a9a      	subs	r2, r3, r2
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	691b      	ldr	r3, [r3, #16]
 80090ee:	693a      	ldr	r2, [r7, #16]
 80090f0:	8992      	ldrh	r2, [r2, #12]
 80090f2:	441a      	add	r2, r3
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80090f8:	693b      	ldr	r3, [r7, #16]
 80090fa:	6919      	ldr	r1, [r3, #16]
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	899b      	ldrh	r3, [r3, #12]
 8009100:	461a      	mov	r2, r3
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	4293      	cmp	r3, r2
 8009108:	bf38      	it	cc
 800910a:	4613      	movcc	r3, r2
 800910c:	461a      	mov	r2, r3
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f001 f9d2 	bl	800a4b8 <USBD_CtlContinueRx>
 8009114:	e07d      	b.n	8009212 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800911c:	f003 031f 	and.w	r3, r3, #31
 8009120:	2b02      	cmp	r3, #2
 8009122:	d014      	beq.n	800914e <USBD_LL_DataOutStage+0xaa>
 8009124:	2b02      	cmp	r3, #2
 8009126:	d81d      	bhi.n	8009164 <USBD_LL_DataOutStage+0xc0>
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <USBD_LL_DataOutStage+0x8e>
 800912c:	2b01      	cmp	r3, #1
 800912e:	d003      	beq.n	8009138 <USBD_LL_DataOutStage+0x94>
 8009130:	e018      	b.n	8009164 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009132:	2300      	movs	r3, #0
 8009134:	75bb      	strb	r3, [r7, #22]
            break;
 8009136:	e018      	b.n	800916a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800913e:	b2db      	uxtb	r3, r3
 8009140:	4619      	mov	r1, r3
 8009142:	68f8      	ldr	r0, [r7, #12]
 8009144:	f000 fa6e 	bl	8009624 <USBD_CoreFindIF>
 8009148:	4603      	mov	r3, r0
 800914a:	75bb      	strb	r3, [r7, #22]
            break;
 800914c:	e00d      	b.n	800916a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009154:	b2db      	uxtb	r3, r3
 8009156:	4619      	mov	r1, r3
 8009158:	68f8      	ldr	r0, [r7, #12]
 800915a:	f000 fa70 	bl	800963e <USBD_CoreFindEP>
 800915e:	4603      	mov	r3, r0
 8009160:	75bb      	strb	r3, [r7, #22]
            break;
 8009162:	e002      	b.n	800916a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009164:	2300      	movs	r3, #0
 8009166:	75bb      	strb	r3, [r7, #22]
            break;
 8009168:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800916a:	7dbb      	ldrb	r3, [r7, #22]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d119      	bne.n	80091a4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009176:	b2db      	uxtb	r3, r3
 8009178:	2b03      	cmp	r3, #3
 800917a:	d113      	bne.n	80091a4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800917c:	7dba      	ldrb	r2, [r7, #22]
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	32ae      	adds	r2, #174	@ 0xae
 8009182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009186:	691b      	ldr	r3, [r3, #16]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d00b      	beq.n	80091a4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800918c:	7dba      	ldrb	r2, [r7, #22]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009194:	7dba      	ldrb	r2, [r7, #22]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	32ae      	adds	r2, #174	@ 0xae
 800919a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	68f8      	ldr	r0, [r7, #12]
 80091a2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f001 f998 	bl	800a4da <USBD_CtlSendStatus>
 80091aa:	e032      	b.n	8009212 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80091ac:	7afb      	ldrb	r3, [r7, #11]
 80091ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80091b2:	b2db      	uxtb	r3, r3
 80091b4:	4619      	mov	r1, r3
 80091b6:	68f8      	ldr	r0, [r7, #12]
 80091b8:	f000 fa41 	bl	800963e <USBD_CoreFindEP>
 80091bc:	4603      	mov	r3, r0
 80091be:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80091c0:	7dbb      	ldrb	r3, [r7, #22]
 80091c2:	2bff      	cmp	r3, #255	@ 0xff
 80091c4:	d025      	beq.n	8009212 <USBD_LL_DataOutStage+0x16e>
 80091c6:	7dbb      	ldrb	r3, [r7, #22]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d122      	bne.n	8009212 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	2b03      	cmp	r3, #3
 80091d6:	d117      	bne.n	8009208 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80091d8:	7dba      	ldrb	r2, [r7, #22]
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	32ae      	adds	r2, #174	@ 0xae
 80091de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091e2:	699b      	ldr	r3, [r3, #24]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d00f      	beq.n	8009208 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80091e8:	7dba      	ldrb	r2, [r7, #22]
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80091f0:	7dba      	ldrb	r2, [r7, #22]
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	32ae      	adds	r2, #174	@ 0xae
 80091f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	7afa      	ldrb	r2, [r7, #11]
 80091fe:	4611      	mov	r1, r2
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	4798      	blx	r3
 8009204:	4603      	mov	r3, r0
 8009206:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009208:	7dfb      	ldrb	r3, [r7, #23]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d001      	beq.n	8009212 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800920e:	7dfb      	ldrb	r3, [r7, #23]
 8009210:	e000      	b.n	8009214 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3718      	adds	r7, #24
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b086      	sub	sp, #24
 8009220:	af00      	add	r7, sp, #0
 8009222:	60f8      	str	r0, [r7, #12]
 8009224:	460b      	mov	r3, r1
 8009226:	607a      	str	r2, [r7, #4]
 8009228:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800922a:	7afb      	ldrb	r3, [r7, #11]
 800922c:	2b00      	cmp	r3, #0
 800922e:	d178      	bne.n	8009322 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	3314      	adds	r3, #20
 8009234:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800923c:	2b02      	cmp	r3, #2
 800923e:	d163      	bne.n	8009308 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009240:	693b      	ldr	r3, [r7, #16]
 8009242:	685b      	ldr	r3, [r3, #4]
 8009244:	693a      	ldr	r2, [r7, #16]
 8009246:	8992      	ldrh	r2, [r2, #12]
 8009248:	4293      	cmp	r3, r2
 800924a:	d91c      	bls.n	8009286 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	693a      	ldr	r2, [r7, #16]
 8009252:	8992      	ldrh	r2, [r2, #12]
 8009254:	1a9a      	subs	r2, r3, r2
 8009256:	693b      	ldr	r3, [r7, #16]
 8009258:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	691b      	ldr	r3, [r3, #16]
 800925e:	693a      	ldr	r2, [r7, #16]
 8009260:	8992      	ldrh	r2, [r2, #12]
 8009262:	441a      	add	r2, r3
 8009264:	693b      	ldr	r3, [r7, #16]
 8009266:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	6919      	ldr	r1, [r3, #16]
 800926c:	693b      	ldr	r3, [r7, #16]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	461a      	mov	r2, r3
 8009272:	68f8      	ldr	r0, [r7, #12]
 8009274:	f001 f8ee 	bl	800a454 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009278:	2300      	movs	r3, #0
 800927a:	2200      	movs	r2, #0
 800927c:	2100      	movs	r1, #0
 800927e:	68f8      	ldr	r0, [r7, #12]
 8009280:	f001 fe40 	bl	800af04 <USBD_LL_PrepareReceive>
 8009284:	e040      	b.n	8009308 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	899b      	ldrh	r3, [r3, #12]
 800928a:	461a      	mov	r2, r3
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	429a      	cmp	r2, r3
 8009292:	d11c      	bne.n	80092ce <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	693a      	ldr	r2, [r7, #16]
 800929a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800929c:	4293      	cmp	r3, r2
 800929e:	d316      	bcc.n	80092ce <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d20f      	bcs.n	80092ce <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80092ae:	2200      	movs	r2, #0
 80092b0:	2100      	movs	r1, #0
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f001 f8ce 	bl	800a454 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2200      	movs	r2, #0
 80092bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80092c0:	2300      	movs	r3, #0
 80092c2:	2200      	movs	r2, #0
 80092c4:	2100      	movs	r1, #0
 80092c6:	68f8      	ldr	r0, [r7, #12]
 80092c8:	f001 fe1c 	bl	800af04 <USBD_LL_PrepareReceive>
 80092cc:	e01c      	b.n	8009308 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092d4:	b2db      	uxtb	r3, r3
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d10f      	bne.n	80092fa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d009      	beq.n	80092fa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092f4:	68db      	ldr	r3, [r3, #12]
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80092fa:	2180      	movs	r1, #128	@ 0x80
 80092fc:	68f8      	ldr	r0, [r7, #12]
 80092fe:	f001 fd57 	bl	800adb0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f001 f8fc 	bl	800a500 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800930e:	2b00      	cmp	r3, #0
 8009310:	d03a      	beq.n	8009388 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f7ff fe30 	bl	8008f78 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009320:	e032      	b.n	8009388 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009322:	7afb      	ldrb	r3, [r7, #11]
 8009324:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009328:	b2db      	uxtb	r3, r3
 800932a:	4619      	mov	r1, r3
 800932c:	68f8      	ldr	r0, [r7, #12]
 800932e:	f000 f986 	bl	800963e <USBD_CoreFindEP>
 8009332:	4603      	mov	r3, r0
 8009334:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009336:	7dfb      	ldrb	r3, [r7, #23]
 8009338:	2bff      	cmp	r3, #255	@ 0xff
 800933a:	d025      	beq.n	8009388 <USBD_LL_DataInStage+0x16c>
 800933c:	7dfb      	ldrb	r3, [r7, #23]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d122      	bne.n	8009388 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009348:	b2db      	uxtb	r3, r3
 800934a:	2b03      	cmp	r3, #3
 800934c:	d11c      	bne.n	8009388 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800934e:	7dfa      	ldrb	r2, [r7, #23]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	32ae      	adds	r2, #174	@ 0xae
 8009354:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009358:	695b      	ldr	r3, [r3, #20]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d014      	beq.n	8009388 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800935e:	7dfa      	ldrb	r2, [r7, #23]
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009366:	7dfa      	ldrb	r2, [r7, #23]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	32ae      	adds	r2, #174	@ 0xae
 800936c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009370:	695b      	ldr	r3, [r3, #20]
 8009372:	7afa      	ldrb	r2, [r7, #11]
 8009374:	4611      	mov	r1, r2
 8009376:	68f8      	ldr	r0, [r7, #12]
 8009378:	4798      	blx	r3
 800937a:	4603      	mov	r3, r0
 800937c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800937e:	7dbb      	ldrb	r3, [r7, #22]
 8009380:	2b00      	cmp	r3, #0
 8009382:	d001      	beq.n	8009388 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009384:	7dbb      	ldrb	r3, [r7, #22]
 8009386:	e000      	b.n	800938a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009388:	2300      	movs	r3, #0
}
 800938a:	4618      	mov	r0, r3
 800938c:	3718      	adds	r7, #24
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}

08009392 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009392:	b580      	push	{r7, lr}
 8009394:	b084      	sub	sp, #16
 8009396:	af00      	add	r7, sp, #0
 8009398:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800939a:	2300      	movs	r3, #0
 800939c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2201      	movs	r2, #1
 80093a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2200      	movs	r2, #0
 80093b2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2200      	movs	r2, #0
 80093c0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d014      	beq.n	80093f8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093d4:	685b      	ldr	r3, [r3, #4]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00e      	beq.n	80093f8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	687a      	ldr	r2, [r7, #4]
 80093e4:	6852      	ldr	r2, [r2, #4]
 80093e6:	b2d2      	uxtb	r2, r2
 80093e8:	4611      	mov	r1, r2
 80093ea:	6878      	ldr	r0, [r7, #4]
 80093ec:	4798      	blx	r3
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d001      	beq.n	80093f8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80093f4:	2303      	movs	r3, #3
 80093f6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80093f8:	2340      	movs	r3, #64	@ 0x40
 80093fa:	2200      	movs	r2, #0
 80093fc:	2100      	movs	r1, #0
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	f001 fc91 	bl	800ad26 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2201      	movs	r2, #1
 8009408:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2240      	movs	r2, #64	@ 0x40
 8009410:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009414:	2340      	movs	r3, #64	@ 0x40
 8009416:	2200      	movs	r2, #0
 8009418:	2180      	movs	r1, #128	@ 0x80
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f001 fc83 	bl	800ad26 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2201      	movs	r2, #1
 8009424:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2240      	movs	r2, #64	@ 0x40
 800942c:	841a      	strh	r2, [r3, #32]

  return ret;
 800942e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009430:	4618      	mov	r0, r3
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
 8009440:	460b      	mov	r3, r1
 8009442:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	78fa      	ldrb	r2, [r7, #3]
 8009448:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800944a:	2300      	movs	r3, #0
}
 800944c:	4618      	mov	r0, r3
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009466:	b2db      	uxtb	r3, r3
 8009468:	2b04      	cmp	r3, #4
 800946a:	d006      	beq.n	800947a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009472:	b2da      	uxtb	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	2204      	movs	r2, #4
 800947e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009482:	2300      	movs	r3, #0
}
 8009484:	4618      	mov	r0, r3
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	2b04      	cmp	r3, #4
 80094a2:	d106      	bne.n	80094b2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80094aa:	b2da      	uxtb	r2, r3
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80094b2:	2300      	movs	r3, #0
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	370c      	adds	r7, #12
 80094b8:	46bd      	mov	sp, r7
 80094ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094be:	4770      	bx	lr

080094c0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b082      	sub	sp, #8
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094ce:	b2db      	uxtb	r3, r3
 80094d0:	2b03      	cmp	r3, #3
 80094d2:	d110      	bne.n	80094f6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00b      	beq.n	80094f6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094e4:	69db      	ldr	r3, [r3, #28]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d005      	beq.n	80094f6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094f0:	69db      	ldr	r3, [r3, #28]
 80094f2:	6878      	ldr	r0, [r7, #4]
 80094f4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80094f6:	2300      	movs	r3, #0
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3708      	adds	r7, #8
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b082      	sub	sp, #8
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	460b      	mov	r3, r1
 800950a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	32ae      	adds	r2, #174	@ 0xae
 8009516:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d101      	bne.n	8009522 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800951e:	2303      	movs	r3, #3
 8009520:	e01c      	b.n	800955c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009528:	b2db      	uxtb	r3, r3
 800952a:	2b03      	cmp	r3, #3
 800952c:	d115      	bne.n	800955a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	32ae      	adds	r2, #174	@ 0xae
 8009538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d00b      	beq.n	800955a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	32ae      	adds	r2, #174	@ 0xae
 800954c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009550:	6a1b      	ldr	r3, [r3, #32]
 8009552:	78fa      	ldrb	r2, [r7, #3]
 8009554:	4611      	mov	r1, r2
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800955a:	2300      	movs	r3, #0
}
 800955c:	4618      	mov	r0, r3
 800955e:	3708      	adds	r7, #8
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	460b      	mov	r3, r1
 800956e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	32ae      	adds	r2, #174	@ 0xae
 800957a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d101      	bne.n	8009586 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009582:	2303      	movs	r3, #3
 8009584:	e01c      	b.n	80095c0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b03      	cmp	r3, #3
 8009590:	d115      	bne.n	80095be <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	32ae      	adds	r2, #174	@ 0xae
 800959c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00b      	beq.n	80095be <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	32ae      	adds	r2, #174	@ 0xae
 80095b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80095b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095b6:	78fa      	ldrb	r2, [r7, #3]
 80095b8:	4611      	mov	r1, r2
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	370c      	adds	r7, #12
 80095d6:	46bd      	mov	sp, r7
 80095d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095dc:	4770      	bx	lr

080095de <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b084      	sub	sp, #16
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2201      	movs	r2, #1
 80095ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d00e      	beq.n	800961a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009602:	685b      	ldr	r3, [r3, #4]
 8009604:	687a      	ldr	r2, [r7, #4]
 8009606:	6852      	ldr	r2, [r2, #4]
 8009608:	b2d2      	uxtb	r2, r2
 800960a:	4611      	mov	r1, r2
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	4798      	blx	r3
 8009610:	4603      	mov	r3, r0
 8009612:	2b00      	cmp	r3, #0
 8009614:	d001      	beq.n	800961a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8009616:	2303      	movs	r3, #3
 8009618:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800961a:	7bfb      	ldrb	r3, [r7, #15]
}
 800961c:	4618      	mov	r0, r3
 800961e:	3710      	adds	r7, #16
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}

08009624 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	460b      	mov	r3, r1
 800962e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009630:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009632:	4618      	mov	r0, r3
 8009634:	370c      	adds	r7, #12
 8009636:	46bd      	mov	sp, r7
 8009638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963c:	4770      	bx	lr

0800963e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800963e:	b480      	push	{r7}
 8009640:	b083      	sub	sp, #12
 8009642:	af00      	add	r7, sp, #0
 8009644:	6078      	str	r0, [r7, #4]
 8009646:	460b      	mov	r3, r1
 8009648:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800964a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800964c:	4618      	mov	r0, r3
 800964e:	370c      	adds	r7, #12
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr

08009658 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b086      	sub	sp, #24
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
 8009660:	460b      	mov	r3, r1
 8009662:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800966c:	2300      	movs	r3, #0
 800966e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	885b      	ldrh	r3, [r3, #2]
 8009674:	b29b      	uxth	r3, r3
 8009676:	68fa      	ldr	r2, [r7, #12]
 8009678:	7812      	ldrb	r2, [r2, #0]
 800967a:	4293      	cmp	r3, r2
 800967c:	d91f      	bls.n	80096be <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	781b      	ldrb	r3, [r3, #0]
 8009682:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009684:	e013      	b.n	80096ae <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009686:	f107 030a 	add.w	r3, r7, #10
 800968a:	4619      	mov	r1, r3
 800968c:	6978      	ldr	r0, [r7, #20]
 800968e:	f000 f81b 	bl	80096c8 <USBD_GetNextDesc>
 8009692:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	785b      	ldrb	r3, [r3, #1]
 8009698:	2b05      	cmp	r3, #5
 800969a:	d108      	bne.n	80096ae <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800969c:	697b      	ldr	r3, [r7, #20]
 800969e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80096a0:	693b      	ldr	r3, [r7, #16]
 80096a2:	789b      	ldrb	r3, [r3, #2]
 80096a4:	78fa      	ldrb	r2, [r7, #3]
 80096a6:	429a      	cmp	r2, r3
 80096a8:	d008      	beq.n	80096bc <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80096aa:	2300      	movs	r3, #0
 80096ac:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	885b      	ldrh	r3, [r3, #2]
 80096b2:	b29a      	uxth	r2, r3
 80096b4:	897b      	ldrh	r3, [r7, #10]
 80096b6:	429a      	cmp	r2, r3
 80096b8:	d8e5      	bhi.n	8009686 <USBD_GetEpDesc+0x2e>
 80096ba:	e000      	b.n	80096be <USBD_GetEpDesc+0x66>
          break;
 80096bc:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80096be:	693b      	ldr	r3, [r7, #16]
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3718      	adds	r7, #24
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80096c8:	b480      	push	{r7}
 80096ca:	b085      	sub	sp, #20
 80096cc:	af00      	add	r7, sp, #0
 80096ce:	6078      	str	r0, [r7, #4]
 80096d0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	881b      	ldrh	r3, [r3, #0]
 80096da:	68fa      	ldr	r2, [r7, #12]
 80096dc:	7812      	ldrb	r2, [r2, #0]
 80096de:	4413      	add	r3, r2
 80096e0:	b29a      	uxth	r2, r3
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	781b      	ldrb	r3, [r3, #0]
 80096ea:	461a      	mov	r2, r3
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	4413      	add	r3, r2
 80096f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80096f2:	68fb      	ldr	r3, [r7, #12]
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3714      	adds	r7, #20
 80096f8:	46bd      	mov	sp, r7
 80096fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fe:	4770      	bx	lr

08009700 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009700:	b480      	push	{r7}
 8009702:	b087      	sub	sp, #28
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	3301      	adds	r3, #1
 8009716:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	781b      	ldrb	r3, [r3, #0]
 800971c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800971e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8009722:	021b      	lsls	r3, r3, #8
 8009724:	b21a      	sxth	r2, r3
 8009726:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800972a:	4313      	orrs	r3, r2
 800972c:	b21b      	sxth	r3, r3
 800972e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009730:	89fb      	ldrh	r3, [r7, #14]
}
 8009732:	4618      	mov	r0, r3
 8009734:	371c      	adds	r7, #28
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
	...

08009740 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b084      	sub	sp, #16
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800974a:	2300      	movs	r3, #0
 800974c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800974e:	683b      	ldr	r3, [r7, #0]
 8009750:	781b      	ldrb	r3, [r3, #0]
 8009752:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009756:	2b40      	cmp	r3, #64	@ 0x40
 8009758:	d005      	beq.n	8009766 <USBD_StdDevReq+0x26>
 800975a:	2b40      	cmp	r3, #64	@ 0x40
 800975c:	d857      	bhi.n	800980e <USBD_StdDevReq+0xce>
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00f      	beq.n	8009782 <USBD_StdDevReq+0x42>
 8009762:	2b20      	cmp	r3, #32
 8009764:	d153      	bne.n	800980e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	32ae      	adds	r2, #174	@ 0xae
 8009770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009774:	689b      	ldr	r3, [r3, #8]
 8009776:	6839      	ldr	r1, [r7, #0]
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	4798      	blx	r3
 800977c:	4603      	mov	r3, r0
 800977e:	73fb      	strb	r3, [r7, #15]
      break;
 8009780:	e04a      	b.n	8009818 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	785b      	ldrb	r3, [r3, #1]
 8009786:	2b09      	cmp	r3, #9
 8009788:	d83b      	bhi.n	8009802 <USBD_StdDevReq+0xc2>
 800978a:	a201      	add	r2, pc, #4	@ (adr r2, 8009790 <USBD_StdDevReq+0x50>)
 800978c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009790:	080097e5 	.word	0x080097e5
 8009794:	080097f9 	.word	0x080097f9
 8009798:	08009803 	.word	0x08009803
 800979c:	080097ef 	.word	0x080097ef
 80097a0:	08009803 	.word	0x08009803
 80097a4:	080097c3 	.word	0x080097c3
 80097a8:	080097b9 	.word	0x080097b9
 80097ac:	08009803 	.word	0x08009803
 80097b0:	080097db 	.word	0x080097db
 80097b4:	080097cd 	.word	0x080097cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80097b8:	6839      	ldr	r1, [r7, #0]
 80097ba:	6878      	ldr	r0, [r7, #4]
 80097bc:	f000 fa3e 	bl	8009c3c <USBD_GetDescriptor>
          break;
 80097c0:	e024      	b.n	800980c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80097c2:	6839      	ldr	r1, [r7, #0]
 80097c4:	6878      	ldr	r0, [r7, #4]
 80097c6:	f000 fbcd 	bl	8009f64 <USBD_SetAddress>
          break;
 80097ca:	e01f      	b.n	800980c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80097cc:	6839      	ldr	r1, [r7, #0]
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f000 fc0c 	bl	8009fec <USBD_SetConfig>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73fb      	strb	r3, [r7, #15]
          break;
 80097d8:	e018      	b.n	800980c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80097da:	6839      	ldr	r1, [r7, #0]
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	f000 fcaf 	bl	800a140 <USBD_GetConfig>
          break;
 80097e2:	e013      	b.n	800980c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80097e4:	6839      	ldr	r1, [r7, #0]
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fce0 	bl	800a1ac <USBD_GetStatus>
          break;
 80097ec:	e00e      	b.n	800980c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80097ee:	6839      	ldr	r1, [r7, #0]
 80097f0:	6878      	ldr	r0, [r7, #4]
 80097f2:	f000 fd0f 	bl	800a214 <USBD_SetFeature>
          break;
 80097f6:	e009      	b.n	800980c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80097f8:	6839      	ldr	r1, [r7, #0]
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f000 fd33 	bl	800a266 <USBD_ClrFeature>
          break;
 8009800:	e004      	b.n	800980c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009802:	6839      	ldr	r1, [r7, #0]
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f000 fd8a 	bl	800a31e <USBD_CtlError>
          break;
 800980a:	bf00      	nop
      }
      break;
 800980c:	e004      	b.n	8009818 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800980e:	6839      	ldr	r1, [r7, #0]
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 fd84 	bl	800a31e <USBD_CtlError>
      break;
 8009816:	bf00      	nop
  }

  return ret;
 8009818:	7bfb      	ldrb	r3, [r7, #15]
}
 800981a:	4618      	mov	r0, r3
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
 8009822:	bf00      	nop

08009824 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b084      	sub	sp, #16
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800982e:	2300      	movs	r3, #0
 8009830:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800983a:	2b40      	cmp	r3, #64	@ 0x40
 800983c:	d005      	beq.n	800984a <USBD_StdItfReq+0x26>
 800983e:	2b40      	cmp	r3, #64	@ 0x40
 8009840:	d852      	bhi.n	80098e8 <USBD_StdItfReq+0xc4>
 8009842:	2b00      	cmp	r3, #0
 8009844:	d001      	beq.n	800984a <USBD_StdItfReq+0x26>
 8009846:	2b20      	cmp	r3, #32
 8009848:	d14e      	bne.n	80098e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009850:	b2db      	uxtb	r3, r3
 8009852:	3b01      	subs	r3, #1
 8009854:	2b02      	cmp	r3, #2
 8009856:	d840      	bhi.n	80098da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	889b      	ldrh	r3, [r3, #4]
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b01      	cmp	r3, #1
 8009860:	d836      	bhi.n	80098d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	889b      	ldrh	r3, [r3, #4]
 8009866:	b2db      	uxtb	r3, r3
 8009868:	4619      	mov	r1, r3
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f7ff feda 	bl	8009624 <USBD_CoreFindIF>
 8009870:	4603      	mov	r3, r0
 8009872:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009874:	7bbb      	ldrb	r3, [r7, #14]
 8009876:	2bff      	cmp	r3, #255	@ 0xff
 8009878:	d01d      	beq.n	80098b6 <USBD_StdItfReq+0x92>
 800987a:	7bbb      	ldrb	r3, [r7, #14]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d11a      	bne.n	80098b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009880:	7bba      	ldrb	r2, [r7, #14]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	32ae      	adds	r2, #174	@ 0xae
 8009886:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d00f      	beq.n	80098b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009890:	7bba      	ldrb	r2, [r7, #14]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009898:	7bba      	ldrb	r2, [r7, #14]
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	32ae      	adds	r2, #174	@ 0xae
 800989e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	6839      	ldr	r1, [r7, #0]
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	4798      	blx	r3
 80098aa:	4603      	mov	r3, r0
 80098ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80098ae:	e004      	b.n	80098ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80098b0:	2303      	movs	r3, #3
 80098b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80098b4:	e001      	b.n	80098ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80098b6:	2303      	movs	r3, #3
 80098b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	88db      	ldrh	r3, [r3, #6]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d110      	bne.n	80098e4 <USBD_StdItfReq+0xc0>
 80098c2:	7bfb      	ldrb	r3, [r7, #15]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d10d      	bne.n	80098e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 fe06 	bl	800a4da <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80098ce:	e009      	b.n	80098e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	6878      	ldr	r0, [r7, #4]
 80098d4:	f000 fd23 	bl	800a31e <USBD_CtlError>
          break;
 80098d8:	e004      	b.n	80098e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80098da:	6839      	ldr	r1, [r7, #0]
 80098dc:	6878      	ldr	r0, [r7, #4]
 80098de:	f000 fd1e 	bl	800a31e <USBD_CtlError>
          break;
 80098e2:	e000      	b.n	80098e6 <USBD_StdItfReq+0xc2>
          break;
 80098e4:	bf00      	nop
      }
      break;
 80098e6:	e004      	b.n	80098f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80098e8:	6839      	ldr	r1, [r7, #0]
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 fd17 	bl	800a31e <USBD_CtlError>
      break;
 80098f0:	bf00      	nop
  }

  return ret;
 80098f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009906:	2300      	movs	r3, #0
 8009908:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	889b      	ldrh	r3, [r3, #4]
 800990e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009918:	2b40      	cmp	r3, #64	@ 0x40
 800991a:	d007      	beq.n	800992c <USBD_StdEPReq+0x30>
 800991c:	2b40      	cmp	r3, #64	@ 0x40
 800991e:	f200 8181 	bhi.w	8009c24 <USBD_StdEPReq+0x328>
 8009922:	2b00      	cmp	r3, #0
 8009924:	d02a      	beq.n	800997c <USBD_StdEPReq+0x80>
 8009926:	2b20      	cmp	r3, #32
 8009928:	f040 817c 	bne.w	8009c24 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800992c:	7bbb      	ldrb	r3, [r7, #14]
 800992e:	4619      	mov	r1, r3
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f7ff fe84 	bl	800963e <USBD_CoreFindEP>
 8009936:	4603      	mov	r3, r0
 8009938:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800993a:	7b7b      	ldrb	r3, [r7, #13]
 800993c:	2bff      	cmp	r3, #255	@ 0xff
 800993e:	f000 8176 	beq.w	8009c2e <USBD_StdEPReq+0x332>
 8009942:	7b7b      	ldrb	r3, [r7, #13]
 8009944:	2b00      	cmp	r3, #0
 8009946:	f040 8172 	bne.w	8009c2e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800994a:	7b7a      	ldrb	r2, [r7, #13]
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009952:	7b7a      	ldrb	r2, [r7, #13]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	32ae      	adds	r2, #174	@ 0xae
 8009958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	2b00      	cmp	r3, #0
 8009960:	f000 8165 	beq.w	8009c2e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009964:	7b7a      	ldrb	r2, [r7, #13]
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	32ae      	adds	r2, #174	@ 0xae
 800996a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	6839      	ldr	r1, [r7, #0]
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	4798      	blx	r3
 8009976:	4603      	mov	r3, r0
 8009978:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800997a:	e158      	b.n	8009c2e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800997c:	683b      	ldr	r3, [r7, #0]
 800997e:	785b      	ldrb	r3, [r3, #1]
 8009980:	2b03      	cmp	r3, #3
 8009982:	d008      	beq.n	8009996 <USBD_StdEPReq+0x9a>
 8009984:	2b03      	cmp	r3, #3
 8009986:	f300 8147 	bgt.w	8009c18 <USBD_StdEPReq+0x31c>
 800998a:	2b00      	cmp	r3, #0
 800998c:	f000 809b 	beq.w	8009ac6 <USBD_StdEPReq+0x1ca>
 8009990:	2b01      	cmp	r3, #1
 8009992:	d03c      	beq.n	8009a0e <USBD_StdEPReq+0x112>
 8009994:	e140      	b.n	8009c18 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800999c:	b2db      	uxtb	r3, r3
 800999e:	2b02      	cmp	r3, #2
 80099a0:	d002      	beq.n	80099a8 <USBD_StdEPReq+0xac>
 80099a2:	2b03      	cmp	r3, #3
 80099a4:	d016      	beq.n	80099d4 <USBD_StdEPReq+0xd8>
 80099a6:	e02c      	b.n	8009a02 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80099a8:	7bbb      	ldrb	r3, [r7, #14]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d00d      	beq.n	80099ca <USBD_StdEPReq+0xce>
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	2b80      	cmp	r3, #128	@ 0x80
 80099b2:	d00a      	beq.n	80099ca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80099b4:	7bbb      	ldrb	r3, [r7, #14]
 80099b6:	4619      	mov	r1, r3
 80099b8:	6878      	ldr	r0, [r7, #4]
 80099ba:	f001 f9f9 	bl	800adb0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80099be:	2180      	movs	r1, #128	@ 0x80
 80099c0:	6878      	ldr	r0, [r7, #4]
 80099c2:	f001 f9f5 	bl	800adb0 <USBD_LL_StallEP>
 80099c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80099c8:	e020      	b.n	8009a0c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80099ca:	6839      	ldr	r1, [r7, #0]
 80099cc:	6878      	ldr	r0, [r7, #4]
 80099ce:	f000 fca6 	bl	800a31e <USBD_CtlError>
              break;
 80099d2:	e01b      	b.n	8009a0c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	885b      	ldrh	r3, [r3, #2]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10e      	bne.n	80099fa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80099dc:	7bbb      	ldrb	r3, [r7, #14]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d00b      	beq.n	80099fa <USBD_StdEPReq+0xfe>
 80099e2:	7bbb      	ldrb	r3, [r7, #14]
 80099e4:	2b80      	cmp	r3, #128	@ 0x80
 80099e6:	d008      	beq.n	80099fa <USBD_StdEPReq+0xfe>
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	88db      	ldrh	r3, [r3, #6]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d104      	bne.n	80099fa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80099f0:	7bbb      	ldrb	r3, [r7, #14]
 80099f2:	4619      	mov	r1, r3
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f001 f9db 	bl	800adb0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 fd6d 	bl	800a4da <USBD_CtlSendStatus>

              break;
 8009a00:	e004      	b.n	8009a0c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009a02:	6839      	ldr	r1, [r7, #0]
 8009a04:	6878      	ldr	r0, [r7, #4]
 8009a06:	f000 fc8a 	bl	800a31e <USBD_CtlError>
              break;
 8009a0a:	bf00      	nop
          }
          break;
 8009a0c:	e109      	b.n	8009c22 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a14:	b2db      	uxtb	r3, r3
 8009a16:	2b02      	cmp	r3, #2
 8009a18:	d002      	beq.n	8009a20 <USBD_StdEPReq+0x124>
 8009a1a:	2b03      	cmp	r3, #3
 8009a1c:	d016      	beq.n	8009a4c <USBD_StdEPReq+0x150>
 8009a1e:	e04b      	b.n	8009ab8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a20:	7bbb      	ldrb	r3, [r7, #14]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d00d      	beq.n	8009a42 <USBD_StdEPReq+0x146>
 8009a26:	7bbb      	ldrb	r3, [r7, #14]
 8009a28:	2b80      	cmp	r3, #128	@ 0x80
 8009a2a:	d00a      	beq.n	8009a42 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009a2c:	7bbb      	ldrb	r3, [r7, #14]
 8009a2e:	4619      	mov	r1, r3
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f001 f9bd 	bl	800adb0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009a36:	2180      	movs	r1, #128	@ 0x80
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f001 f9b9 	bl	800adb0 <USBD_LL_StallEP>
 8009a3e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009a40:	e040      	b.n	8009ac4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009a42:	6839      	ldr	r1, [r7, #0]
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fc6a 	bl	800a31e <USBD_CtlError>
              break;
 8009a4a:	e03b      	b.n	8009ac4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	885b      	ldrh	r3, [r3, #2]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d136      	bne.n	8009ac2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009a54:	7bbb      	ldrb	r3, [r7, #14]
 8009a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d004      	beq.n	8009a68 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009a5e:	7bbb      	ldrb	r3, [r7, #14]
 8009a60:	4619      	mov	r1, r3
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f001 f9c3 	bl	800adee <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009a68:	6878      	ldr	r0, [r7, #4]
 8009a6a:	f000 fd36 	bl	800a4da <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009a6e:	7bbb      	ldrb	r3, [r7, #14]
 8009a70:	4619      	mov	r1, r3
 8009a72:	6878      	ldr	r0, [r7, #4]
 8009a74:	f7ff fde3 	bl	800963e <USBD_CoreFindEP>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a7c:	7b7b      	ldrb	r3, [r7, #13]
 8009a7e:	2bff      	cmp	r3, #255	@ 0xff
 8009a80:	d01f      	beq.n	8009ac2 <USBD_StdEPReq+0x1c6>
 8009a82:	7b7b      	ldrb	r3, [r7, #13]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d11c      	bne.n	8009ac2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009a88:	7b7a      	ldrb	r2, [r7, #13]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009a90:	7b7a      	ldrb	r2, [r7, #13]
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	32ae      	adds	r2, #174	@ 0xae
 8009a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d010      	beq.n	8009ac2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009aa0:	7b7a      	ldrb	r2, [r7, #13]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	32ae      	adds	r2, #174	@ 0xae
 8009aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	6839      	ldr	r1, [r7, #0]
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	4798      	blx	r3
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009ab6:	e004      	b.n	8009ac2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009ab8:	6839      	ldr	r1, [r7, #0]
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	f000 fc2f 	bl	800a31e <USBD_CtlError>
              break;
 8009ac0:	e000      	b.n	8009ac4 <USBD_StdEPReq+0x1c8>
              break;
 8009ac2:	bf00      	nop
          }
          break;
 8009ac4:	e0ad      	b.n	8009c22 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	d002      	beq.n	8009ad8 <USBD_StdEPReq+0x1dc>
 8009ad2:	2b03      	cmp	r3, #3
 8009ad4:	d033      	beq.n	8009b3e <USBD_StdEPReq+0x242>
 8009ad6:	e099      	b.n	8009c0c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009ad8:	7bbb      	ldrb	r3, [r7, #14]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d007      	beq.n	8009aee <USBD_StdEPReq+0x1f2>
 8009ade:	7bbb      	ldrb	r3, [r7, #14]
 8009ae0:	2b80      	cmp	r3, #128	@ 0x80
 8009ae2:	d004      	beq.n	8009aee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009ae4:	6839      	ldr	r1, [r7, #0]
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 fc19 	bl	800a31e <USBD_CtlError>
                break;
 8009aec:	e093      	b.n	8009c16 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009aee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	da0b      	bge.n	8009b0e <USBD_StdEPReq+0x212>
 8009af6:	7bbb      	ldrb	r3, [r7, #14]
 8009af8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009afc:	4613      	mov	r3, r2
 8009afe:	009b      	lsls	r3, r3, #2
 8009b00:	4413      	add	r3, r2
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	3310      	adds	r3, #16
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	4413      	add	r3, r2
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	e00b      	b.n	8009b26 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009b0e:	7bbb      	ldrb	r3, [r7, #14]
 8009b10:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b14:	4613      	mov	r3, r2
 8009b16:	009b      	lsls	r3, r3, #2
 8009b18:	4413      	add	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	4413      	add	r3, r2
 8009b24:	3304      	adds	r3, #4
 8009b26:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009b2e:	68bb      	ldr	r3, [r7, #8]
 8009b30:	330e      	adds	r3, #14
 8009b32:	2202      	movs	r2, #2
 8009b34:	4619      	mov	r1, r3
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 fc6e 	bl	800a418 <USBD_CtlSendData>
              break;
 8009b3c:	e06b      	b.n	8009c16 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009b3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	da11      	bge.n	8009b6a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009b46:	7bbb      	ldrb	r3, [r7, #14]
 8009b48:	f003 020f 	and.w	r2, r3, #15
 8009b4c:	6879      	ldr	r1, [r7, #4]
 8009b4e:	4613      	mov	r3, r2
 8009b50:	009b      	lsls	r3, r3, #2
 8009b52:	4413      	add	r3, r2
 8009b54:	009b      	lsls	r3, r3, #2
 8009b56:	440b      	add	r3, r1
 8009b58:	3323      	adds	r3, #35	@ 0x23
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d117      	bne.n	8009b90 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009b60:	6839      	ldr	r1, [r7, #0]
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f000 fbdb 	bl	800a31e <USBD_CtlError>
                  break;
 8009b68:	e055      	b.n	8009c16 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009b6a:	7bbb      	ldrb	r3, [r7, #14]
 8009b6c:	f003 020f 	and.w	r2, r3, #15
 8009b70:	6879      	ldr	r1, [r7, #4]
 8009b72:	4613      	mov	r3, r2
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	4413      	add	r3, r2
 8009b78:	009b      	lsls	r3, r3, #2
 8009b7a:	440b      	add	r3, r1
 8009b7c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d104      	bne.n	8009b90 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009b86:	6839      	ldr	r1, [r7, #0]
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f000 fbc8 	bl	800a31e <USBD_CtlError>
                  break;
 8009b8e:	e042      	b.n	8009c16 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	da0b      	bge.n	8009bb0 <USBD_StdEPReq+0x2b4>
 8009b98:	7bbb      	ldrb	r3, [r7, #14]
 8009b9a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009b9e:	4613      	mov	r3, r2
 8009ba0:	009b      	lsls	r3, r3, #2
 8009ba2:	4413      	add	r3, r2
 8009ba4:	009b      	lsls	r3, r3, #2
 8009ba6:	3310      	adds	r3, #16
 8009ba8:	687a      	ldr	r2, [r7, #4]
 8009baa:	4413      	add	r3, r2
 8009bac:	3304      	adds	r3, #4
 8009bae:	e00b      	b.n	8009bc8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009bb0:	7bbb      	ldrb	r3, [r7, #14]
 8009bb2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	4413      	add	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009bc2:	687a      	ldr	r2, [r7, #4]
 8009bc4:	4413      	add	r3, r2
 8009bc6:	3304      	adds	r3, #4
 8009bc8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009bca:	7bbb      	ldrb	r3, [r7, #14]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d002      	beq.n	8009bd6 <USBD_StdEPReq+0x2da>
 8009bd0:	7bbb      	ldrb	r3, [r7, #14]
 8009bd2:	2b80      	cmp	r3, #128	@ 0x80
 8009bd4:	d103      	bne.n	8009bde <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	2200      	movs	r2, #0
 8009bda:	739a      	strb	r2, [r3, #14]
 8009bdc:	e00e      	b.n	8009bfc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009bde:	7bbb      	ldrb	r3, [r7, #14]
 8009be0:	4619      	mov	r1, r3
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f001 f922 	bl	800ae2c <USBD_LL_IsStallEP>
 8009be8:	4603      	mov	r3, r0
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d003      	beq.n	8009bf6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	739a      	strb	r2, [r3, #14]
 8009bf4:	e002      	b.n	8009bfc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009bf6:	68bb      	ldr	r3, [r7, #8]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	330e      	adds	r3, #14
 8009c00:	2202      	movs	r2, #2
 8009c02:	4619      	mov	r1, r3
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f000 fc07 	bl	800a418 <USBD_CtlSendData>
              break;
 8009c0a:	e004      	b.n	8009c16 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009c0c:	6839      	ldr	r1, [r7, #0]
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f000 fb85 	bl	800a31e <USBD_CtlError>
              break;
 8009c14:	bf00      	nop
          }
          break;
 8009c16:	e004      	b.n	8009c22 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fb7f 	bl	800a31e <USBD_CtlError>
          break;
 8009c20:	bf00      	nop
      }
      break;
 8009c22:	e005      	b.n	8009c30 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009c24:	6839      	ldr	r1, [r7, #0]
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 fb79 	bl	800a31e <USBD_CtlError>
      break;
 8009c2c:	e000      	b.n	8009c30 <USBD_StdEPReq+0x334>
      break;
 8009c2e:	bf00      	nop
  }

  return ret;
 8009c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c32:	4618      	mov	r0, r3
 8009c34:	3710      	adds	r7, #16
 8009c36:	46bd      	mov	sp, r7
 8009c38:	bd80      	pop	{r7, pc}
	...

08009c3c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c3c:	b580      	push	{r7, lr}
 8009c3e:	b084      	sub	sp, #16
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	6078      	str	r0, [r7, #4]
 8009c44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009c46:	2300      	movs	r3, #0
 8009c48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009c4e:	2300      	movs	r3, #0
 8009c50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009c52:	683b      	ldr	r3, [r7, #0]
 8009c54:	885b      	ldrh	r3, [r3, #2]
 8009c56:	0a1b      	lsrs	r3, r3, #8
 8009c58:	b29b      	uxth	r3, r3
 8009c5a:	3b01      	subs	r3, #1
 8009c5c:	2b0e      	cmp	r3, #14
 8009c5e:	f200 8152 	bhi.w	8009f06 <USBD_GetDescriptor+0x2ca>
 8009c62:	a201      	add	r2, pc, #4	@ (adr r2, 8009c68 <USBD_GetDescriptor+0x2c>)
 8009c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c68:	08009cd9 	.word	0x08009cd9
 8009c6c:	08009cf1 	.word	0x08009cf1
 8009c70:	08009d31 	.word	0x08009d31
 8009c74:	08009f07 	.word	0x08009f07
 8009c78:	08009f07 	.word	0x08009f07
 8009c7c:	08009ea7 	.word	0x08009ea7
 8009c80:	08009ed3 	.word	0x08009ed3
 8009c84:	08009f07 	.word	0x08009f07
 8009c88:	08009f07 	.word	0x08009f07
 8009c8c:	08009f07 	.word	0x08009f07
 8009c90:	08009f07 	.word	0x08009f07
 8009c94:	08009f07 	.word	0x08009f07
 8009c98:	08009f07 	.word	0x08009f07
 8009c9c:	08009f07 	.word	0x08009f07
 8009ca0:	08009ca5 	.word	0x08009ca5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009caa:	69db      	ldr	r3, [r3, #28]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00b      	beq.n	8009cc8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cb6:	69db      	ldr	r3, [r3, #28]
 8009cb8:	687a      	ldr	r2, [r7, #4]
 8009cba:	7c12      	ldrb	r2, [r2, #16]
 8009cbc:	f107 0108 	add.w	r1, r7, #8
 8009cc0:	4610      	mov	r0, r2
 8009cc2:	4798      	blx	r3
 8009cc4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009cc6:	e126      	b.n	8009f16 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009cc8:	6839      	ldr	r1, [r7, #0]
 8009cca:	6878      	ldr	r0, [r7, #4]
 8009ccc:	f000 fb27 	bl	800a31e <USBD_CtlError>
        err++;
 8009cd0:	7afb      	ldrb	r3, [r7, #11]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	72fb      	strb	r3, [r7, #11]
      break;
 8009cd6:	e11e      	b.n	8009f16 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	687a      	ldr	r2, [r7, #4]
 8009ce2:	7c12      	ldrb	r2, [r2, #16]
 8009ce4:	f107 0108 	add.w	r1, r7, #8
 8009ce8:	4610      	mov	r0, r2
 8009cea:	4798      	blx	r3
 8009cec:	60f8      	str	r0, [r7, #12]
      break;
 8009cee:	e112      	b.n	8009f16 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	7c1b      	ldrb	r3, [r3, #16]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d10d      	bne.n	8009d14 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d00:	f107 0208 	add.w	r2, r7, #8
 8009d04:	4610      	mov	r0, r2
 8009d06:	4798      	blx	r3
 8009d08:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	2202      	movs	r2, #2
 8009d10:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009d12:	e100      	b.n	8009f16 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d1c:	f107 0208 	add.w	r2, r7, #8
 8009d20:	4610      	mov	r0, r2
 8009d22:	4798      	blx	r3
 8009d24:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	3301      	adds	r3, #1
 8009d2a:	2202      	movs	r2, #2
 8009d2c:	701a      	strb	r2, [r3, #0]
      break;
 8009d2e:	e0f2      	b.n	8009f16 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	885b      	ldrh	r3, [r3, #2]
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	2b05      	cmp	r3, #5
 8009d38:	f200 80ac 	bhi.w	8009e94 <USBD_GetDescriptor+0x258>
 8009d3c:	a201      	add	r2, pc, #4	@ (adr r2, 8009d44 <USBD_GetDescriptor+0x108>)
 8009d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d42:	bf00      	nop
 8009d44:	08009d5d 	.word	0x08009d5d
 8009d48:	08009d91 	.word	0x08009d91
 8009d4c:	08009dc5 	.word	0x08009dc5
 8009d50:	08009df9 	.word	0x08009df9
 8009d54:	08009e2d 	.word	0x08009e2d
 8009d58:	08009e61 	.word	0x08009e61
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d00b      	beq.n	8009d80 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d6e:	685b      	ldr	r3, [r3, #4]
 8009d70:	687a      	ldr	r2, [r7, #4]
 8009d72:	7c12      	ldrb	r2, [r2, #16]
 8009d74:	f107 0108 	add.w	r1, r7, #8
 8009d78:	4610      	mov	r0, r2
 8009d7a:	4798      	blx	r3
 8009d7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d7e:	e091      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009d80:	6839      	ldr	r1, [r7, #0]
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 facb 	bl	800a31e <USBD_CtlError>
            err++;
 8009d88:	7afb      	ldrb	r3, [r7, #11]
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	72fb      	strb	r3, [r7, #11]
          break;
 8009d8e:	e089      	b.n	8009ea4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d00b      	beq.n	8009db4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009da2:	689b      	ldr	r3, [r3, #8]
 8009da4:	687a      	ldr	r2, [r7, #4]
 8009da6:	7c12      	ldrb	r2, [r2, #16]
 8009da8:	f107 0108 	add.w	r1, r7, #8
 8009dac:	4610      	mov	r0, r2
 8009dae:	4798      	blx	r3
 8009db0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009db2:	e077      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009db4:	6839      	ldr	r1, [r7, #0]
 8009db6:	6878      	ldr	r0, [r7, #4]
 8009db8:	f000 fab1 	bl	800a31e <USBD_CtlError>
            err++;
 8009dbc:	7afb      	ldrb	r3, [r7, #11]
 8009dbe:	3301      	adds	r3, #1
 8009dc0:	72fb      	strb	r3, [r7, #11]
          break;
 8009dc2:	e06f      	b.n	8009ea4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dca:	68db      	ldr	r3, [r3, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d00b      	beq.n	8009de8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dd6:	68db      	ldr	r3, [r3, #12]
 8009dd8:	687a      	ldr	r2, [r7, #4]
 8009dda:	7c12      	ldrb	r2, [r2, #16]
 8009ddc:	f107 0108 	add.w	r1, r7, #8
 8009de0:	4610      	mov	r0, r2
 8009de2:	4798      	blx	r3
 8009de4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009de6:	e05d      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009de8:	6839      	ldr	r1, [r7, #0]
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f000 fa97 	bl	800a31e <USBD_CtlError>
            err++;
 8009df0:	7afb      	ldrb	r3, [r7, #11]
 8009df2:	3301      	adds	r3, #1
 8009df4:	72fb      	strb	r3, [r7, #11]
          break;
 8009df6:	e055      	b.n	8009ea4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dfe:	691b      	ldr	r3, [r3, #16]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d00b      	beq.n	8009e1c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e0a:	691b      	ldr	r3, [r3, #16]
 8009e0c:	687a      	ldr	r2, [r7, #4]
 8009e0e:	7c12      	ldrb	r2, [r2, #16]
 8009e10:	f107 0108 	add.w	r1, r7, #8
 8009e14:	4610      	mov	r0, r2
 8009e16:	4798      	blx	r3
 8009e18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e1a:	e043      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009e1c:	6839      	ldr	r1, [r7, #0]
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	f000 fa7d 	bl	800a31e <USBD_CtlError>
            err++;
 8009e24:	7afb      	ldrb	r3, [r7, #11]
 8009e26:	3301      	adds	r3, #1
 8009e28:	72fb      	strb	r3, [r7, #11]
          break;
 8009e2a:	e03b      	b.n	8009ea4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e32:	695b      	ldr	r3, [r3, #20]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00b      	beq.n	8009e50 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e3e:	695b      	ldr	r3, [r3, #20]
 8009e40:	687a      	ldr	r2, [r7, #4]
 8009e42:	7c12      	ldrb	r2, [r2, #16]
 8009e44:	f107 0108 	add.w	r1, r7, #8
 8009e48:	4610      	mov	r0, r2
 8009e4a:	4798      	blx	r3
 8009e4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e4e:	e029      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009e50:	6839      	ldr	r1, [r7, #0]
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fa63 	bl	800a31e <USBD_CtlError>
            err++;
 8009e58:	7afb      	ldrb	r3, [r7, #11]
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	72fb      	strb	r3, [r7, #11]
          break;
 8009e5e:	e021      	b.n	8009ea4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e66:	699b      	ldr	r3, [r3, #24]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d00b      	beq.n	8009e84 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e72:	699b      	ldr	r3, [r3, #24]
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	7c12      	ldrb	r2, [r2, #16]
 8009e78:	f107 0108 	add.w	r1, r7, #8
 8009e7c:	4610      	mov	r0, r2
 8009e7e:	4798      	blx	r3
 8009e80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e82:	e00f      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009e84:	6839      	ldr	r1, [r7, #0]
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 fa49 	bl	800a31e <USBD_CtlError>
            err++;
 8009e8c:	7afb      	ldrb	r3, [r7, #11]
 8009e8e:	3301      	adds	r3, #1
 8009e90:	72fb      	strb	r3, [r7, #11]
          break;
 8009e92:	e007      	b.n	8009ea4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009e94:	6839      	ldr	r1, [r7, #0]
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 fa41 	bl	800a31e <USBD_CtlError>
          err++;
 8009e9c:	7afb      	ldrb	r3, [r7, #11]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009ea2:	bf00      	nop
      }
      break;
 8009ea4:	e037      	b.n	8009f16 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	7c1b      	ldrb	r3, [r3, #16]
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d109      	bne.n	8009ec2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009eb6:	f107 0208 	add.w	r2, r7, #8
 8009eba:	4610      	mov	r0, r2
 8009ebc:	4798      	blx	r3
 8009ebe:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ec0:	e029      	b.n	8009f16 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009ec2:	6839      	ldr	r1, [r7, #0]
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f000 fa2a 	bl	800a31e <USBD_CtlError>
        err++;
 8009eca:	7afb      	ldrb	r3, [r7, #11]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	72fb      	strb	r3, [r7, #11]
      break;
 8009ed0:	e021      	b.n	8009f16 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	7c1b      	ldrb	r3, [r3, #16]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d10d      	bne.n	8009ef6 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee2:	f107 0208 	add.w	r2, r7, #8
 8009ee6:	4610      	mov	r0, r2
 8009ee8:	4798      	blx	r3
 8009eea:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	3301      	adds	r3, #1
 8009ef0:	2207      	movs	r2, #7
 8009ef2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009ef4:	e00f      	b.n	8009f16 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009ef6:	6839      	ldr	r1, [r7, #0]
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 fa10 	bl	800a31e <USBD_CtlError>
        err++;
 8009efe:	7afb      	ldrb	r3, [r7, #11]
 8009f00:	3301      	adds	r3, #1
 8009f02:	72fb      	strb	r3, [r7, #11]
      break;
 8009f04:	e007      	b.n	8009f16 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8009f06:	6839      	ldr	r1, [r7, #0]
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f000 fa08 	bl	800a31e <USBD_CtlError>
      err++;
 8009f0e:	7afb      	ldrb	r3, [r7, #11]
 8009f10:	3301      	adds	r3, #1
 8009f12:	72fb      	strb	r3, [r7, #11]
      break;
 8009f14:	bf00      	nop
  }

  if (err != 0U)
 8009f16:	7afb      	ldrb	r3, [r7, #11]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d11e      	bne.n	8009f5a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	88db      	ldrh	r3, [r3, #6]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d016      	beq.n	8009f52 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8009f24:	893b      	ldrh	r3, [r7, #8]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d00e      	beq.n	8009f48 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	88da      	ldrh	r2, [r3, #6]
 8009f2e:	893b      	ldrh	r3, [r7, #8]
 8009f30:	4293      	cmp	r3, r2
 8009f32:	bf28      	it	cs
 8009f34:	4613      	movcs	r3, r2
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009f3a:	893b      	ldrh	r3, [r7, #8]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	68f9      	ldr	r1, [r7, #12]
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 fa69 	bl	800a418 <USBD_CtlSendData>
 8009f46:	e009      	b.n	8009f5c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009f48:	6839      	ldr	r1, [r7, #0]
 8009f4a:	6878      	ldr	r0, [r7, #4]
 8009f4c:	f000 f9e7 	bl	800a31e <USBD_CtlError>
 8009f50:	e004      	b.n	8009f5c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 fac1 	bl	800a4da <USBD_CtlSendStatus>
 8009f58:	e000      	b.n	8009f5c <USBD_GetDescriptor+0x320>
    return;
 8009f5a:	bf00      	nop
  }
}
 8009f5c:	3710      	adds	r7, #16
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	bd80      	pop	{r7, pc}
 8009f62:	bf00      	nop

08009f64 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
 8009f6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	889b      	ldrh	r3, [r3, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d131      	bne.n	8009fda <USBD_SetAddress+0x76>
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	88db      	ldrh	r3, [r3, #6]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d12d      	bne.n	8009fda <USBD_SetAddress+0x76>
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	885b      	ldrh	r3, [r3, #2]
 8009f82:	2b7f      	cmp	r3, #127	@ 0x7f
 8009f84:	d829      	bhi.n	8009fda <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	885b      	ldrh	r3, [r3, #2]
 8009f8a:	b2db      	uxtb	r3, r3
 8009f8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009f90:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	2b03      	cmp	r3, #3
 8009f9c:	d104      	bne.n	8009fa8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009f9e:	6839      	ldr	r1, [r7, #0]
 8009fa0:	6878      	ldr	r0, [r7, #4]
 8009fa2:	f000 f9bc 	bl	800a31e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fa6:	e01d      	b.n	8009fe4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	7bfa      	ldrb	r2, [r7, #15]
 8009fac:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009fb0:	7bfb      	ldrb	r3, [r7, #15]
 8009fb2:	4619      	mov	r1, r3
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 ff65 	bl	800ae84 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 fa8d 	bl	800a4da <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009fc0:	7bfb      	ldrb	r3, [r7, #15]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d004      	beq.n	8009fd0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2202      	movs	r2, #2
 8009fca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fce:	e009      	b.n	8009fe4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	2201      	movs	r2, #1
 8009fd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009fd8:	e004      	b.n	8009fe4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009fda:	6839      	ldr	r1, [r7, #0]
 8009fdc:	6878      	ldr	r0, [r7, #4]
 8009fde:	f000 f99e 	bl	800a31e <USBD_CtlError>
  }
}
 8009fe2:	bf00      	nop
 8009fe4:	bf00      	nop
 8009fe6:	3710      	adds	r7, #16
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}

08009fec <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	885b      	ldrh	r3, [r3, #2]
 8009ffe:	b2da      	uxtb	r2, r3
 800a000:	4b4e      	ldr	r3, [pc, #312]	@ (800a13c <USBD_SetConfig+0x150>)
 800a002:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a004:	4b4d      	ldr	r3, [pc, #308]	@ (800a13c <USBD_SetConfig+0x150>)
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	2b01      	cmp	r3, #1
 800a00a:	d905      	bls.n	800a018 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a00c:	6839      	ldr	r1, [r7, #0]
 800a00e:	6878      	ldr	r0, [r7, #4]
 800a010:	f000 f985 	bl	800a31e <USBD_CtlError>
    return USBD_FAIL;
 800a014:	2303      	movs	r3, #3
 800a016:	e08c      	b.n	800a132 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	2b02      	cmp	r3, #2
 800a022:	d002      	beq.n	800a02a <USBD_SetConfig+0x3e>
 800a024:	2b03      	cmp	r3, #3
 800a026:	d029      	beq.n	800a07c <USBD_SetConfig+0x90>
 800a028:	e075      	b.n	800a116 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a02a:	4b44      	ldr	r3, [pc, #272]	@ (800a13c <USBD_SetConfig+0x150>)
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d020      	beq.n	800a074 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a032:	4b42      	ldr	r3, [pc, #264]	@ (800a13c <USBD_SetConfig+0x150>)
 800a034:	781b      	ldrb	r3, [r3, #0]
 800a036:	461a      	mov	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a03c:	4b3f      	ldr	r3, [pc, #252]	@ (800a13c <USBD_SetConfig+0x150>)
 800a03e:	781b      	ldrb	r3, [r3, #0]
 800a040:	4619      	mov	r1, r3
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f7fe ffa3 	bl	8008f8e <USBD_SetClassConfig>
 800a048:	4603      	mov	r3, r0
 800a04a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a04c:	7bfb      	ldrb	r3, [r7, #15]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d008      	beq.n	800a064 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a052:	6839      	ldr	r1, [r7, #0]
 800a054:	6878      	ldr	r0, [r7, #4]
 800a056:	f000 f962 	bl	800a31e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	2202      	movs	r2, #2
 800a05e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a062:	e065      	b.n	800a130 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f000 fa38 	bl	800a4da <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2203      	movs	r2, #3
 800a06e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a072:	e05d      	b.n	800a130 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a074:	6878      	ldr	r0, [r7, #4]
 800a076:	f000 fa30 	bl	800a4da <USBD_CtlSendStatus>
      break;
 800a07a:	e059      	b.n	800a130 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a07c:	4b2f      	ldr	r3, [pc, #188]	@ (800a13c <USBD_SetConfig+0x150>)
 800a07e:	781b      	ldrb	r3, [r3, #0]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d112      	bne.n	800a0aa <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2202      	movs	r2, #2
 800a088:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a08c:	4b2b      	ldr	r3, [pc, #172]	@ (800a13c <USBD_SetConfig+0x150>)
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	461a      	mov	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a096:	4b29      	ldr	r3, [pc, #164]	@ (800a13c <USBD_SetConfig+0x150>)
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	4619      	mov	r1, r3
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f7fe ff92 	bl	8008fc6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 fa19 	bl	800a4da <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a0a8:	e042      	b.n	800a130 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a0aa:	4b24      	ldr	r3, [pc, #144]	@ (800a13c <USBD_SetConfig+0x150>)
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	685b      	ldr	r3, [r3, #4]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d02a      	beq.n	800a10e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	4619      	mov	r1, r3
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f7fe ff80 	bl	8008fc6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a0c6:	4b1d      	ldr	r3, [pc, #116]	@ (800a13c <USBD_SetConfig+0x150>)
 800a0c8:	781b      	ldrb	r3, [r3, #0]
 800a0ca:	461a      	mov	r2, r3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a0d0:	4b1a      	ldr	r3, [pc, #104]	@ (800a13c <USBD_SetConfig+0x150>)
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	4619      	mov	r1, r3
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f7fe ff59 	bl	8008f8e <USBD_SetClassConfig>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a0e0:	7bfb      	ldrb	r3, [r7, #15]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d00f      	beq.n	800a106 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a0e6:	6839      	ldr	r1, [r7, #0]
 800a0e8:	6878      	ldr	r0, [r7, #4]
 800a0ea:	f000 f918 	bl	800a31e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	b2db      	uxtb	r3, r3
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f7fe ff65 	bl	8008fc6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2202      	movs	r2, #2
 800a100:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a104:	e014      	b.n	800a130 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a106:	6878      	ldr	r0, [r7, #4]
 800a108:	f000 f9e7 	bl	800a4da <USBD_CtlSendStatus>
      break;
 800a10c:	e010      	b.n	800a130 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 f9e3 	bl	800a4da <USBD_CtlSendStatus>
      break;
 800a114:	e00c      	b.n	800a130 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a116:	6839      	ldr	r1, [r7, #0]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f900 	bl	800a31e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a11e:	4b07      	ldr	r3, [pc, #28]	@ (800a13c <USBD_SetConfig+0x150>)
 800a120:	781b      	ldrb	r3, [r3, #0]
 800a122:	4619      	mov	r1, r3
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f7fe ff4e 	bl	8008fc6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a12a:	2303      	movs	r3, #3
 800a12c:	73fb      	strb	r3, [r7, #15]
      break;
 800a12e:	bf00      	nop
  }

  return ret;
 800a130:	7bfb      	ldrb	r3, [r7, #15]
}
 800a132:	4618      	mov	r0, r3
 800a134:	3710      	adds	r7, #16
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	bf00      	nop
 800a13c:	20000420 	.word	0x20000420

0800a140 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a140:	b580      	push	{r7, lr}
 800a142:	b082      	sub	sp, #8
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a14a:	683b      	ldr	r3, [r7, #0]
 800a14c:	88db      	ldrh	r3, [r3, #6]
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d004      	beq.n	800a15c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a152:	6839      	ldr	r1, [r7, #0]
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 f8e2 	bl	800a31e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a15a:	e023      	b.n	800a1a4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a162:	b2db      	uxtb	r3, r3
 800a164:	2b02      	cmp	r3, #2
 800a166:	dc02      	bgt.n	800a16e <USBD_GetConfig+0x2e>
 800a168:	2b00      	cmp	r3, #0
 800a16a:	dc03      	bgt.n	800a174 <USBD_GetConfig+0x34>
 800a16c:	e015      	b.n	800a19a <USBD_GetConfig+0x5a>
 800a16e:	2b03      	cmp	r3, #3
 800a170:	d00b      	beq.n	800a18a <USBD_GetConfig+0x4a>
 800a172:	e012      	b.n	800a19a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	3308      	adds	r3, #8
 800a17e:	2201      	movs	r2, #1
 800a180:	4619      	mov	r1, r3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 f948 	bl	800a418 <USBD_CtlSendData>
        break;
 800a188:	e00c      	b.n	800a1a4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	3304      	adds	r3, #4
 800a18e:	2201      	movs	r2, #1
 800a190:	4619      	mov	r1, r3
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f000 f940 	bl	800a418 <USBD_CtlSendData>
        break;
 800a198:	e004      	b.n	800a1a4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a19a:	6839      	ldr	r1, [r7, #0]
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f000 f8be 	bl	800a31e <USBD_CtlError>
        break;
 800a1a2:	bf00      	nop
}
 800a1a4:	bf00      	nop
 800a1a6:	3708      	adds	r7, #8
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b082      	sub	sp, #8
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	6078      	str	r0, [r7, #4]
 800a1b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	3b01      	subs	r3, #1
 800a1c0:	2b02      	cmp	r3, #2
 800a1c2:	d81e      	bhi.n	800a202 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a1c4:	683b      	ldr	r3, [r7, #0]
 800a1c6:	88db      	ldrh	r3, [r3, #6]
 800a1c8:	2b02      	cmp	r3, #2
 800a1ca:	d004      	beq.n	800a1d6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a1cc:	6839      	ldr	r1, [r7, #0]
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f000 f8a5 	bl	800a31e <USBD_CtlError>
        break;
 800a1d4:	e01a      	b.n	800a20c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d005      	beq.n	800a1f2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	68db      	ldr	r3, [r3, #12]
 800a1ea:	f043 0202 	orr.w	r2, r3, #2
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	330c      	adds	r3, #12
 800a1f6:	2202      	movs	r2, #2
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	6878      	ldr	r0, [r7, #4]
 800a1fc:	f000 f90c 	bl	800a418 <USBD_CtlSendData>
      break;
 800a200:	e004      	b.n	800a20c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a202:	6839      	ldr	r1, [r7, #0]
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 f88a 	bl	800a31e <USBD_CtlError>
      break;
 800a20a:	bf00      	nop
  }
}
 800a20c:	bf00      	nop
 800a20e:	3708      	adds	r7, #8
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}

0800a214 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b082      	sub	sp, #8
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
 800a21c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	885b      	ldrh	r3, [r3, #2]
 800a222:	2b01      	cmp	r3, #1
 800a224:	d107      	bne.n	800a236 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2201      	movs	r2, #1
 800a22a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a22e:	6878      	ldr	r0, [r7, #4]
 800a230:	f000 f953 	bl	800a4da <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a234:	e013      	b.n	800a25e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	885b      	ldrh	r3, [r3, #2]
 800a23a:	2b02      	cmp	r3, #2
 800a23c:	d10b      	bne.n	800a256 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	889b      	ldrh	r3, [r3, #4]
 800a242:	0a1b      	lsrs	r3, r3, #8
 800a244:	b29b      	uxth	r3, r3
 800a246:	b2da      	uxtb	r2, r3
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f000 f943 	bl	800a4da <USBD_CtlSendStatus>
}
 800a254:	e003      	b.n	800a25e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 f860 	bl	800a31e <USBD_CtlError>
}
 800a25e:	bf00      	nop
 800a260:	3708      	adds	r7, #8
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b082      	sub	sp, #8
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
 800a26e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a276:	b2db      	uxtb	r3, r3
 800a278:	3b01      	subs	r3, #1
 800a27a:	2b02      	cmp	r3, #2
 800a27c:	d80b      	bhi.n	800a296 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	885b      	ldrh	r3, [r3, #2]
 800a282:	2b01      	cmp	r3, #1
 800a284:	d10c      	bne.n	800a2a0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	f000 f923 	bl	800a4da <USBD_CtlSendStatus>
      }
      break;
 800a294:	e004      	b.n	800a2a0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a296:	6839      	ldr	r1, [r7, #0]
 800a298:	6878      	ldr	r0, [r7, #4]
 800a29a:	f000 f840 	bl	800a31e <USBD_CtlError>
      break;
 800a29e:	e000      	b.n	800a2a2 <USBD_ClrFeature+0x3c>
      break;
 800a2a0:	bf00      	nop
  }
}
 800a2a2:	bf00      	nop
 800a2a4:	3708      	adds	r7, #8
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}

0800a2aa <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a2aa:	b580      	push	{r7, lr}
 800a2ac:	b084      	sub	sp, #16
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]
 800a2b2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	781a      	ldrb	r2, [r3, #0]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	3301      	adds	r3, #1
 800a2c4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	781a      	ldrb	r2, [r3, #0]
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a2d4:	68f8      	ldr	r0, [r7, #12]
 800a2d6:	f7ff fa13 	bl	8009700 <SWAPBYTE>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	461a      	mov	r2, r3
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	3301      	adds	r3, #1
 800a2e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	3301      	adds	r3, #1
 800a2ec:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a2ee:	68f8      	ldr	r0, [r7, #12]
 800a2f0:	f7ff fa06 	bl	8009700 <SWAPBYTE>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	461a      	mov	r2, r3
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	3301      	adds	r3, #1
 800a300:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	3301      	adds	r3, #1
 800a306:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a308:	68f8      	ldr	r0, [r7, #12]
 800a30a:	f7ff f9f9 	bl	8009700 <SWAPBYTE>
 800a30e:	4603      	mov	r3, r0
 800a310:	461a      	mov	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	80da      	strh	r2, [r3, #6]
}
 800a316:	bf00      	nop
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a31e:	b580      	push	{r7, lr}
 800a320:	b082      	sub	sp, #8
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
 800a326:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a328:	2180      	movs	r1, #128	@ 0x80
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 fd40 	bl	800adb0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a330:	2100      	movs	r1, #0
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fd3c 	bl	800adb0 <USBD_LL_StallEP>
}
 800a338:	bf00      	nop
 800a33a:	3708      	adds	r7, #8
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}

0800a340 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b086      	sub	sp, #24
 800a344:	af00      	add	r7, sp, #0
 800a346:	60f8      	str	r0, [r7, #12]
 800a348:	60b9      	str	r1, [r7, #8]
 800a34a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a34c:	2300      	movs	r3, #0
 800a34e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d042      	beq.n	800a3dc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a35a:	6938      	ldr	r0, [r7, #16]
 800a35c:	f000 f842 	bl	800a3e4 <USBD_GetLen>
 800a360:	4603      	mov	r3, r0
 800a362:	3301      	adds	r3, #1
 800a364:	005b      	lsls	r3, r3, #1
 800a366:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a36a:	d808      	bhi.n	800a37e <USBD_GetString+0x3e>
 800a36c:	6938      	ldr	r0, [r7, #16]
 800a36e:	f000 f839 	bl	800a3e4 <USBD_GetLen>
 800a372:	4603      	mov	r3, r0
 800a374:	3301      	adds	r3, #1
 800a376:	b29b      	uxth	r3, r3
 800a378:	005b      	lsls	r3, r3, #1
 800a37a:	b29a      	uxth	r2, r3
 800a37c:	e001      	b.n	800a382 <USBD_GetString+0x42>
 800a37e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a386:	7dfb      	ldrb	r3, [r7, #23]
 800a388:	68ba      	ldr	r2, [r7, #8]
 800a38a:	4413      	add	r3, r2
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	7812      	ldrb	r2, [r2, #0]
 800a390:	701a      	strb	r2, [r3, #0]
  idx++;
 800a392:	7dfb      	ldrb	r3, [r7, #23]
 800a394:	3301      	adds	r3, #1
 800a396:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a398:	7dfb      	ldrb	r3, [r7, #23]
 800a39a:	68ba      	ldr	r2, [r7, #8]
 800a39c:	4413      	add	r3, r2
 800a39e:	2203      	movs	r2, #3
 800a3a0:	701a      	strb	r2, [r3, #0]
  idx++;
 800a3a2:	7dfb      	ldrb	r3, [r7, #23]
 800a3a4:	3301      	adds	r3, #1
 800a3a6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a3a8:	e013      	b.n	800a3d2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a3aa:	7dfb      	ldrb	r3, [r7, #23]
 800a3ac:	68ba      	ldr	r2, [r7, #8]
 800a3ae:	4413      	add	r3, r2
 800a3b0:	693a      	ldr	r2, [r7, #16]
 800a3b2:	7812      	ldrb	r2, [r2, #0]
 800a3b4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	3301      	adds	r3, #1
 800a3ba:	613b      	str	r3, [r7, #16]
    idx++;
 800a3bc:	7dfb      	ldrb	r3, [r7, #23]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a3c2:	7dfb      	ldrb	r3, [r7, #23]
 800a3c4:	68ba      	ldr	r2, [r7, #8]
 800a3c6:	4413      	add	r3, r2
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	701a      	strb	r2, [r3, #0]
    idx++;
 800a3cc:	7dfb      	ldrb	r3, [r7, #23]
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d1e7      	bne.n	800a3aa <USBD_GetString+0x6a>
 800a3da:	e000      	b.n	800a3de <USBD_GetString+0x9e>
    return;
 800a3dc:	bf00      	nop
  }
}
 800a3de:	3718      	adds	r7, #24
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}

0800a3e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a3e4:	b480      	push	{r7}
 800a3e6:	b085      	sub	sp, #20
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a3f4:	e005      	b.n	800a402 <USBD_GetLen+0x1e>
  {
    len++;
 800a3f6:	7bfb      	ldrb	r3, [r7, #15]
 800a3f8:	3301      	adds	r3, #1
 800a3fa:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	3301      	adds	r3, #1
 800a400:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	781b      	ldrb	r3, [r3, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	d1f5      	bne.n	800a3f6 <USBD_GetLen+0x12>
  }

  return len;
 800a40a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3714      	adds	r7, #20
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b084      	sub	sp, #16
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	60b9      	str	r1, [r7, #8]
 800a422:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2202      	movs	r2, #2
 800a428:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	68ba      	ldr	r2, [r7, #8]
 800a436:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	68ba      	ldr	r2, [r7, #8]
 800a442:	2100      	movs	r1, #0
 800a444:	68f8      	ldr	r0, [r7, #12]
 800a446:	f000 fd3c 	bl	800aec2 <USBD_LL_Transmit>

  return USBD_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3710      	adds	r7, #16
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}

0800a454 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a454:	b580      	push	{r7, lr}
 800a456:	b084      	sub	sp, #16
 800a458:	af00      	add	r7, sp, #0
 800a45a:	60f8      	str	r0, [r7, #12]
 800a45c:	60b9      	str	r1, [r7, #8]
 800a45e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	68ba      	ldr	r2, [r7, #8]
 800a464:	2100      	movs	r1, #0
 800a466:	68f8      	ldr	r0, [r7, #12]
 800a468:	f000 fd2b 	bl	800aec2 <USBD_LL_Transmit>

  return USBD_OK;
 800a46c:	2300      	movs	r3, #0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3710      	adds	r7, #16
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a476:	b580      	push	{r7, lr}
 800a478:	b084      	sub	sp, #16
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	60f8      	str	r0, [r7, #12]
 800a47e:	60b9      	str	r1, [r7, #8]
 800a480:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2203      	movs	r2, #3
 800a486:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	68ba      	ldr	r2, [r7, #8]
 800a496:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f000 fd2b 	bl	800af04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a4ae:	2300      	movs	r3, #0
}
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	3710      	adds	r7, #16
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	60f8      	str	r0, [r7, #12]
 800a4c0:	60b9      	str	r1, [r7, #8]
 800a4c2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	68ba      	ldr	r2, [r7, #8]
 800a4c8:	2100      	movs	r1, #0
 800a4ca:	68f8      	ldr	r0, [r7, #12]
 800a4cc:	f000 fd1a 	bl	800af04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a4d0:	2300      	movs	r3, #0
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3710      	adds	r7, #16
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}

0800a4da <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a4da:	b580      	push	{r7, lr}
 800a4dc:	b082      	sub	sp, #8
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2204      	movs	r2, #4
 800a4e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	2100      	movs	r1, #0
 800a4f0:	6878      	ldr	r0, [r7, #4]
 800a4f2:	f000 fce6 	bl	800aec2 <USBD_LL_Transmit>

  return USBD_OK;
 800a4f6:	2300      	movs	r3, #0
}
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	3708      	adds	r7, #8
 800a4fc:	46bd      	mov	sp, r7
 800a4fe:	bd80      	pop	{r7, pc}

0800a500 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b082      	sub	sp, #8
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2205      	movs	r2, #5
 800a50c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a510:	2300      	movs	r3, #0
 800a512:	2200      	movs	r2, #0
 800a514:	2100      	movs	r1, #0
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 fcf4 	bl	800af04 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a51c:	2300      	movs	r3, #0
}
 800a51e:	4618      	mov	r0, r3
 800a520:	3708      	adds	r7, #8
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
	...

0800a528 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a52c:	2200      	movs	r2, #0
 800a52e:	4912      	ldr	r1, [pc, #72]	@ (800a578 <MX_USB_DEVICE_Init+0x50>)
 800a530:	4812      	ldr	r0, [pc, #72]	@ (800a57c <MX_USB_DEVICE_Init+0x54>)
 800a532:	f7fe fcaf 	bl	8008e94 <USBD_Init>
 800a536:	4603      	mov	r3, r0
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d001      	beq.n	800a540 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a53c:	f7f8 fc96 	bl	8002e6c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a540:	490f      	ldr	r1, [pc, #60]	@ (800a580 <MX_USB_DEVICE_Init+0x58>)
 800a542:	480e      	ldr	r0, [pc, #56]	@ (800a57c <MX_USB_DEVICE_Init+0x54>)
 800a544:	f7fe fcd6 	bl	8008ef4 <USBD_RegisterClass>
 800a548:	4603      	mov	r3, r0
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d001      	beq.n	800a552 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a54e:	f7f8 fc8d 	bl	8002e6c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a552:	490c      	ldr	r1, [pc, #48]	@ (800a584 <MX_USB_DEVICE_Init+0x5c>)
 800a554:	4809      	ldr	r0, [pc, #36]	@ (800a57c <MX_USB_DEVICE_Init+0x54>)
 800a556:	f7fe fbcd 	bl	8008cf4 <USBD_CDC_RegisterInterface>
 800a55a:	4603      	mov	r3, r0
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d001      	beq.n	800a564 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a560:	f7f8 fc84 	bl	8002e6c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a564:	4805      	ldr	r0, [pc, #20]	@ (800a57c <MX_USB_DEVICE_Init+0x54>)
 800a566:	f7fe fcfb 	bl	8008f60 <USBD_Start>
 800a56a:	4603      	mov	r3, r0
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d001      	beq.n	800a574 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a570:	f7f8 fc7c 	bl	8002e6c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a574:	bf00      	nop
 800a576:	bd80      	pop	{r7, pc}
 800a578:	200000c8 	.word	0x200000c8
 800a57c:	20000424 	.word	0x20000424
 800a580:	20000034 	.word	0x20000034
 800a584:	200000b4 	.word	0x200000b4

0800a588 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a58c:	2200      	movs	r2, #0
 800a58e:	4905      	ldr	r1, [pc, #20]	@ (800a5a4 <CDC_Init_FS+0x1c>)
 800a590:	4805      	ldr	r0, [pc, #20]	@ (800a5a8 <CDC_Init_FS+0x20>)
 800a592:	f7fe fbc9 	bl	8008d28 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a596:	4905      	ldr	r1, [pc, #20]	@ (800a5ac <CDC_Init_FS+0x24>)
 800a598:	4803      	ldr	r0, [pc, #12]	@ (800a5a8 <CDC_Init_FS+0x20>)
 800a59a:	f7fe fbe7 	bl	8008d6c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a59e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	bd80      	pop	{r7, pc}
 800a5a4:	20000f00 	.word	0x20000f00
 800a5a8:	20000424 	.word	0x20000424
 800a5ac:	20000700 	.word	0x20000700

0800a5b0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a5b4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a5b6:	4618      	mov	r0, r3
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr

0800a5c0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b083      	sub	sp, #12
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	6039      	str	r1, [r7, #0]
 800a5ca:	71fb      	strb	r3, [r7, #7]
 800a5cc:	4613      	mov	r3, r2
 800a5ce:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a5d0:	79fb      	ldrb	r3, [r7, #7]
 800a5d2:	2b23      	cmp	r3, #35	@ 0x23
 800a5d4:	d84a      	bhi.n	800a66c <CDC_Control_FS+0xac>
 800a5d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a5dc <CDC_Control_FS+0x1c>)
 800a5d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5dc:	0800a66d 	.word	0x0800a66d
 800a5e0:	0800a66d 	.word	0x0800a66d
 800a5e4:	0800a66d 	.word	0x0800a66d
 800a5e8:	0800a66d 	.word	0x0800a66d
 800a5ec:	0800a66d 	.word	0x0800a66d
 800a5f0:	0800a66d 	.word	0x0800a66d
 800a5f4:	0800a66d 	.word	0x0800a66d
 800a5f8:	0800a66d 	.word	0x0800a66d
 800a5fc:	0800a66d 	.word	0x0800a66d
 800a600:	0800a66d 	.word	0x0800a66d
 800a604:	0800a66d 	.word	0x0800a66d
 800a608:	0800a66d 	.word	0x0800a66d
 800a60c:	0800a66d 	.word	0x0800a66d
 800a610:	0800a66d 	.word	0x0800a66d
 800a614:	0800a66d 	.word	0x0800a66d
 800a618:	0800a66d 	.word	0x0800a66d
 800a61c:	0800a66d 	.word	0x0800a66d
 800a620:	0800a66d 	.word	0x0800a66d
 800a624:	0800a66d 	.word	0x0800a66d
 800a628:	0800a66d 	.word	0x0800a66d
 800a62c:	0800a66d 	.word	0x0800a66d
 800a630:	0800a66d 	.word	0x0800a66d
 800a634:	0800a66d 	.word	0x0800a66d
 800a638:	0800a66d 	.word	0x0800a66d
 800a63c:	0800a66d 	.word	0x0800a66d
 800a640:	0800a66d 	.word	0x0800a66d
 800a644:	0800a66d 	.word	0x0800a66d
 800a648:	0800a66d 	.word	0x0800a66d
 800a64c:	0800a66d 	.word	0x0800a66d
 800a650:	0800a66d 	.word	0x0800a66d
 800a654:	0800a66d 	.word	0x0800a66d
 800a658:	0800a66d 	.word	0x0800a66d
 800a65c:	0800a66d 	.word	0x0800a66d
 800a660:	0800a66d 	.word	0x0800a66d
 800a664:	0800a66d 	.word	0x0800a66d
 800a668:	0800a66d 	.word	0x0800a66d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a66c:	bf00      	nop
  }

  return (USBD_OK);
 800a66e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a670:	4618      	mov	r0, r3
 800a672:	370c      	adds	r7, #12
 800a674:	46bd      	mov	sp, r7
 800a676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67a:	4770      	bx	lr

0800a67c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a686:	6879      	ldr	r1, [r7, #4]
 800a688:	4805      	ldr	r0, [pc, #20]	@ (800a6a0 <CDC_Receive_FS+0x24>)
 800a68a:	f7fe fb6f 	bl	8008d6c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a68e:	4804      	ldr	r0, [pc, #16]	@ (800a6a0 <CDC_Receive_FS+0x24>)
 800a690:	f7fe fbca 	bl	8008e28 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a694:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a696:	4618      	mov	r0, r3
 800a698:	3708      	adds	r7, #8
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop
 800a6a0:	20000424 	.word	0x20000424

0800a6a4 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
 800a6ac:	460b      	mov	r3, r1
 800a6ae:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a6b4:	4b0d      	ldr	r3, [pc, #52]	@ (800a6ec <CDC_Transmit_FS+0x48>)
 800a6b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a6ba:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d001      	beq.n	800a6ca <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a6c6:	2301      	movs	r3, #1
 800a6c8:	e00b      	b.n	800a6e2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a6ca:	887b      	ldrh	r3, [r7, #2]
 800a6cc:	461a      	mov	r2, r3
 800a6ce:	6879      	ldr	r1, [r7, #4]
 800a6d0:	4806      	ldr	r0, [pc, #24]	@ (800a6ec <CDC_Transmit_FS+0x48>)
 800a6d2:	f7fe fb29 	bl	8008d28 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a6d6:	4805      	ldr	r0, [pc, #20]	@ (800a6ec <CDC_Transmit_FS+0x48>)
 800a6d8:	f7fe fb66 	bl	8008da8 <USBD_CDC_TransmitPacket>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a6e0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3710      	adds	r7, #16
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	20000424 	.word	0x20000424

0800a6f0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a6f0:	b480      	push	{r7}
 800a6f2:	b087      	sub	sp, #28
 800a6f4:	af00      	add	r7, sp, #0
 800a6f6:	60f8      	str	r0, [r7, #12]
 800a6f8:	60b9      	str	r1, [r7, #8]
 800a6fa:	4613      	mov	r3, r2
 800a6fc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a6fe:	2300      	movs	r3, #0
 800a700:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a702:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a706:	4618      	mov	r0, r3
 800a708:	371c      	adds	r7, #28
 800a70a:	46bd      	mov	sp, r7
 800a70c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a710:	4770      	bx	lr

0800a712 <__io_putchar>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
int __io_putchar(int ch)
{
 800a712:	b580      	push	{r7, lr}
 800a714:	b084      	sub	sp, #16
 800a716:	af00      	add	r7, sp, #0
 800a718:	6078      	str	r0, [r7, #4]
  uint8_t c = (uint8_t)ch;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	b2db      	uxtb	r3, r3
 800a71e:	73fb      	strb	r3, [r7, #15]
// Keep trying until USB CDC can accept the byte
  while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800a720:	e002      	b.n	800a728 <__io_putchar+0x16>
    HAL_Delay(1);
 800a722:	2001      	movs	r0, #1
 800a724:	f7f8 fe06 	bl	8003334 <HAL_Delay>
  while (CDC_Transmit_FS(&c, 1) == USBD_BUSY) {
 800a728:	f107 030f 	add.w	r3, r7, #15
 800a72c:	2101      	movs	r1, #1
 800a72e:	4618      	mov	r0, r3
 800a730:	f7ff ffb8 	bl	800a6a4 <CDC_Transmit_FS>
 800a734:	4603      	mov	r3, r0
 800a736:	2b01      	cmp	r3, #1
 800a738:	d0f3      	beq.n	800a722 <__io_putchar+0x10>
  }
  return ch;
 800a73a:	687b      	ldr	r3, [r7, #4]
}
 800a73c:	4618      	mov	r0, r3
 800a73e:	3710      	adds	r7, #16
 800a740:	46bd      	mov	sp, r7
 800a742:	bd80      	pop	{r7, pc}

0800a744 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a744:	b480      	push	{r7}
 800a746:	b083      	sub	sp, #12
 800a748:	af00      	add	r7, sp, #0
 800a74a:	4603      	mov	r3, r0
 800a74c:	6039      	str	r1, [r7, #0]
 800a74e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	2212      	movs	r2, #18
 800a754:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a756:	4b03      	ldr	r3, [pc, #12]	@ (800a764 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a758:	4618      	mov	r0, r3
 800a75a:	370c      	adds	r7, #12
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr
 800a764:	200000e8 	.word	0x200000e8

0800a768 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a768:	b480      	push	{r7}
 800a76a:	b083      	sub	sp, #12
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	4603      	mov	r3, r0
 800a770:	6039      	str	r1, [r7, #0]
 800a772:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	2204      	movs	r2, #4
 800a778:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a77a:	4b03      	ldr	r3, [pc, #12]	@ (800a788 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a77c:	4618      	mov	r0, r3
 800a77e:	370c      	adds	r7, #12
 800a780:	46bd      	mov	sp, r7
 800a782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a786:	4770      	bx	lr
 800a788:	20000108 	.word	0x20000108

0800a78c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b082      	sub	sp, #8
 800a790:	af00      	add	r7, sp, #0
 800a792:	4603      	mov	r3, r0
 800a794:	6039      	str	r1, [r7, #0]
 800a796:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a798:	79fb      	ldrb	r3, [r7, #7]
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d105      	bne.n	800a7aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a79e:	683a      	ldr	r2, [r7, #0]
 800a7a0:	4907      	ldr	r1, [pc, #28]	@ (800a7c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7a2:	4808      	ldr	r0, [pc, #32]	@ (800a7c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7a4:	f7ff fdcc 	bl	800a340 <USBD_GetString>
 800a7a8:	e004      	b.n	800a7b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a7aa:	683a      	ldr	r2, [r7, #0]
 800a7ac:	4904      	ldr	r1, [pc, #16]	@ (800a7c0 <USBD_FS_ProductStrDescriptor+0x34>)
 800a7ae:	4805      	ldr	r0, [pc, #20]	@ (800a7c4 <USBD_FS_ProductStrDescriptor+0x38>)
 800a7b0:	f7ff fdc6 	bl	800a340 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a7b4:	4b02      	ldr	r3, [pc, #8]	@ (800a7c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3708      	adds	r7, #8
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bd80      	pop	{r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	20001700 	.word	0x20001700
 800a7c4:	0800dc40 	.word	0x0800dc40

0800a7c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	6039      	str	r1, [r7, #0]
 800a7d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a7d4:	683a      	ldr	r2, [r7, #0]
 800a7d6:	4904      	ldr	r1, [pc, #16]	@ (800a7e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a7d8:	4804      	ldr	r0, [pc, #16]	@ (800a7ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a7da:	f7ff fdb1 	bl	800a340 <USBD_GetString>
  return USBD_StrDesc;
 800a7de:	4b02      	ldr	r3, [pc, #8]	@ (800a7e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3708      	adds	r7, #8
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	bd80      	pop	{r7, pc}
 800a7e8:	20001700 	.word	0x20001700
 800a7ec:	0800dc58 	.word	0x0800dc58

0800a7f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7f0:	b580      	push	{r7, lr}
 800a7f2:	b082      	sub	sp, #8
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	6039      	str	r1, [r7, #0]
 800a7fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	221a      	movs	r2, #26
 800a800:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a802:	f000 f855 	bl	800a8b0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a806:	4b02      	ldr	r3, [pc, #8]	@ (800a810 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3708      	adds	r7, #8
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	2000010c 	.word	0x2000010c

0800a814 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
 800a81a:	4603      	mov	r3, r0
 800a81c:	6039      	str	r1, [r7, #0]
 800a81e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a820:	79fb      	ldrb	r3, [r7, #7]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d105      	bne.n	800a832 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a826:	683a      	ldr	r2, [r7, #0]
 800a828:	4907      	ldr	r1, [pc, #28]	@ (800a848 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a82a:	4808      	ldr	r0, [pc, #32]	@ (800a84c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a82c:	f7ff fd88 	bl	800a340 <USBD_GetString>
 800a830:	e004      	b.n	800a83c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a832:	683a      	ldr	r2, [r7, #0]
 800a834:	4904      	ldr	r1, [pc, #16]	@ (800a848 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a836:	4805      	ldr	r0, [pc, #20]	@ (800a84c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a838:	f7ff fd82 	bl	800a340 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a83c:	4b02      	ldr	r3, [pc, #8]	@ (800a848 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3708      	adds	r7, #8
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	20001700 	.word	0x20001700
 800a84c:	0800dc6c 	.word	0x0800dc6c

0800a850 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b082      	sub	sp, #8
 800a854:	af00      	add	r7, sp, #0
 800a856:	4603      	mov	r3, r0
 800a858:	6039      	str	r1, [r7, #0]
 800a85a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a85c:	79fb      	ldrb	r3, [r7, #7]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d105      	bne.n	800a86e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a862:	683a      	ldr	r2, [r7, #0]
 800a864:	4907      	ldr	r1, [pc, #28]	@ (800a884 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a866:	4808      	ldr	r0, [pc, #32]	@ (800a888 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a868:	f7ff fd6a 	bl	800a340 <USBD_GetString>
 800a86c:	e004      	b.n	800a878 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a86e:	683a      	ldr	r2, [r7, #0]
 800a870:	4904      	ldr	r1, [pc, #16]	@ (800a884 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a872:	4805      	ldr	r0, [pc, #20]	@ (800a888 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a874:	f7ff fd64 	bl	800a340 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a878:	4b02      	ldr	r3, [pc, #8]	@ (800a884 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a87a:	4618      	mov	r0, r3
 800a87c:	3708      	adds	r7, #8
 800a87e:	46bd      	mov	sp, r7
 800a880:	bd80      	pop	{r7, pc}
 800a882:	bf00      	nop
 800a884:	20001700 	.word	0x20001700
 800a888:	0800dc78 	.word	0x0800dc78

0800a88c <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a88c:	b480      	push	{r7}
 800a88e:	b083      	sub	sp, #12
 800a890:	af00      	add	r7, sp, #0
 800a892:	4603      	mov	r3, r0
 800a894:	6039      	str	r1, [r7, #0]
 800a896:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800a898:	683b      	ldr	r3, [r7, #0]
 800a89a:	220c      	movs	r2, #12
 800a89c:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800a89e:	4b03      	ldr	r3, [pc, #12]	@ (800a8ac <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	370c      	adds	r7, #12
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8aa:	4770      	bx	lr
 800a8ac:	200000fc 	.word	0x200000fc

0800a8b0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a8b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a8f4 <Get_SerialNum+0x44>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a8bc:	4b0e      	ldr	r3, [pc, #56]	@ (800a8f8 <Get_SerialNum+0x48>)
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a8c2:	4b0e      	ldr	r3, [pc, #56]	@ (800a8fc <Get_SerialNum+0x4c>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a8c8:	68fa      	ldr	r2, [r7, #12]
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	4413      	add	r3, r2
 800a8ce:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d009      	beq.n	800a8ea <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a8d6:	2208      	movs	r2, #8
 800a8d8:	4909      	ldr	r1, [pc, #36]	@ (800a900 <Get_SerialNum+0x50>)
 800a8da:	68f8      	ldr	r0, [r7, #12]
 800a8dc:	f000 f814 	bl	800a908 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a8e0:	2204      	movs	r2, #4
 800a8e2:	4908      	ldr	r1, [pc, #32]	@ (800a904 <Get_SerialNum+0x54>)
 800a8e4:	68b8      	ldr	r0, [r7, #8]
 800a8e6:	f000 f80f 	bl	800a908 <IntToUnicode>
  }
}
 800a8ea:	bf00      	nop
 800a8ec:	3710      	adds	r7, #16
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}
 800a8f2:	bf00      	nop
 800a8f4:	1ff07a10 	.word	0x1ff07a10
 800a8f8:	1ff07a14 	.word	0x1ff07a14
 800a8fc:	1ff07a18 	.word	0x1ff07a18
 800a900:	2000010e 	.word	0x2000010e
 800a904:	2000011e 	.word	0x2000011e

0800a908 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a908:	b480      	push	{r7}
 800a90a:	b087      	sub	sp, #28
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	60f8      	str	r0, [r7, #12]
 800a910:	60b9      	str	r1, [r7, #8]
 800a912:	4613      	mov	r3, r2
 800a914:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a916:	2300      	movs	r3, #0
 800a918:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a91a:	2300      	movs	r3, #0
 800a91c:	75fb      	strb	r3, [r7, #23]
 800a91e:	e027      	b.n	800a970 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	0f1b      	lsrs	r3, r3, #28
 800a924:	2b09      	cmp	r3, #9
 800a926:	d80b      	bhi.n	800a940 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	0f1b      	lsrs	r3, r3, #28
 800a92c:	b2da      	uxtb	r2, r3
 800a92e:	7dfb      	ldrb	r3, [r7, #23]
 800a930:	005b      	lsls	r3, r3, #1
 800a932:	4619      	mov	r1, r3
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	440b      	add	r3, r1
 800a938:	3230      	adds	r2, #48	@ 0x30
 800a93a:	b2d2      	uxtb	r2, r2
 800a93c:	701a      	strb	r2, [r3, #0]
 800a93e:	e00a      	b.n	800a956 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	0f1b      	lsrs	r3, r3, #28
 800a944:	b2da      	uxtb	r2, r3
 800a946:	7dfb      	ldrb	r3, [r7, #23]
 800a948:	005b      	lsls	r3, r3, #1
 800a94a:	4619      	mov	r1, r3
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	440b      	add	r3, r1
 800a950:	3237      	adds	r2, #55	@ 0x37
 800a952:	b2d2      	uxtb	r2, r2
 800a954:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	011b      	lsls	r3, r3, #4
 800a95a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a95c:	7dfb      	ldrb	r3, [r7, #23]
 800a95e:	005b      	lsls	r3, r3, #1
 800a960:	3301      	adds	r3, #1
 800a962:	68ba      	ldr	r2, [r7, #8]
 800a964:	4413      	add	r3, r2
 800a966:	2200      	movs	r2, #0
 800a968:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a96a:	7dfb      	ldrb	r3, [r7, #23]
 800a96c:	3301      	adds	r3, #1
 800a96e:	75fb      	strb	r3, [r7, #23]
 800a970:	7dfa      	ldrb	r2, [r7, #23]
 800a972:	79fb      	ldrb	r3, [r7, #7]
 800a974:	429a      	cmp	r2, r3
 800a976:	d3d3      	bcc.n	800a920 <IntToUnicode+0x18>
  }
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	371c      	adds	r7, #28
 800a97e:	46bd      	mov	sp, r7
 800a980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a984:	4770      	bx	lr
	...

0800a988 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b0aa      	sub	sp, #168	@ 0xa8
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a990:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800a994:	2200      	movs	r2, #0
 800a996:	601a      	str	r2, [r3, #0]
 800a998:	605a      	str	r2, [r3, #4]
 800a99a:	609a      	str	r2, [r3, #8]
 800a99c:	60da      	str	r2, [r3, #12]
 800a99e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800a9a0:	f107 0314 	add.w	r3, r7, #20
 800a9a4:	2280      	movs	r2, #128	@ 0x80
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	f001 f9d5 	bl	800bd58 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a9b6:	d151      	bne.n	800aa5c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800a9b8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a9bc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a9c4:	f107 0314 	add.w	r3, r7, #20
 800a9c8:	4618      	mov	r0, r3
 800a9ca:	f7fa ff43 	bl	8005854 <HAL_RCCEx_PeriphCLKConfig>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d001      	beq.n	800a9d8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800a9d4:	f7f8 fa4a 	bl	8002e6c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a9d8:	4b22      	ldr	r3, [pc, #136]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800a9da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9dc:	4a21      	ldr	r2, [pc, #132]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800a9de:	f043 0301 	orr.w	r3, r3, #1
 800a9e2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a9e4:	4b1f      	ldr	r3, [pc, #124]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800a9e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9e8:	f003 0301 	and.w	r3, r3, #1
 800a9ec:	613b      	str	r3, [r7, #16]
 800a9ee:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a9f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a9f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9f8:	2302      	movs	r3, #2
 800a9fa:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa04:	2303      	movs	r3, #3
 800aa06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aa0a:	230a      	movs	r3, #10
 800aa0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa10:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800aa14:	4619      	mov	r1, r3
 800aa16:	4814      	ldr	r0, [pc, #80]	@ (800aa68 <HAL_PCD_MspInit+0xe0>)
 800aa18:	f7f8 fdc2 	bl	80035a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aa1c:	4b11      	ldr	r3, [pc, #68]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800aa1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa20:	4a10      	ldr	r2, [pc, #64]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800aa22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa26:	6353      	str	r3, [r2, #52]	@ 0x34
 800aa28:	4b0e      	ldr	r3, [pc, #56]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800aa2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa30:	60fb      	str	r3, [r7, #12]
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	4b0b      	ldr	r3, [pc, #44]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800aa36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa38:	4a0a      	ldr	r2, [pc, #40]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800aa3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aa3e:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa40:	4b08      	ldr	r3, [pc, #32]	@ (800aa64 <HAL_PCD_MspInit+0xdc>)
 800aa42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa48:	60bb      	str	r3, [r7, #8]
 800aa4a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	2100      	movs	r1, #0
 800aa50:	2043      	movs	r0, #67	@ 0x43
 800aa52:	f7f8 fd6e 	bl	8003532 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aa56:	2043      	movs	r0, #67	@ 0x43
 800aa58:	f7f8 fd87 	bl	800356a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aa5c:	bf00      	nop
 800aa5e:	37a8      	adds	r7, #168	@ 0xa8
 800aa60:	46bd      	mov	sp, r7
 800aa62:	bd80      	pop	{r7, pc}
 800aa64:	40023800 	.word	0x40023800
 800aa68:	40020000 	.word	0x40020000

0800aa6c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800aa80:	4619      	mov	r1, r3
 800aa82:	4610      	mov	r0, r2
 800aa84:	f7fe fab9 	bl	8008ffa <USBD_LL_SetupStage>
}
 800aa88:	bf00      	nop
 800aa8a:	3708      	adds	r7, #8
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	bd80      	pop	{r7, pc}

0800aa90 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	460b      	mov	r3, r1
 800aa9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800aaa2:	78fa      	ldrb	r2, [r7, #3]
 800aaa4:	6879      	ldr	r1, [r7, #4]
 800aaa6:	4613      	mov	r3, r2
 800aaa8:	00db      	lsls	r3, r3, #3
 800aaaa:	4413      	add	r3, r2
 800aaac:	009b      	lsls	r3, r3, #2
 800aaae:	440b      	add	r3, r1
 800aab0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800aab4:	681a      	ldr	r2, [r3, #0]
 800aab6:	78fb      	ldrb	r3, [r7, #3]
 800aab8:	4619      	mov	r1, r3
 800aaba:	f7fe faf3 	bl	80090a4 <USBD_LL_DataOutStage>
}
 800aabe:	bf00      	nop
 800aac0:	3708      	adds	r7, #8
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b082      	sub	sp, #8
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
 800aace:	460b      	mov	r3, r1
 800aad0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800aad8:	78fa      	ldrb	r2, [r7, #3]
 800aada:	6879      	ldr	r1, [r7, #4]
 800aadc:	4613      	mov	r3, r2
 800aade:	00db      	lsls	r3, r3, #3
 800aae0:	4413      	add	r3, r2
 800aae2:	009b      	lsls	r3, r3, #2
 800aae4:	440b      	add	r3, r1
 800aae6:	3320      	adds	r3, #32
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	78fb      	ldrb	r3, [r7, #3]
 800aaec:	4619      	mov	r1, r3
 800aaee:	f7fe fb95 	bl	800921c <USBD_LL_DataInStage>
}
 800aaf2:	bf00      	nop
 800aaf4:	3708      	adds	r7, #8
 800aaf6:	46bd      	mov	sp, r7
 800aaf8:	bd80      	pop	{r7, pc}

0800aafa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aafa:	b580      	push	{r7, lr}
 800aafc:	b082      	sub	sp, #8
 800aafe:	af00      	add	r7, sp, #0
 800ab00:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f7fe fcd9 	bl	80094c0 <USBD_LL_SOF>
}
 800ab0e:	bf00      	nop
 800ab10:	3708      	adds	r7, #8
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}

0800ab16 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab16:	b580      	push	{r7, lr}
 800ab18:	b084      	sub	sp, #16
 800ab1a:	af00      	add	r7, sp, #0
 800ab1c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ab1e:	2301      	movs	r3, #1
 800ab20:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	79db      	ldrb	r3, [r3, #7]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d102      	bne.n	800ab30 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	73fb      	strb	r3, [r7, #15]
 800ab2e:	e008      	b.n	800ab42 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	79db      	ldrb	r3, [r3, #7]
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d102      	bne.n	800ab3e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	73fb      	strb	r3, [r7, #15]
 800ab3c:	e001      	b.n	800ab42 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ab3e:	f7f8 f995 	bl	8002e6c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab48:	7bfa      	ldrb	r2, [r7, #15]
 800ab4a:	4611      	mov	r1, r2
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7fe fc73 	bl	8009438 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f7fe fc1a 	bl	8009392 <USBD_LL_Reset>
}
 800ab5e:	bf00      	nop
 800ab60:	3710      	adds	r7, #16
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}
	...

0800ab68 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ab76:	4618      	mov	r0, r3
 800ab78:	f7fe fc6e 	bl	8009458 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	687a      	ldr	r2, [r7, #4]
 800ab88:	6812      	ldr	r2, [r2, #0]
 800ab8a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ab8e:	f043 0301 	orr.w	r3, r3, #1
 800ab92:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	7adb      	ldrb	r3, [r3, #11]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d005      	beq.n	800aba8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ab9c:	4b04      	ldr	r3, [pc, #16]	@ (800abb0 <HAL_PCD_SuspendCallback+0x48>)
 800ab9e:	691b      	ldr	r3, [r3, #16]
 800aba0:	4a03      	ldr	r2, [pc, #12]	@ (800abb0 <HAL_PCD_SuspendCallback+0x48>)
 800aba2:	f043 0306 	orr.w	r3, r3, #6
 800aba6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aba8:	bf00      	nop
 800abaa:	3708      	adds	r7, #8
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}
 800abb0:	e000ed00 	.word	0xe000ed00

0800abb4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800abc2:	4618      	mov	r0, r3
 800abc4:	f7fe fc64 	bl	8009490 <USBD_LL_Resume>
}
 800abc8:	bf00      	nop
 800abca:	3708      	adds	r7, #8
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}

0800abd0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abd0:	b580      	push	{r7, lr}
 800abd2:	b082      	sub	sp, #8
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
 800abd8:	460b      	mov	r3, r1
 800abda:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800abe2:	78fa      	ldrb	r2, [r7, #3]
 800abe4:	4611      	mov	r1, r2
 800abe6:	4618      	mov	r0, r3
 800abe8:	f7fe fcbc 	bl	8009564 <USBD_LL_IsoOUTIncomplete>
}
 800abec:	bf00      	nop
 800abee:	3708      	adds	r7, #8
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bd80      	pop	{r7, pc}

0800abf4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
 800abfc:	460b      	mov	r3, r1
 800abfe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ac06:	78fa      	ldrb	r2, [r7, #3]
 800ac08:	4611      	mov	r1, r2
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7fe fc78 	bl	8009500 <USBD_LL_IsoINIncomplete>
}
 800ac10:	bf00      	nop
 800ac12:	3708      	adds	r7, #8
 800ac14:	46bd      	mov	sp, r7
 800ac16:	bd80      	pop	{r7, pc}

0800ac18 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b082      	sub	sp, #8
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ac26:	4618      	mov	r0, r3
 800ac28:	f7fe fcce 	bl	80095c8 <USBD_LL_DevConnected>
}
 800ac2c:	bf00      	nop
 800ac2e:	3708      	adds	r7, #8
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b082      	sub	sp, #8
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7fe fccb 	bl	80095de <USBD_LL_DevDisconnected>
}
 800ac48:	bf00      	nop
 800ac4a:	3708      	adds	r7, #8
 800ac4c:	46bd      	mov	sp, r7
 800ac4e:	bd80      	pop	{r7, pc}

0800ac50 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d13f      	bne.n	800ace0 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800ac60:	4a22      	ldr	r2, [pc, #136]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	4a20      	ldr	r2, [pc, #128]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac6c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ac70:	4b1e      	ldr	r3, [pc, #120]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac72:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800ac76:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800ac78:	4b1c      	ldr	r3, [pc, #112]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac7a:	2206      	movs	r2, #6
 800ac7c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ac7e:	4b1b      	ldr	r3, [pc, #108]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac80:	2202      	movs	r2, #2
 800ac82:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ac84:	4b19      	ldr	r3, [pc, #100]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac86:	2200      	movs	r2, #0
 800ac88:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ac8a:	4b18      	ldr	r3, [pc, #96]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac8c:	2202      	movs	r2, #2
 800ac8e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ac90:	4b16      	ldr	r3, [pc, #88]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac92:	2200      	movs	r2, #0
 800ac94:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ac96:	4b15      	ldr	r3, [pc, #84]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac98:	2200      	movs	r2, #0
 800ac9a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ac9c:	4b13      	ldr	r3, [pc, #76]	@ (800acec <USBD_LL_Init+0x9c>)
 800ac9e:	2200      	movs	r2, #0
 800aca0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800aca2:	4b12      	ldr	r3, [pc, #72]	@ (800acec <USBD_LL_Init+0x9c>)
 800aca4:	2200      	movs	r2, #0
 800aca6:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800aca8:	4b10      	ldr	r3, [pc, #64]	@ (800acec <USBD_LL_Init+0x9c>)
 800acaa:	2200      	movs	r2, #0
 800acac:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800acae:	4b0f      	ldr	r3, [pc, #60]	@ (800acec <USBD_LL_Init+0x9c>)
 800acb0:	2200      	movs	r2, #0
 800acb2:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800acb4:	480d      	ldr	r0, [pc, #52]	@ (800acec <USBD_LL_Init+0x9c>)
 800acb6:	f7f8 fe41 	bl	800393c <HAL_PCD_Init>
 800acba:	4603      	mov	r3, r0
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d001      	beq.n	800acc4 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800acc0:	f7f8 f8d4 	bl	8002e6c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800acc4:	2180      	movs	r1, #128	@ 0x80
 800acc6:	4809      	ldr	r0, [pc, #36]	@ (800acec <USBD_LL_Init+0x9c>)
 800acc8:	f7fa f88f 	bl	8004dea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800accc:	2240      	movs	r2, #64	@ 0x40
 800acce:	2100      	movs	r1, #0
 800acd0:	4806      	ldr	r0, [pc, #24]	@ (800acec <USBD_LL_Init+0x9c>)
 800acd2:	f7fa f843 	bl	8004d5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800acd6:	2280      	movs	r2, #128	@ 0x80
 800acd8:	2101      	movs	r1, #1
 800acda:	4804      	ldr	r0, [pc, #16]	@ (800acec <USBD_LL_Init+0x9c>)
 800acdc:	f7fa f83e 	bl	8004d5c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ace0:	2300      	movs	r3, #0
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3708      	adds	r7, #8
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop
 800acec:	20001900 	.word	0x20001900

0800acf0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800acf8:	2300      	movs	r3, #0
 800acfa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acfc:	2300      	movs	r3, #0
 800acfe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad06:	4618      	mov	r0, r3
 800ad08:	f7f8 ff2e 	bl	8003b68 <HAL_PCD_Start>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad10:	7bfb      	ldrb	r3, [r7, #15]
 800ad12:	4618      	mov	r0, r3
 800ad14:	f000 f97e 	bl	800b014 <USBD_Get_USB_Status>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad1c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b084      	sub	sp, #16
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	6078      	str	r0, [r7, #4]
 800ad2e:	4608      	mov	r0, r1
 800ad30:	4611      	mov	r1, r2
 800ad32:	461a      	mov	r2, r3
 800ad34:	4603      	mov	r3, r0
 800ad36:	70fb      	strb	r3, [r7, #3]
 800ad38:	460b      	mov	r3, r1
 800ad3a:	70bb      	strb	r3, [r7, #2]
 800ad3c:	4613      	mov	r3, r2
 800ad3e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad40:	2300      	movs	r3, #0
 800ad42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad44:	2300      	movs	r3, #0
 800ad46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ad4e:	78bb      	ldrb	r3, [r7, #2]
 800ad50:	883a      	ldrh	r2, [r7, #0]
 800ad52:	78f9      	ldrb	r1, [r7, #3]
 800ad54:	f7f9 fc1c 	bl	8004590 <HAL_PCD_EP_Open>
 800ad58:	4603      	mov	r3, r0
 800ad5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad5c:	7bfb      	ldrb	r3, [r7, #15]
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f000 f958 	bl	800b014 <USBD_Get_USB_Status>
 800ad64:	4603      	mov	r3, r0
 800ad66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad68:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	3710      	adds	r7, #16
 800ad6e:	46bd      	mov	sp, r7
 800ad70:	bd80      	pop	{r7, pc}

0800ad72 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ad72:	b580      	push	{r7, lr}
 800ad74:	b084      	sub	sp, #16
 800ad76:	af00      	add	r7, sp, #0
 800ad78:	6078      	str	r0, [r7, #4]
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad7e:	2300      	movs	r3, #0
 800ad80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad82:	2300      	movs	r3, #0
 800ad84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad8c:	78fa      	ldrb	r2, [r7, #3]
 800ad8e:	4611      	mov	r1, r2
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7f9 fc67 	bl	8004664 <HAL_PCD_EP_Close>
 800ad96:	4603      	mov	r3, r0
 800ad98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad9a:	7bfb      	ldrb	r3, [r7, #15]
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	f000 f939 	bl	800b014 <USBD_Get_USB_Status>
 800ada2:	4603      	mov	r3, r0
 800ada4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ada6:	7bbb      	ldrb	r3, [r7, #14]
}
 800ada8:	4618      	mov	r0, r3
 800adaa:	3710      	adds	r7, #16
 800adac:	46bd      	mov	sp, r7
 800adae:	bd80      	pop	{r7, pc}

0800adb0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
 800adb8:	460b      	mov	r3, r1
 800adba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adbc:	2300      	movs	r3, #0
 800adbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adc0:	2300      	movs	r3, #0
 800adc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800adca:	78fa      	ldrb	r2, [r7, #3]
 800adcc:	4611      	mov	r1, r2
 800adce:	4618      	mov	r0, r3
 800add0:	f7f9 fd1f 	bl	8004812 <HAL_PCD_EP_SetStall>
 800add4:	4603      	mov	r3, r0
 800add6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800add8:	7bfb      	ldrb	r3, [r7, #15]
 800adda:	4618      	mov	r0, r3
 800addc:	f000 f91a 	bl	800b014 <USBD_Get_USB_Status>
 800ade0:	4603      	mov	r3, r0
 800ade2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ade4:	7bbb      	ldrb	r3, [r7, #14]
}
 800ade6:	4618      	mov	r0, r3
 800ade8:	3710      	adds	r7, #16
 800adea:	46bd      	mov	sp, r7
 800adec:	bd80      	pop	{r7, pc}

0800adee <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adee:	b580      	push	{r7, lr}
 800adf0:	b084      	sub	sp, #16
 800adf2:	af00      	add	r7, sp, #0
 800adf4:	6078      	str	r0, [r7, #4]
 800adf6:	460b      	mov	r3, r1
 800adf8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adfa:	2300      	movs	r3, #0
 800adfc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adfe:	2300      	movs	r3, #0
 800ae00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae08:	78fa      	ldrb	r2, [r7, #3]
 800ae0a:	4611      	mov	r1, r2
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f7f9 fd63 	bl	80048d8 <HAL_PCD_EP_ClrStall>
 800ae12:	4603      	mov	r3, r0
 800ae14:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae16:	7bfb      	ldrb	r3, [r7, #15]
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f000 f8fb 	bl	800b014 <USBD_Get_USB_Status>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae22:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3710      	adds	r7, #16
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b085      	sub	sp, #20
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	460b      	mov	r3, r1
 800ae36:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae3e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ae40:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	da0b      	bge.n	800ae60 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ae48:	78fb      	ldrb	r3, [r7, #3]
 800ae4a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae4e:	68f9      	ldr	r1, [r7, #12]
 800ae50:	4613      	mov	r3, r2
 800ae52:	00db      	lsls	r3, r3, #3
 800ae54:	4413      	add	r3, r2
 800ae56:	009b      	lsls	r3, r3, #2
 800ae58:	440b      	add	r3, r1
 800ae5a:	3316      	adds	r3, #22
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	e00b      	b.n	800ae78 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ae60:	78fb      	ldrb	r3, [r7, #3]
 800ae62:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae66:	68f9      	ldr	r1, [r7, #12]
 800ae68:	4613      	mov	r3, r2
 800ae6a:	00db      	lsls	r3, r3, #3
 800ae6c:	4413      	add	r3, r2
 800ae6e:	009b      	lsls	r3, r3, #2
 800ae70:	440b      	add	r3, r1
 800ae72:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800ae76:	781b      	ldrb	r3, [r3, #0]
  }
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3714      	adds	r7, #20
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr

0800ae84 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b084      	sub	sp, #16
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
 800ae8c:	460b      	mov	r3, r1
 800ae8e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae90:	2300      	movs	r3, #0
 800ae92:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae94:	2300      	movs	r3, #0
 800ae96:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae9e:	78fa      	ldrb	r2, [r7, #3]
 800aea0:	4611      	mov	r1, r2
 800aea2:	4618      	mov	r0, r3
 800aea4:	f7f9 fb50 	bl	8004548 <HAL_PCD_SetAddress>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aeac:	7bfb      	ldrb	r3, [r7, #15]
 800aeae:	4618      	mov	r0, r3
 800aeb0:	f000 f8b0 	bl	800b014 <USBD_Get_USB_Status>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aeb8:	7bbb      	ldrb	r3, [r7, #14]
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	3710      	adds	r7, #16
 800aebe:	46bd      	mov	sp, r7
 800aec0:	bd80      	pop	{r7, pc}

0800aec2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aec2:	b580      	push	{r7, lr}
 800aec4:	b086      	sub	sp, #24
 800aec6:	af00      	add	r7, sp, #0
 800aec8:	60f8      	str	r0, [r7, #12]
 800aeca:	607a      	str	r2, [r7, #4]
 800aecc:	603b      	str	r3, [r7, #0]
 800aece:	460b      	mov	r3, r1
 800aed0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aed2:	2300      	movs	r3, #0
 800aed4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aed6:	2300      	movs	r3, #0
 800aed8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aee0:	7af9      	ldrb	r1, [r7, #11]
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	687a      	ldr	r2, [r7, #4]
 800aee6:	f7f9 fc5a 	bl	800479e <HAL_PCD_EP_Transmit>
 800aeea:	4603      	mov	r3, r0
 800aeec:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aeee:	7dfb      	ldrb	r3, [r7, #23]
 800aef0:	4618      	mov	r0, r3
 800aef2:	f000 f88f 	bl	800b014 <USBD_Get_USB_Status>
 800aef6:	4603      	mov	r3, r0
 800aef8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aefa:	7dbb      	ldrb	r3, [r7, #22]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3718      	adds	r7, #24
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}

0800af04 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b086      	sub	sp, #24
 800af08:	af00      	add	r7, sp, #0
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	607a      	str	r2, [r7, #4]
 800af0e:	603b      	str	r3, [r7, #0]
 800af10:	460b      	mov	r3, r1
 800af12:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af14:	2300      	movs	r3, #0
 800af16:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af18:	2300      	movs	r3, #0
 800af1a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800af22:	7af9      	ldrb	r1, [r7, #11]
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	687a      	ldr	r2, [r7, #4]
 800af28:	f7f9 fbe6 	bl	80046f8 <HAL_PCD_EP_Receive>
 800af2c:	4603      	mov	r3, r0
 800af2e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af30:	7dfb      	ldrb	r3, [r7, #23]
 800af32:	4618      	mov	r0, r3
 800af34:	f000 f86e 	bl	800b014 <USBD_Get_USB_Status>
 800af38:	4603      	mov	r3, r0
 800af3a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af3c:	7dbb      	ldrb	r3, [r7, #22]
}
 800af3e:	4618      	mov	r0, r3
 800af40:	3718      	adds	r7, #24
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}

0800af46 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af46:	b580      	push	{r7, lr}
 800af48:	b082      	sub	sp, #8
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]
 800af4e:	460b      	mov	r3, r1
 800af50:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af58:	78fa      	ldrb	r2, [r7, #3]
 800af5a:	4611      	mov	r1, r2
 800af5c:	4618      	mov	r0, r3
 800af5e:	f7f9 fc06 	bl	800476e <HAL_PCD_EP_GetRxCount>
 800af62:	4603      	mov	r3, r0
}
 800af64:	4618      	mov	r0, r3
 800af66:	3708      	adds	r7, #8
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800af6c:	b580      	push	{r7, lr}
 800af6e:	b082      	sub	sp, #8
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
 800af74:	460b      	mov	r3, r1
 800af76:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800af78:	78fb      	ldrb	r3, [r7, #3]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d002      	beq.n	800af84 <HAL_PCDEx_LPM_Callback+0x18>
 800af7e:	2b01      	cmp	r3, #1
 800af80:	d01f      	beq.n	800afc2 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800af82:	e03b      	b.n	800affc <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	7adb      	ldrb	r3, [r3, #11]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d007      	beq.n	800af9c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800af8c:	f000 f83c 	bl	800b008 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800af90:	4b1c      	ldr	r3, [pc, #112]	@ (800b004 <HAL_PCDEx_LPM_Callback+0x98>)
 800af92:	691b      	ldr	r3, [r3, #16]
 800af94:	4a1b      	ldr	r2, [pc, #108]	@ (800b004 <HAL_PCDEx_LPM_Callback+0x98>)
 800af96:	f023 0306 	bic.w	r3, r3, #6
 800af9a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800afa4:	681b      	ldr	r3, [r3, #0]
 800afa6:	687a      	ldr	r2, [r7, #4]
 800afa8:	6812      	ldr	r2, [r2, #0]
 800afaa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800afae:	f023 0301 	bic.w	r3, r3, #1
 800afb2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fe fa68 	bl	8009490 <USBD_LL_Resume>
    break;
 800afc0:	e01c      	b.n	800affc <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800afca:	681b      	ldr	r3, [r3, #0]
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	6812      	ldr	r2, [r2, #0]
 800afd0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800afd4:	f043 0301 	orr.w	r3, r3, #1
 800afd8:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800afe0:	4618      	mov	r0, r3
 800afe2:	f7fe fa39 	bl	8009458 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	7adb      	ldrb	r3, [r3, #11]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d005      	beq.n	800affa <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800afee:	4b05      	ldr	r3, [pc, #20]	@ (800b004 <HAL_PCDEx_LPM_Callback+0x98>)
 800aff0:	691b      	ldr	r3, [r3, #16]
 800aff2:	4a04      	ldr	r2, [pc, #16]	@ (800b004 <HAL_PCDEx_LPM_Callback+0x98>)
 800aff4:	f043 0306 	orr.w	r3, r3, #6
 800aff8:	6113      	str	r3, [r2, #16]
    break;
 800affa:	bf00      	nop
}
 800affc:	bf00      	nop
 800affe:	3708      	adds	r7, #8
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}
 800b004:	e000ed00 	.word	0xe000ed00

0800b008 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b008:	b580      	push	{r7, lr}
 800b00a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b00c:	f7f7 fd82 	bl	8002b14 <SystemClock_Config>
}
 800b010:	bf00      	nop
 800b012:	bd80      	pop	{r7, pc}

0800b014 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	4603      	mov	r3, r0
 800b01c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b01e:	2300      	movs	r3, #0
 800b020:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b022:	79fb      	ldrb	r3, [r7, #7]
 800b024:	2b03      	cmp	r3, #3
 800b026:	d817      	bhi.n	800b058 <USBD_Get_USB_Status+0x44>
 800b028:	a201      	add	r2, pc, #4	@ (adr r2, 800b030 <USBD_Get_USB_Status+0x1c>)
 800b02a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b02e:	bf00      	nop
 800b030:	0800b041 	.word	0x0800b041
 800b034:	0800b047 	.word	0x0800b047
 800b038:	0800b04d 	.word	0x0800b04d
 800b03c:	0800b053 	.word	0x0800b053
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b040:	2300      	movs	r3, #0
 800b042:	73fb      	strb	r3, [r7, #15]
    break;
 800b044:	e00b      	b.n	800b05e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b046:	2303      	movs	r3, #3
 800b048:	73fb      	strb	r3, [r7, #15]
    break;
 800b04a:	e008      	b.n	800b05e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b04c:	2301      	movs	r3, #1
 800b04e:	73fb      	strb	r3, [r7, #15]
    break;
 800b050:	e005      	b.n	800b05e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b052:	2303      	movs	r3, #3
 800b054:	73fb      	strb	r3, [r7, #15]
    break;
 800b056:	e002      	b.n	800b05e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b058:	2303      	movs	r3, #3
 800b05a:	73fb      	strb	r3, [r7, #15]
    break;
 800b05c:	bf00      	nop
  }
  return usb_status;
 800b05e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b060:	4618      	mov	r0, r3
 800b062:	3714      	adds	r7, #20
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr

0800b06c <__assert_func>:
 800b06c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b06e:	4614      	mov	r4, r2
 800b070:	461a      	mov	r2, r3
 800b072:	4b09      	ldr	r3, [pc, #36]	@ (800b098 <__assert_func+0x2c>)
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	4605      	mov	r5, r0
 800b078:	68d8      	ldr	r0, [r3, #12]
 800b07a:	b14c      	cbz	r4, 800b090 <__assert_func+0x24>
 800b07c:	4b07      	ldr	r3, [pc, #28]	@ (800b09c <__assert_func+0x30>)
 800b07e:	9100      	str	r1, [sp, #0]
 800b080:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b084:	4906      	ldr	r1, [pc, #24]	@ (800b0a0 <__assert_func+0x34>)
 800b086:	462b      	mov	r3, r5
 800b088:	f000 fdc6 	bl	800bc18 <fiprintf>
 800b08c:	f000 feae 	bl	800bdec <abort>
 800b090:	4b04      	ldr	r3, [pc, #16]	@ (800b0a4 <__assert_func+0x38>)
 800b092:	461c      	mov	r4, r3
 800b094:	e7f3      	b.n	800b07e <__assert_func+0x12>
 800b096:	bf00      	nop
 800b098:	20000134 	.word	0x20000134
 800b09c:	0800dcb8 	.word	0x0800dcb8
 800b0a0:	0800dcc5 	.word	0x0800dcc5
 800b0a4:	0800dcf3 	.word	0x0800dcf3

0800b0a8 <__cvt>:
 800b0a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b0ac:	ec57 6b10 	vmov	r6, r7, d0
 800b0b0:	2f00      	cmp	r7, #0
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	463b      	mov	r3, r7
 800b0b8:	bfbb      	ittet	lt
 800b0ba:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b0be:	461f      	movlt	r7, r3
 800b0c0:	2300      	movge	r3, #0
 800b0c2:	232d      	movlt	r3, #45	@ 0x2d
 800b0c4:	700b      	strb	r3, [r1, #0]
 800b0c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0c8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b0cc:	4691      	mov	r9, r2
 800b0ce:	f023 0820 	bic.w	r8, r3, #32
 800b0d2:	bfbc      	itt	lt
 800b0d4:	4632      	movlt	r2, r6
 800b0d6:	4616      	movlt	r6, r2
 800b0d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b0dc:	d005      	beq.n	800b0ea <__cvt+0x42>
 800b0de:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b0e2:	d100      	bne.n	800b0e6 <__cvt+0x3e>
 800b0e4:	3401      	adds	r4, #1
 800b0e6:	2102      	movs	r1, #2
 800b0e8:	e000      	b.n	800b0ec <__cvt+0x44>
 800b0ea:	2103      	movs	r1, #3
 800b0ec:	ab03      	add	r3, sp, #12
 800b0ee:	9301      	str	r3, [sp, #4]
 800b0f0:	ab02      	add	r3, sp, #8
 800b0f2:	9300      	str	r3, [sp, #0]
 800b0f4:	ec47 6b10 	vmov	d0, r6, r7
 800b0f8:	4653      	mov	r3, sl
 800b0fa:	4622      	mov	r2, r4
 800b0fc:	f000 ff08 	bl	800bf10 <_dtoa_r>
 800b100:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b104:	4605      	mov	r5, r0
 800b106:	d119      	bne.n	800b13c <__cvt+0x94>
 800b108:	f019 0f01 	tst.w	r9, #1
 800b10c:	d00e      	beq.n	800b12c <__cvt+0x84>
 800b10e:	eb00 0904 	add.w	r9, r0, r4
 800b112:	2200      	movs	r2, #0
 800b114:	2300      	movs	r3, #0
 800b116:	4630      	mov	r0, r6
 800b118:	4639      	mov	r1, r7
 800b11a:	f7f5 fcfd 	bl	8000b18 <__aeabi_dcmpeq>
 800b11e:	b108      	cbz	r0, 800b124 <__cvt+0x7c>
 800b120:	f8cd 900c 	str.w	r9, [sp, #12]
 800b124:	2230      	movs	r2, #48	@ 0x30
 800b126:	9b03      	ldr	r3, [sp, #12]
 800b128:	454b      	cmp	r3, r9
 800b12a:	d31e      	bcc.n	800b16a <__cvt+0xc2>
 800b12c:	9b03      	ldr	r3, [sp, #12]
 800b12e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b130:	1b5b      	subs	r3, r3, r5
 800b132:	4628      	mov	r0, r5
 800b134:	6013      	str	r3, [r2, #0]
 800b136:	b004      	add	sp, #16
 800b138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b13c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b140:	eb00 0904 	add.w	r9, r0, r4
 800b144:	d1e5      	bne.n	800b112 <__cvt+0x6a>
 800b146:	7803      	ldrb	r3, [r0, #0]
 800b148:	2b30      	cmp	r3, #48	@ 0x30
 800b14a:	d10a      	bne.n	800b162 <__cvt+0xba>
 800b14c:	2200      	movs	r2, #0
 800b14e:	2300      	movs	r3, #0
 800b150:	4630      	mov	r0, r6
 800b152:	4639      	mov	r1, r7
 800b154:	f7f5 fce0 	bl	8000b18 <__aeabi_dcmpeq>
 800b158:	b918      	cbnz	r0, 800b162 <__cvt+0xba>
 800b15a:	f1c4 0401 	rsb	r4, r4, #1
 800b15e:	f8ca 4000 	str.w	r4, [sl]
 800b162:	f8da 3000 	ldr.w	r3, [sl]
 800b166:	4499      	add	r9, r3
 800b168:	e7d3      	b.n	800b112 <__cvt+0x6a>
 800b16a:	1c59      	adds	r1, r3, #1
 800b16c:	9103      	str	r1, [sp, #12]
 800b16e:	701a      	strb	r2, [r3, #0]
 800b170:	e7d9      	b.n	800b126 <__cvt+0x7e>

0800b172 <__exponent>:
 800b172:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b174:	2900      	cmp	r1, #0
 800b176:	bfba      	itte	lt
 800b178:	4249      	neglt	r1, r1
 800b17a:	232d      	movlt	r3, #45	@ 0x2d
 800b17c:	232b      	movge	r3, #43	@ 0x2b
 800b17e:	2909      	cmp	r1, #9
 800b180:	7002      	strb	r2, [r0, #0]
 800b182:	7043      	strb	r3, [r0, #1]
 800b184:	dd29      	ble.n	800b1da <__exponent+0x68>
 800b186:	f10d 0307 	add.w	r3, sp, #7
 800b18a:	461d      	mov	r5, r3
 800b18c:	270a      	movs	r7, #10
 800b18e:	461a      	mov	r2, r3
 800b190:	fbb1 f6f7 	udiv	r6, r1, r7
 800b194:	fb07 1416 	mls	r4, r7, r6, r1
 800b198:	3430      	adds	r4, #48	@ 0x30
 800b19a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b19e:	460c      	mov	r4, r1
 800b1a0:	2c63      	cmp	r4, #99	@ 0x63
 800b1a2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800b1a6:	4631      	mov	r1, r6
 800b1a8:	dcf1      	bgt.n	800b18e <__exponent+0x1c>
 800b1aa:	3130      	adds	r1, #48	@ 0x30
 800b1ac:	1e94      	subs	r4, r2, #2
 800b1ae:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b1b2:	1c41      	adds	r1, r0, #1
 800b1b4:	4623      	mov	r3, r4
 800b1b6:	42ab      	cmp	r3, r5
 800b1b8:	d30a      	bcc.n	800b1d0 <__exponent+0x5e>
 800b1ba:	f10d 0309 	add.w	r3, sp, #9
 800b1be:	1a9b      	subs	r3, r3, r2
 800b1c0:	42ac      	cmp	r4, r5
 800b1c2:	bf88      	it	hi
 800b1c4:	2300      	movhi	r3, #0
 800b1c6:	3302      	adds	r3, #2
 800b1c8:	4403      	add	r3, r0
 800b1ca:	1a18      	subs	r0, r3, r0
 800b1cc:	b003      	add	sp, #12
 800b1ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1d0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b1d4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b1d8:	e7ed      	b.n	800b1b6 <__exponent+0x44>
 800b1da:	2330      	movs	r3, #48	@ 0x30
 800b1dc:	3130      	adds	r1, #48	@ 0x30
 800b1de:	7083      	strb	r3, [r0, #2]
 800b1e0:	70c1      	strb	r1, [r0, #3]
 800b1e2:	1d03      	adds	r3, r0, #4
 800b1e4:	e7f1      	b.n	800b1ca <__exponent+0x58>
	...

0800b1e8 <_printf_float>:
 800b1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ec:	b08d      	sub	sp, #52	@ 0x34
 800b1ee:	460c      	mov	r4, r1
 800b1f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b1f4:	4616      	mov	r6, r2
 800b1f6:	461f      	mov	r7, r3
 800b1f8:	4605      	mov	r5, r0
 800b1fa:	f000 fdf3 	bl	800bde4 <_localeconv_r>
 800b1fe:	6803      	ldr	r3, [r0, #0]
 800b200:	9304      	str	r3, [sp, #16]
 800b202:	4618      	mov	r0, r3
 800b204:	f7f5 f85c 	bl	80002c0 <strlen>
 800b208:	2300      	movs	r3, #0
 800b20a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b20c:	f8d8 3000 	ldr.w	r3, [r8]
 800b210:	9005      	str	r0, [sp, #20]
 800b212:	3307      	adds	r3, #7
 800b214:	f023 0307 	bic.w	r3, r3, #7
 800b218:	f103 0208 	add.w	r2, r3, #8
 800b21c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b220:	f8d4 b000 	ldr.w	fp, [r4]
 800b224:	f8c8 2000 	str.w	r2, [r8]
 800b228:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b22c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b230:	9307      	str	r3, [sp, #28]
 800b232:	f8cd 8018 	str.w	r8, [sp, #24]
 800b236:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b23a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b23e:	4b9c      	ldr	r3, [pc, #624]	@ (800b4b0 <_printf_float+0x2c8>)
 800b240:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b244:	f7f5 fc9a 	bl	8000b7c <__aeabi_dcmpun>
 800b248:	bb70      	cbnz	r0, 800b2a8 <_printf_float+0xc0>
 800b24a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b24e:	4b98      	ldr	r3, [pc, #608]	@ (800b4b0 <_printf_float+0x2c8>)
 800b250:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b254:	f7f5 fc74 	bl	8000b40 <__aeabi_dcmple>
 800b258:	bb30      	cbnz	r0, 800b2a8 <_printf_float+0xc0>
 800b25a:	2200      	movs	r2, #0
 800b25c:	2300      	movs	r3, #0
 800b25e:	4640      	mov	r0, r8
 800b260:	4649      	mov	r1, r9
 800b262:	f7f5 fc63 	bl	8000b2c <__aeabi_dcmplt>
 800b266:	b110      	cbz	r0, 800b26e <_printf_float+0x86>
 800b268:	232d      	movs	r3, #45	@ 0x2d
 800b26a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b26e:	4a91      	ldr	r2, [pc, #580]	@ (800b4b4 <_printf_float+0x2cc>)
 800b270:	4b91      	ldr	r3, [pc, #580]	@ (800b4b8 <_printf_float+0x2d0>)
 800b272:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b276:	bf8c      	ite	hi
 800b278:	4690      	movhi	r8, r2
 800b27a:	4698      	movls	r8, r3
 800b27c:	2303      	movs	r3, #3
 800b27e:	6123      	str	r3, [r4, #16]
 800b280:	f02b 0304 	bic.w	r3, fp, #4
 800b284:	6023      	str	r3, [r4, #0]
 800b286:	f04f 0900 	mov.w	r9, #0
 800b28a:	9700      	str	r7, [sp, #0]
 800b28c:	4633      	mov	r3, r6
 800b28e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b290:	4621      	mov	r1, r4
 800b292:	4628      	mov	r0, r5
 800b294:	f000 fa84 	bl	800b7a0 <_printf_common>
 800b298:	3001      	adds	r0, #1
 800b29a:	f040 808d 	bne.w	800b3b8 <_printf_float+0x1d0>
 800b29e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b2a2:	b00d      	add	sp, #52	@ 0x34
 800b2a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2a8:	4642      	mov	r2, r8
 800b2aa:	464b      	mov	r3, r9
 800b2ac:	4640      	mov	r0, r8
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	f7f5 fc64 	bl	8000b7c <__aeabi_dcmpun>
 800b2b4:	b140      	cbz	r0, 800b2c8 <_printf_float+0xe0>
 800b2b6:	464b      	mov	r3, r9
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	bfbc      	itt	lt
 800b2bc:	232d      	movlt	r3, #45	@ 0x2d
 800b2be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b2c2:	4a7e      	ldr	r2, [pc, #504]	@ (800b4bc <_printf_float+0x2d4>)
 800b2c4:	4b7e      	ldr	r3, [pc, #504]	@ (800b4c0 <_printf_float+0x2d8>)
 800b2c6:	e7d4      	b.n	800b272 <_printf_float+0x8a>
 800b2c8:	6863      	ldr	r3, [r4, #4]
 800b2ca:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b2ce:	9206      	str	r2, [sp, #24]
 800b2d0:	1c5a      	adds	r2, r3, #1
 800b2d2:	d13b      	bne.n	800b34c <_printf_float+0x164>
 800b2d4:	2306      	movs	r3, #6
 800b2d6:	6063      	str	r3, [r4, #4]
 800b2d8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b2dc:	2300      	movs	r3, #0
 800b2de:	6022      	str	r2, [r4, #0]
 800b2e0:	9303      	str	r3, [sp, #12]
 800b2e2:	ab0a      	add	r3, sp, #40	@ 0x28
 800b2e4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b2e8:	ab09      	add	r3, sp, #36	@ 0x24
 800b2ea:	9300      	str	r3, [sp, #0]
 800b2ec:	6861      	ldr	r1, [r4, #4]
 800b2ee:	ec49 8b10 	vmov	d0, r8, r9
 800b2f2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	f7ff fed6 	bl	800b0a8 <__cvt>
 800b2fc:	9b06      	ldr	r3, [sp, #24]
 800b2fe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b300:	2b47      	cmp	r3, #71	@ 0x47
 800b302:	4680      	mov	r8, r0
 800b304:	d129      	bne.n	800b35a <_printf_float+0x172>
 800b306:	1cc8      	adds	r0, r1, #3
 800b308:	db02      	blt.n	800b310 <_printf_float+0x128>
 800b30a:	6863      	ldr	r3, [r4, #4]
 800b30c:	4299      	cmp	r1, r3
 800b30e:	dd41      	ble.n	800b394 <_printf_float+0x1ac>
 800b310:	f1aa 0a02 	sub.w	sl, sl, #2
 800b314:	fa5f fa8a 	uxtb.w	sl, sl
 800b318:	3901      	subs	r1, #1
 800b31a:	4652      	mov	r2, sl
 800b31c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b320:	9109      	str	r1, [sp, #36]	@ 0x24
 800b322:	f7ff ff26 	bl	800b172 <__exponent>
 800b326:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b328:	1813      	adds	r3, r2, r0
 800b32a:	2a01      	cmp	r2, #1
 800b32c:	4681      	mov	r9, r0
 800b32e:	6123      	str	r3, [r4, #16]
 800b330:	dc02      	bgt.n	800b338 <_printf_float+0x150>
 800b332:	6822      	ldr	r2, [r4, #0]
 800b334:	07d2      	lsls	r2, r2, #31
 800b336:	d501      	bpl.n	800b33c <_printf_float+0x154>
 800b338:	3301      	adds	r3, #1
 800b33a:	6123      	str	r3, [r4, #16]
 800b33c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b340:	2b00      	cmp	r3, #0
 800b342:	d0a2      	beq.n	800b28a <_printf_float+0xa2>
 800b344:	232d      	movs	r3, #45	@ 0x2d
 800b346:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b34a:	e79e      	b.n	800b28a <_printf_float+0xa2>
 800b34c:	9a06      	ldr	r2, [sp, #24]
 800b34e:	2a47      	cmp	r2, #71	@ 0x47
 800b350:	d1c2      	bne.n	800b2d8 <_printf_float+0xf0>
 800b352:	2b00      	cmp	r3, #0
 800b354:	d1c0      	bne.n	800b2d8 <_printf_float+0xf0>
 800b356:	2301      	movs	r3, #1
 800b358:	e7bd      	b.n	800b2d6 <_printf_float+0xee>
 800b35a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b35e:	d9db      	bls.n	800b318 <_printf_float+0x130>
 800b360:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b364:	d118      	bne.n	800b398 <_printf_float+0x1b0>
 800b366:	2900      	cmp	r1, #0
 800b368:	6863      	ldr	r3, [r4, #4]
 800b36a:	dd0b      	ble.n	800b384 <_printf_float+0x19c>
 800b36c:	6121      	str	r1, [r4, #16]
 800b36e:	b913      	cbnz	r3, 800b376 <_printf_float+0x18e>
 800b370:	6822      	ldr	r2, [r4, #0]
 800b372:	07d0      	lsls	r0, r2, #31
 800b374:	d502      	bpl.n	800b37c <_printf_float+0x194>
 800b376:	3301      	adds	r3, #1
 800b378:	440b      	add	r3, r1
 800b37a:	6123      	str	r3, [r4, #16]
 800b37c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b37e:	f04f 0900 	mov.w	r9, #0
 800b382:	e7db      	b.n	800b33c <_printf_float+0x154>
 800b384:	b913      	cbnz	r3, 800b38c <_printf_float+0x1a4>
 800b386:	6822      	ldr	r2, [r4, #0]
 800b388:	07d2      	lsls	r2, r2, #31
 800b38a:	d501      	bpl.n	800b390 <_printf_float+0x1a8>
 800b38c:	3302      	adds	r3, #2
 800b38e:	e7f4      	b.n	800b37a <_printf_float+0x192>
 800b390:	2301      	movs	r3, #1
 800b392:	e7f2      	b.n	800b37a <_printf_float+0x192>
 800b394:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b398:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b39a:	4299      	cmp	r1, r3
 800b39c:	db05      	blt.n	800b3aa <_printf_float+0x1c2>
 800b39e:	6823      	ldr	r3, [r4, #0]
 800b3a0:	6121      	str	r1, [r4, #16]
 800b3a2:	07d8      	lsls	r0, r3, #31
 800b3a4:	d5ea      	bpl.n	800b37c <_printf_float+0x194>
 800b3a6:	1c4b      	adds	r3, r1, #1
 800b3a8:	e7e7      	b.n	800b37a <_printf_float+0x192>
 800b3aa:	2900      	cmp	r1, #0
 800b3ac:	bfd4      	ite	le
 800b3ae:	f1c1 0202 	rsble	r2, r1, #2
 800b3b2:	2201      	movgt	r2, #1
 800b3b4:	4413      	add	r3, r2
 800b3b6:	e7e0      	b.n	800b37a <_printf_float+0x192>
 800b3b8:	6823      	ldr	r3, [r4, #0]
 800b3ba:	055a      	lsls	r2, r3, #21
 800b3bc:	d407      	bmi.n	800b3ce <_printf_float+0x1e6>
 800b3be:	6923      	ldr	r3, [r4, #16]
 800b3c0:	4642      	mov	r2, r8
 800b3c2:	4631      	mov	r1, r6
 800b3c4:	4628      	mov	r0, r5
 800b3c6:	47b8      	blx	r7
 800b3c8:	3001      	adds	r0, #1
 800b3ca:	d12b      	bne.n	800b424 <_printf_float+0x23c>
 800b3cc:	e767      	b.n	800b29e <_printf_float+0xb6>
 800b3ce:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b3d2:	f240 80dd 	bls.w	800b590 <_printf_float+0x3a8>
 800b3d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b3da:	2200      	movs	r2, #0
 800b3dc:	2300      	movs	r3, #0
 800b3de:	f7f5 fb9b 	bl	8000b18 <__aeabi_dcmpeq>
 800b3e2:	2800      	cmp	r0, #0
 800b3e4:	d033      	beq.n	800b44e <_printf_float+0x266>
 800b3e6:	4a37      	ldr	r2, [pc, #220]	@ (800b4c4 <_printf_float+0x2dc>)
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	4631      	mov	r1, r6
 800b3ec:	4628      	mov	r0, r5
 800b3ee:	47b8      	blx	r7
 800b3f0:	3001      	adds	r0, #1
 800b3f2:	f43f af54 	beq.w	800b29e <_printf_float+0xb6>
 800b3f6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b3fa:	4543      	cmp	r3, r8
 800b3fc:	db02      	blt.n	800b404 <_printf_float+0x21c>
 800b3fe:	6823      	ldr	r3, [r4, #0]
 800b400:	07d8      	lsls	r0, r3, #31
 800b402:	d50f      	bpl.n	800b424 <_printf_float+0x23c>
 800b404:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b408:	4631      	mov	r1, r6
 800b40a:	4628      	mov	r0, r5
 800b40c:	47b8      	blx	r7
 800b40e:	3001      	adds	r0, #1
 800b410:	f43f af45 	beq.w	800b29e <_printf_float+0xb6>
 800b414:	f04f 0900 	mov.w	r9, #0
 800b418:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800b41c:	f104 0a1a 	add.w	sl, r4, #26
 800b420:	45c8      	cmp	r8, r9
 800b422:	dc09      	bgt.n	800b438 <_printf_float+0x250>
 800b424:	6823      	ldr	r3, [r4, #0]
 800b426:	079b      	lsls	r3, r3, #30
 800b428:	f100 8103 	bmi.w	800b632 <_printf_float+0x44a>
 800b42c:	68e0      	ldr	r0, [r4, #12]
 800b42e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b430:	4298      	cmp	r0, r3
 800b432:	bfb8      	it	lt
 800b434:	4618      	movlt	r0, r3
 800b436:	e734      	b.n	800b2a2 <_printf_float+0xba>
 800b438:	2301      	movs	r3, #1
 800b43a:	4652      	mov	r2, sl
 800b43c:	4631      	mov	r1, r6
 800b43e:	4628      	mov	r0, r5
 800b440:	47b8      	blx	r7
 800b442:	3001      	adds	r0, #1
 800b444:	f43f af2b 	beq.w	800b29e <_printf_float+0xb6>
 800b448:	f109 0901 	add.w	r9, r9, #1
 800b44c:	e7e8      	b.n	800b420 <_printf_float+0x238>
 800b44e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b450:	2b00      	cmp	r3, #0
 800b452:	dc39      	bgt.n	800b4c8 <_printf_float+0x2e0>
 800b454:	4a1b      	ldr	r2, [pc, #108]	@ (800b4c4 <_printf_float+0x2dc>)
 800b456:	2301      	movs	r3, #1
 800b458:	4631      	mov	r1, r6
 800b45a:	4628      	mov	r0, r5
 800b45c:	47b8      	blx	r7
 800b45e:	3001      	adds	r0, #1
 800b460:	f43f af1d 	beq.w	800b29e <_printf_float+0xb6>
 800b464:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b468:	ea59 0303 	orrs.w	r3, r9, r3
 800b46c:	d102      	bne.n	800b474 <_printf_float+0x28c>
 800b46e:	6823      	ldr	r3, [r4, #0]
 800b470:	07d9      	lsls	r1, r3, #31
 800b472:	d5d7      	bpl.n	800b424 <_printf_float+0x23c>
 800b474:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b478:	4631      	mov	r1, r6
 800b47a:	4628      	mov	r0, r5
 800b47c:	47b8      	blx	r7
 800b47e:	3001      	adds	r0, #1
 800b480:	f43f af0d 	beq.w	800b29e <_printf_float+0xb6>
 800b484:	f04f 0a00 	mov.w	sl, #0
 800b488:	f104 0b1a 	add.w	fp, r4, #26
 800b48c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b48e:	425b      	negs	r3, r3
 800b490:	4553      	cmp	r3, sl
 800b492:	dc01      	bgt.n	800b498 <_printf_float+0x2b0>
 800b494:	464b      	mov	r3, r9
 800b496:	e793      	b.n	800b3c0 <_printf_float+0x1d8>
 800b498:	2301      	movs	r3, #1
 800b49a:	465a      	mov	r2, fp
 800b49c:	4631      	mov	r1, r6
 800b49e:	4628      	mov	r0, r5
 800b4a0:	47b8      	blx	r7
 800b4a2:	3001      	adds	r0, #1
 800b4a4:	f43f aefb 	beq.w	800b29e <_printf_float+0xb6>
 800b4a8:	f10a 0a01 	add.w	sl, sl, #1
 800b4ac:	e7ee      	b.n	800b48c <_printf_float+0x2a4>
 800b4ae:	bf00      	nop
 800b4b0:	7fefffff 	.word	0x7fefffff
 800b4b4:	0800dcf8 	.word	0x0800dcf8
 800b4b8:	0800dcf4 	.word	0x0800dcf4
 800b4bc:	0800dd00 	.word	0x0800dd00
 800b4c0:	0800dcfc 	.word	0x0800dcfc
 800b4c4:	0800dd04 	.word	0x0800dd04
 800b4c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b4ca:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b4ce:	4553      	cmp	r3, sl
 800b4d0:	bfa8      	it	ge
 800b4d2:	4653      	movge	r3, sl
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	4699      	mov	r9, r3
 800b4d8:	dc36      	bgt.n	800b548 <_printf_float+0x360>
 800b4da:	f04f 0b00 	mov.w	fp, #0
 800b4de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b4e2:	f104 021a 	add.w	r2, r4, #26
 800b4e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b4e8:	9306      	str	r3, [sp, #24]
 800b4ea:	eba3 0309 	sub.w	r3, r3, r9
 800b4ee:	455b      	cmp	r3, fp
 800b4f0:	dc31      	bgt.n	800b556 <_printf_float+0x36e>
 800b4f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4f4:	459a      	cmp	sl, r3
 800b4f6:	dc3a      	bgt.n	800b56e <_printf_float+0x386>
 800b4f8:	6823      	ldr	r3, [r4, #0]
 800b4fa:	07da      	lsls	r2, r3, #31
 800b4fc:	d437      	bmi.n	800b56e <_printf_float+0x386>
 800b4fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b500:	ebaa 0903 	sub.w	r9, sl, r3
 800b504:	9b06      	ldr	r3, [sp, #24]
 800b506:	ebaa 0303 	sub.w	r3, sl, r3
 800b50a:	4599      	cmp	r9, r3
 800b50c:	bfa8      	it	ge
 800b50e:	4699      	movge	r9, r3
 800b510:	f1b9 0f00 	cmp.w	r9, #0
 800b514:	dc33      	bgt.n	800b57e <_printf_float+0x396>
 800b516:	f04f 0800 	mov.w	r8, #0
 800b51a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b51e:	f104 0b1a 	add.w	fp, r4, #26
 800b522:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b524:	ebaa 0303 	sub.w	r3, sl, r3
 800b528:	eba3 0309 	sub.w	r3, r3, r9
 800b52c:	4543      	cmp	r3, r8
 800b52e:	f77f af79 	ble.w	800b424 <_printf_float+0x23c>
 800b532:	2301      	movs	r3, #1
 800b534:	465a      	mov	r2, fp
 800b536:	4631      	mov	r1, r6
 800b538:	4628      	mov	r0, r5
 800b53a:	47b8      	blx	r7
 800b53c:	3001      	adds	r0, #1
 800b53e:	f43f aeae 	beq.w	800b29e <_printf_float+0xb6>
 800b542:	f108 0801 	add.w	r8, r8, #1
 800b546:	e7ec      	b.n	800b522 <_printf_float+0x33a>
 800b548:	4642      	mov	r2, r8
 800b54a:	4631      	mov	r1, r6
 800b54c:	4628      	mov	r0, r5
 800b54e:	47b8      	blx	r7
 800b550:	3001      	adds	r0, #1
 800b552:	d1c2      	bne.n	800b4da <_printf_float+0x2f2>
 800b554:	e6a3      	b.n	800b29e <_printf_float+0xb6>
 800b556:	2301      	movs	r3, #1
 800b558:	4631      	mov	r1, r6
 800b55a:	4628      	mov	r0, r5
 800b55c:	9206      	str	r2, [sp, #24]
 800b55e:	47b8      	blx	r7
 800b560:	3001      	adds	r0, #1
 800b562:	f43f ae9c 	beq.w	800b29e <_printf_float+0xb6>
 800b566:	9a06      	ldr	r2, [sp, #24]
 800b568:	f10b 0b01 	add.w	fp, fp, #1
 800b56c:	e7bb      	b.n	800b4e6 <_printf_float+0x2fe>
 800b56e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b572:	4631      	mov	r1, r6
 800b574:	4628      	mov	r0, r5
 800b576:	47b8      	blx	r7
 800b578:	3001      	adds	r0, #1
 800b57a:	d1c0      	bne.n	800b4fe <_printf_float+0x316>
 800b57c:	e68f      	b.n	800b29e <_printf_float+0xb6>
 800b57e:	9a06      	ldr	r2, [sp, #24]
 800b580:	464b      	mov	r3, r9
 800b582:	4442      	add	r2, r8
 800b584:	4631      	mov	r1, r6
 800b586:	4628      	mov	r0, r5
 800b588:	47b8      	blx	r7
 800b58a:	3001      	adds	r0, #1
 800b58c:	d1c3      	bne.n	800b516 <_printf_float+0x32e>
 800b58e:	e686      	b.n	800b29e <_printf_float+0xb6>
 800b590:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b594:	f1ba 0f01 	cmp.w	sl, #1
 800b598:	dc01      	bgt.n	800b59e <_printf_float+0x3b6>
 800b59a:	07db      	lsls	r3, r3, #31
 800b59c:	d536      	bpl.n	800b60c <_printf_float+0x424>
 800b59e:	2301      	movs	r3, #1
 800b5a0:	4642      	mov	r2, r8
 800b5a2:	4631      	mov	r1, r6
 800b5a4:	4628      	mov	r0, r5
 800b5a6:	47b8      	blx	r7
 800b5a8:	3001      	adds	r0, #1
 800b5aa:	f43f ae78 	beq.w	800b29e <_printf_float+0xb6>
 800b5ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5b2:	4631      	mov	r1, r6
 800b5b4:	4628      	mov	r0, r5
 800b5b6:	47b8      	blx	r7
 800b5b8:	3001      	adds	r0, #1
 800b5ba:	f43f ae70 	beq.w	800b29e <_printf_float+0xb6>
 800b5be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b5ca:	f7f5 faa5 	bl	8000b18 <__aeabi_dcmpeq>
 800b5ce:	b9c0      	cbnz	r0, 800b602 <_printf_float+0x41a>
 800b5d0:	4653      	mov	r3, sl
 800b5d2:	f108 0201 	add.w	r2, r8, #1
 800b5d6:	4631      	mov	r1, r6
 800b5d8:	4628      	mov	r0, r5
 800b5da:	47b8      	blx	r7
 800b5dc:	3001      	adds	r0, #1
 800b5de:	d10c      	bne.n	800b5fa <_printf_float+0x412>
 800b5e0:	e65d      	b.n	800b29e <_printf_float+0xb6>
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	465a      	mov	r2, fp
 800b5e6:	4631      	mov	r1, r6
 800b5e8:	4628      	mov	r0, r5
 800b5ea:	47b8      	blx	r7
 800b5ec:	3001      	adds	r0, #1
 800b5ee:	f43f ae56 	beq.w	800b29e <_printf_float+0xb6>
 800b5f2:	f108 0801 	add.w	r8, r8, #1
 800b5f6:	45d0      	cmp	r8, sl
 800b5f8:	dbf3      	blt.n	800b5e2 <_printf_float+0x3fa>
 800b5fa:	464b      	mov	r3, r9
 800b5fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b600:	e6df      	b.n	800b3c2 <_printf_float+0x1da>
 800b602:	f04f 0800 	mov.w	r8, #0
 800b606:	f104 0b1a 	add.w	fp, r4, #26
 800b60a:	e7f4      	b.n	800b5f6 <_printf_float+0x40e>
 800b60c:	2301      	movs	r3, #1
 800b60e:	4642      	mov	r2, r8
 800b610:	e7e1      	b.n	800b5d6 <_printf_float+0x3ee>
 800b612:	2301      	movs	r3, #1
 800b614:	464a      	mov	r2, r9
 800b616:	4631      	mov	r1, r6
 800b618:	4628      	mov	r0, r5
 800b61a:	47b8      	blx	r7
 800b61c:	3001      	adds	r0, #1
 800b61e:	f43f ae3e 	beq.w	800b29e <_printf_float+0xb6>
 800b622:	f108 0801 	add.w	r8, r8, #1
 800b626:	68e3      	ldr	r3, [r4, #12]
 800b628:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b62a:	1a5b      	subs	r3, r3, r1
 800b62c:	4543      	cmp	r3, r8
 800b62e:	dcf0      	bgt.n	800b612 <_printf_float+0x42a>
 800b630:	e6fc      	b.n	800b42c <_printf_float+0x244>
 800b632:	f04f 0800 	mov.w	r8, #0
 800b636:	f104 0919 	add.w	r9, r4, #25
 800b63a:	e7f4      	b.n	800b626 <_printf_float+0x43e>

0800b63c <malloc>:
 800b63c:	4b02      	ldr	r3, [pc, #8]	@ (800b648 <malloc+0xc>)
 800b63e:	4601      	mov	r1, r0
 800b640:	6818      	ldr	r0, [r3, #0]
 800b642:	f000 b82d 	b.w	800b6a0 <_malloc_r>
 800b646:	bf00      	nop
 800b648:	20000134 	.word	0x20000134

0800b64c <free>:
 800b64c:	4b02      	ldr	r3, [pc, #8]	@ (800b658 <free+0xc>)
 800b64e:	4601      	mov	r1, r0
 800b650:	6818      	ldr	r0, [r3, #0]
 800b652:	f001 ba2d 	b.w	800cab0 <_free_r>
 800b656:	bf00      	nop
 800b658:	20000134 	.word	0x20000134

0800b65c <sbrk_aligned>:
 800b65c:	b570      	push	{r4, r5, r6, lr}
 800b65e:	4e0f      	ldr	r6, [pc, #60]	@ (800b69c <sbrk_aligned+0x40>)
 800b660:	460c      	mov	r4, r1
 800b662:	6831      	ldr	r1, [r6, #0]
 800b664:	4605      	mov	r5, r0
 800b666:	b911      	cbnz	r1, 800b66e <sbrk_aligned+0x12>
 800b668:	f000 fb7e 	bl	800bd68 <_sbrk_r>
 800b66c:	6030      	str	r0, [r6, #0]
 800b66e:	4621      	mov	r1, r4
 800b670:	4628      	mov	r0, r5
 800b672:	f000 fb79 	bl	800bd68 <_sbrk_r>
 800b676:	1c43      	adds	r3, r0, #1
 800b678:	d103      	bne.n	800b682 <sbrk_aligned+0x26>
 800b67a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b67e:	4620      	mov	r0, r4
 800b680:	bd70      	pop	{r4, r5, r6, pc}
 800b682:	1cc4      	adds	r4, r0, #3
 800b684:	f024 0403 	bic.w	r4, r4, #3
 800b688:	42a0      	cmp	r0, r4
 800b68a:	d0f8      	beq.n	800b67e <sbrk_aligned+0x22>
 800b68c:	1a21      	subs	r1, r4, r0
 800b68e:	4628      	mov	r0, r5
 800b690:	f000 fb6a 	bl	800bd68 <_sbrk_r>
 800b694:	3001      	adds	r0, #1
 800b696:	d1f2      	bne.n	800b67e <sbrk_aligned+0x22>
 800b698:	e7ef      	b.n	800b67a <sbrk_aligned+0x1e>
 800b69a:	bf00      	nop
 800b69c:	20001de0 	.word	0x20001de0

0800b6a0 <_malloc_r>:
 800b6a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6a4:	1ccd      	adds	r5, r1, #3
 800b6a6:	f025 0503 	bic.w	r5, r5, #3
 800b6aa:	3508      	adds	r5, #8
 800b6ac:	2d0c      	cmp	r5, #12
 800b6ae:	bf38      	it	cc
 800b6b0:	250c      	movcc	r5, #12
 800b6b2:	2d00      	cmp	r5, #0
 800b6b4:	4606      	mov	r6, r0
 800b6b6:	db01      	blt.n	800b6bc <_malloc_r+0x1c>
 800b6b8:	42a9      	cmp	r1, r5
 800b6ba:	d904      	bls.n	800b6c6 <_malloc_r+0x26>
 800b6bc:	230c      	movs	r3, #12
 800b6be:	6033      	str	r3, [r6, #0]
 800b6c0:	2000      	movs	r0, #0
 800b6c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b6c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b79c <_malloc_r+0xfc>
 800b6ca:	f000 f9f5 	bl	800bab8 <__malloc_lock>
 800b6ce:	f8d8 3000 	ldr.w	r3, [r8]
 800b6d2:	461c      	mov	r4, r3
 800b6d4:	bb44      	cbnz	r4, 800b728 <_malloc_r+0x88>
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f7ff ffbf 	bl	800b65c <sbrk_aligned>
 800b6de:	1c43      	adds	r3, r0, #1
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	d158      	bne.n	800b796 <_malloc_r+0xf6>
 800b6e4:	f8d8 4000 	ldr.w	r4, [r8]
 800b6e8:	4627      	mov	r7, r4
 800b6ea:	2f00      	cmp	r7, #0
 800b6ec:	d143      	bne.n	800b776 <_malloc_r+0xd6>
 800b6ee:	2c00      	cmp	r4, #0
 800b6f0:	d04b      	beq.n	800b78a <_malloc_r+0xea>
 800b6f2:	6823      	ldr	r3, [r4, #0]
 800b6f4:	4639      	mov	r1, r7
 800b6f6:	4630      	mov	r0, r6
 800b6f8:	eb04 0903 	add.w	r9, r4, r3
 800b6fc:	f000 fb34 	bl	800bd68 <_sbrk_r>
 800b700:	4581      	cmp	r9, r0
 800b702:	d142      	bne.n	800b78a <_malloc_r+0xea>
 800b704:	6821      	ldr	r1, [r4, #0]
 800b706:	1a6d      	subs	r5, r5, r1
 800b708:	4629      	mov	r1, r5
 800b70a:	4630      	mov	r0, r6
 800b70c:	f7ff ffa6 	bl	800b65c <sbrk_aligned>
 800b710:	3001      	adds	r0, #1
 800b712:	d03a      	beq.n	800b78a <_malloc_r+0xea>
 800b714:	6823      	ldr	r3, [r4, #0]
 800b716:	442b      	add	r3, r5
 800b718:	6023      	str	r3, [r4, #0]
 800b71a:	f8d8 3000 	ldr.w	r3, [r8]
 800b71e:	685a      	ldr	r2, [r3, #4]
 800b720:	bb62      	cbnz	r2, 800b77c <_malloc_r+0xdc>
 800b722:	f8c8 7000 	str.w	r7, [r8]
 800b726:	e00f      	b.n	800b748 <_malloc_r+0xa8>
 800b728:	6822      	ldr	r2, [r4, #0]
 800b72a:	1b52      	subs	r2, r2, r5
 800b72c:	d420      	bmi.n	800b770 <_malloc_r+0xd0>
 800b72e:	2a0b      	cmp	r2, #11
 800b730:	d917      	bls.n	800b762 <_malloc_r+0xc2>
 800b732:	1961      	adds	r1, r4, r5
 800b734:	42a3      	cmp	r3, r4
 800b736:	6025      	str	r5, [r4, #0]
 800b738:	bf18      	it	ne
 800b73a:	6059      	strne	r1, [r3, #4]
 800b73c:	6863      	ldr	r3, [r4, #4]
 800b73e:	bf08      	it	eq
 800b740:	f8c8 1000 	streq.w	r1, [r8]
 800b744:	5162      	str	r2, [r4, r5]
 800b746:	604b      	str	r3, [r1, #4]
 800b748:	4630      	mov	r0, r6
 800b74a:	f000 f9bb 	bl	800bac4 <__malloc_unlock>
 800b74e:	f104 000b 	add.w	r0, r4, #11
 800b752:	1d23      	adds	r3, r4, #4
 800b754:	f020 0007 	bic.w	r0, r0, #7
 800b758:	1ac2      	subs	r2, r0, r3
 800b75a:	bf1c      	itt	ne
 800b75c:	1a1b      	subne	r3, r3, r0
 800b75e:	50a3      	strne	r3, [r4, r2]
 800b760:	e7af      	b.n	800b6c2 <_malloc_r+0x22>
 800b762:	6862      	ldr	r2, [r4, #4]
 800b764:	42a3      	cmp	r3, r4
 800b766:	bf0c      	ite	eq
 800b768:	f8c8 2000 	streq.w	r2, [r8]
 800b76c:	605a      	strne	r2, [r3, #4]
 800b76e:	e7eb      	b.n	800b748 <_malloc_r+0xa8>
 800b770:	4623      	mov	r3, r4
 800b772:	6864      	ldr	r4, [r4, #4]
 800b774:	e7ae      	b.n	800b6d4 <_malloc_r+0x34>
 800b776:	463c      	mov	r4, r7
 800b778:	687f      	ldr	r7, [r7, #4]
 800b77a:	e7b6      	b.n	800b6ea <_malloc_r+0x4a>
 800b77c:	461a      	mov	r2, r3
 800b77e:	685b      	ldr	r3, [r3, #4]
 800b780:	42a3      	cmp	r3, r4
 800b782:	d1fb      	bne.n	800b77c <_malloc_r+0xdc>
 800b784:	2300      	movs	r3, #0
 800b786:	6053      	str	r3, [r2, #4]
 800b788:	e7de      	b.n	800b748 <_malloc_r+0xa8>
 800b78a:	230c      	movs	r3, #12
 800b78c:	6033      	str	r3, [r6, #0]
 800b78e:	4630      	mov	r0, r6
 800b790:	f000 f998 	bl	800bac4 <__malloc_unlock>
 800b794:	e794      	b.n	800b6c0 <_malloc_r+0x20>
 800b796:	6005      	str	r5, [r0, #0]
 800b798:	e7d6      	b.n	800b748 <_malloc_r+0xa8>
 800b79a:	bf00      	nop
 800b79c:	20001de4 	.word	0x20001de4

0800b7a0 <_printf_common>:
 800b7a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7a4:	4616      	mov	r6, r2
 800b7a6:	4698      	mov	r8, r3
 800b7a8:	688a      	ldr	r2, [r1, #8]
 800b7aa:	690b      	ldr	r3, [r1, #16]
 800b7ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	bfb8      	it	lt
 800b7b4:	4613      	movlt	r3, r2
 800b7b6:	6033      	str	r3, [r6, #0]
 800b7b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b7bc:	4607      	mov	r7, r0
 800b7be:	460c      	mov	r4, r1
 800b7c0:	b10a      	cbz	r2, 800b7c6 <_printf_common+0x26>
 800b7c2:	3301      	adds	r3, #1
 800b7c4:	6033      	str	r3, [r6, #0]
 800b7c6:	6823      	ldr	r3, [r4, #0]
 800b7c8:	0699      	lsls	r1, r3, #26
 800b7ca:	bf42      	ittt	mi
 800b7cc:	6833      	ldrmi	r3, [r6, #0]
 800b7ce:	3302      	addmi	r3, #2
 800b7d0:	6033      	strmi	r3, [r6, #0]
 800b7d2:	6825      	ldr	r5, [r4, #0]
 800b7d4:	f015 0506 	ands.w	r5, r5, #6
 800b7d8:	d106      	bne.n	800b7e8 <_printf_common+0x48>
 800b7da:	f104 0a19 	add.w	sl, r4, #25
 800b7de:	68e3      	ldr	r3, [r4, #12]
 800b7e0:	6832      	ldr	r2, [r6, #0]
 800b7e2:	1a9b      	subs	r3, r3, r2
 800b7e4:	42ab      	cmp	r3, r5
 800b7e6:	dc26      	bgt.n	800b836 <_printf_common+0x96>
 800b7e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b7ec:	6822      	ldr	r2, [r4, #0]
 800b7ee:	3b00      	subs	r3, #0
 800b7f0:	bf18      	it	ne
 800b7f2:	2301      	movne	r3, #1
 800b7f4:	0692      	lsls	r2, r2, #26
 800b7f6:	d42b      	bmi.n	800b850 <_printf_common+0xb0>
 800b7f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b7fc:	4641      	mov	r1, r8
 800b7fe:	4638      	mov	r0, r7
 800b800:	47c8      	blx	r9
 800b802:	3001      	adds	r0, #1
 800b804:	d01e      	beq.n	800b844 <_printf_common+0xa4>
 800b806:	6823      	ldr	r3, [r4, #0]
 800b808:	6922      	ldr	r2, [r4, #16]
 800b80a:	f003 0306 	and.w	r3, r3, #6
 800b80e:	2b04      	cmp	r3, #4
 800b810:	bf02      	ittt	eq
 800b812:	68e5      	ldreq	r5, [r4, #12]
 800b814:	6833      	ldreq	r3, [r6, #0]
 800b816:	1aed      	subeq	r5, r5, r3
 800b818:	68a3      	ldr	r3, [r4, #8]
 800b81a:	bf0c      	ite	eq
 800b81c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b820:	2500      	movne	r5, #0
 800b822:	4293      	cmp	r3, r2
 800b824:	bfc4      	itt	gt
 800b826:	1a9b      	subgt	r3, r3, r2
 800b828:	18ed      	addgt	r5, r5, r3
 800b82a:	2600      	movs	r6, #0
 800b82c:	341a      	adds	r4, #26
 800b82e:	42b5      	cmp	r5, r6
 800b830:	d11a      	bne.n	800b868 <_printf_common+0xc8>
 800b832:	2000      	movs	r0, #0
 800b834:	e008      	b.n	800b848 <_printf_common+0xa8>
 800b836:	2301      	movs	r3, #1
 800b838:	4652      	mov	r2, sl
 800b83a:	4641      	mov	r1, r8
 800b83c:	4638      	mov	r0, r7
 800b83e:	47c8      	blx	r9
 800b840:	3001      	adds	r0, #1
 800b842:	d103      	bne.n	800b84c <_printf_common+0xac>
 800b844:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b848:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b84c:	3501      	adds	r5, #1
 800b84e:	e7c6      	b.n	800b7de <_printf_common+0x3e>
 800b850:	18e1      	adds	r1, r4, r3
 800b852:	1c5a      	adds	r2, r3, #1
 800b854:	2030      	movs	r0, #48	@ 0x30
 800b856:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b85a:	4422      	add	r2, r4
 800b85c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b860:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b864:	3302      	adds	r3, #2
 800b866:	e7c7      	b.n	800b7f8 <_printf_common+0x58>
 800b868:	2301      	movs	r3, #1
 800b86a:	4622      	mov	r2, r4
 800b86c:	4641      	mov	r1, r8
 800b86e:	4638      	mov	r0, r7
 800b870:	47c8      	blx	r9
 800b872:	3001      	adds	r0, #1
 800b874:	d0e6      	beq.n	800b844 <_printf_common+0xa4>
 800b876:	3601      	adds	r6, #1
 800b878:	e7d9      	b.n	800b82e <_printf_common+0x8e>
	...

0800b87c <_printf_i>:
 800b87c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b880:	7e0f      	ldrb	r7, [r1, #24]
 800b882:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b884:	2f78      	cmp	r7, #120	@ 0x78
 800b886:	4691      	mov	r9, r2
 800b888:	4680      	mov	r8, r0
 800b88a:	460c      	mov	r4, r1
 800b88c:	469a      	mov	sl, r3
 800b88e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b892:	d807      	bhi.n	800b8a4 <_printf_i+0x28>
 800b894:	2f62      	cmp	r7, #98	@ 0x62
 800b896:	d80a      	bhi.n	800b8ae <_printf_i+0x32>
 800b898:	2f00      	cmp	r7, #0
 800b89a:	f000 80d1 	beq.w	800ba40 <_printf_i+0x1c4>
 800b89e:	2f58      	cmp	r7, #88	@ 0x58
 800b8a0:	f000 80b8 	beq.w	800ba14 <_printf_i+0x198>
 800b8a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b8a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b8ac:	e03a      	b.n	800b924 <_printf_i+0xa8>
 800b8ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b8b2:	2b15      	cmp	r3, #21
 800b8b4:	d8f6      	bhi.n	800b8a4 <_printf_i+0x28>
 800b8b6:	a101      	add	r1, pc, #4	@ (adr r1, 800b8bc <_printf_i+0x40>)
 800b8b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b8bc:	0800b915 	.word	0x0800b915
 800b8c0:	0800b929 	.word	0x0800b929
 800b8c4:	0800b8a5 	.word	0x0800b8a5
 800b8c8:	0800b8a5 	.word	0x0800b8a5
 800b8cc:	0800b8a5 	.word	0x0800b8a5
 800b8d0:	0800b8a5 	.word	0x0800b8a5
 800b8d4:	0800b929 	.word	0x0800b929
 800b8d8:	0800b8a5 	.word	0x0800b8a5
 800b8dc:	0800b8a5 	.word	0x0800b8a5
 800b8e0:	0800b8a5 	.word	0x0800b8a5
 800b8e4:	0800b8a5 	.word	0x0800b8a5
 800b8e8:	0800ba27 	.word	0x0800ba27
 800b8ec:	0800b953 	.word	0x0800b953
 800b8f0:	0800b9e1 	.word	0x0800b9e1
 800b8f4:	0800b8a5 	.word	0x0800b8a5
 800b8f8:	0800b8a5 	.word	0x0800b8a5
 800b8fc:	0800ba49 	.word	0x0800ba49
 800b900:	0800b8a5 	.word	0x0800b8a5
 800b904:	0800b953 	.word	0x0800b953
 800b908:	0800b8a5 	.word	0x0800b8a5
 800b90c:	0800b8a5 	.word	0x0800b8a5
 800b910:	0800b9e9 	.word	0x0800b9e9
 800b914:	6833      	ldr	r3, [r6, #0]
 800b916:	1d1a      	adds	r2, r3, #4
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	6032      	str	r2, [r6, #0]
 800b91c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b920:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b924:	2301      	movs	r3, #1
 800b926:	e09c      	b.n	800ba62 <_printf_i+0x1e6>
 800b928:	6833      	ldr	r3, [r6, #0]
 800b92a:	6820      	ldr	r0, [r4, #0]
 800b92c:	1d19      	adds	r1, r3, #4
 800b92e:	6031      	str	r1, [r6, #0]
 800b930:	0606      	lsls	r6, r0, #24
 800b932:	d501      	bpl.n	800b938 <_printf_i+0xbc>
 800b934:	681d      	ldr	r5, [r3, #0]
 800b936:	e003      	b.n	800b940 <_printf_i+0xc4>
 800b938:	0645      	lsls	r5, r0, #25
 800b93a:	d5fb      	bpl.n	800b934 <_printf_i+0xb8>
 800b93c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b940:	2d00      	cmp	r5, #0
 800b942:	da03      	bge.n	800b94c <_printf_i+0xd0>
 800b944:	232d      	movs	r3, #45	@ 0x2d
 800b946:	426d      	negs	r5, r5
 800b948:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b94c:	4858      	ldr	r0, [pc, #352]	@ (800bab0 <_printf_i+0x234>)
 800b94e:	230a      	movs	r3, #10
 800b950:	e011      	b.n	800b976 <_printf_i+0xfa>
 800b952:	6821      	ldr	r1, [r4, #0]
 800b954:	6833      	ldr	r3, [r6, #0]
 800b956:	0608      	lsls	r0, r1, #24
 800b958:	f853 5b04 	ldr.w	r5, [r3], #4
 800b95c:	d402      	bmi.n	800b964 <_printf_i+0xe8>
 800b95e:	0649      	lsls	r1, r1, #25
 800b960:	bf48      	it	mi
 800b962:	b2ad      	uxthmi	r5, r5
 800b964:	2f6f      	cmp	r7, #111	@ 0x6f
 800b966:	4852      	ldr	r0, [pc, #328]	@ (800bab0 <_printf_i+0x234>)
 800b968:	6033      	str	r3, [r6, #0]
 800b96a:	bf14      	ite	ne
 800b96c:	230a      	movne	r3, #10
 800b96e:	2308      	moveq	r3, #8
 800b970:	2100      	movs	r1, #0
 800b972:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b976:	6866      	ldr	r6, [r4, #4]
 800b978:	60a6      	str	r6, [r4, #8]
 800b97a:	2e00      	cmp	r6, #0
 800b97c:	db05      	blt.n	800b98a <_printf_i+0x10e>
 800b97e:	6821      	ldr	r1, [r4, #0]
 800b980:	432e      	orrs	r6, r5
 800b982:	f021 0104 	bic.w	r1, r1, #4
 800b986:	6021      	str	r1, [r4, #0]
 800b988:	d04b      	beq.n	800ba22 <_printf_i+0x1a6>
 800b98a:	4616      	mov	r6, r2
 800b98c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b990:	fb03 5711 	mls	r7, r3, r1, r5
 800b994:	5dc7      	ldrb	r7, [r0, r7]
 800b996:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b99a:	462f      	mov	r7, r5
 800b99c:	42bb      	cmp	r3, r7
 800b99e:	460d      	mov	r5, r1
 800b9a0:	d9f4      	bls.n	800b98c <_printf_i+0x110>
 800b9a2:	2b08      	cmp	r3, #8
 800b9a4:	d10b      	bne.n	800b9be <_printf_i+0x142>
 800b9a6:	6823      	ldr	r3, [r4, #0]
 800b9a8:	07df      	lsls	r7, r3, #31
 800b9aa:	d508      	bpl.n	800b9be <_printf_i+0x142>
 800b9ac:	6923      	ldr	r3, [r4, #16]
 800b9ae:	6861      	ldr	r1, [r4, #4]
 800b9b0:	4299      	cmp	r1, r3
 800b9b2:	bfde      	ittt	le
 800b9b4:	2330      	movle	r3, #48	@ 0x30
 800b9b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b9ba:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b9be:	1b92      	subs	r2, r2, r6
 800b9c0:	6122      	str	r2, [r4, #16]
 800b9c2:	f8cd a000 	str.w	sl, [sp]
 800b9c6:	464b      	mov	r3, r9
 800b9c8:	aa03      	add	r2, sp, #12
 800b9ca:	4621      	mov	r1, r4
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	f7ff fee7 	bl	800b7a0 <_printf_common>
 800b9d2:	3001      	adds	r0, #1
 800b9d4:	d14a      	bne.n	800ba6c <_printf_i+0x1f0>
 800b9d6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b9da:	b004      	add	sp, #16
 800b9dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9e0:	6823      	ldr	r3, [r4, #0]
 800b9e2:	f043 0320 	orr.w	r3, r3, #32
 800b9e6:	6023      	str	r3, [r4, #0]
 800b9e8:	4832      	ldr	r0, [pc, #200]	@ (800bab4 <_printf_i+0x238>)
 800b9ea:	2778      	movs	r7, #120	@ 0x78
 800b9ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b9f0:	6823      	ldr	r3, [r4, #0]
 800b9f2:	6831      	ldr	r1, [r6, #0]
 800b9f4:	061f      	lsls	r7, r3, #24
 800b9f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800b9fa:	d402      	bmi.n	800ba02 <_printf_i+0x186>
 800b9fc:	065f      	lsls	r7, r3, #25
 800b9fe:	bf48      	it	mi
 800ba00:	b2ad      	uxthmi	r5, r5
 800ba02:	6031      	str	r1, [r6, #0]
 800ba04:	07d9      	lsls	r1, r3, #31
 800ba06:	bf44      	itt	mi
 800ba08:	f043 0320 	orrmi.w	r3, r3, #32
 800ba0c:	6023      	strmi	r3, [r4, #0]
 800ba0e:	b11d      	cbz	r5, 800ba18 <_printf_i+0x19c>
 800ba10:	2310      	movs	r3, #16
 800ba12:	e7ad      	b.n	800b970 <_printf_i+0xf4>
 800ba14:	4826      	ldr	r0, [pc, #152]	@ (800bab0 <_printf_i+0x234>)
 800ba16:	e7e9      	b.n	800b9ec <_printf_i+0x170>
 800ba18:	6823      	ldr	r3, [r4, #0]
 800ba1a:	f023 0320 	bic.w	r3, r3, #32
 800ba1e:	6023      	str	r3, [r4, #0]
 800ba20:	e7f6      	b.n	800ba10 <_printf_i+0x194>
 800ba22:	4616      	mov	r6, r2
 800ba24:	e7bd      	b.n	800b9a2 <_printf_i+0x126>
 800ba26:	6833      	ldr	r3, [r6, #0]
 800ba28:	6825      	ldr	r5, [r4, #0]
 800ba2a:	6961      	ldr	r1, [r4, #20]
 800ba2c:	1d18      	adds	r0, r3, #4
 800ba2e:	6030      	str	r0, [r6, #0]
 800ba30:	062e      	lsls	r6, r5, #24
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	d501      	bpl.n	800ba3a <_printf_i+0x1be>
 800ba36:	6019      	str	r1, [r3, #0]
 800ba38:	e002      	b.n	800ba40 <_printf_i+0x1c4>
 800ba3a:	0668      	lsls	r0, r5, #25
 800ba3c:	d5fb      	bpl.n	800ba36 <_printf_i+0x1ba>
 800ba3e:	8019      	strh	r1, [r3, #0]
 800ba40:	2300      	movs	r3, #0
 800ba42:	6123      	str	r3, [r4, #16]
 800ba44:	4616      	mov	r6, r2
 800ba46:	e7bc      	b.n	800b9c2 <_printf_i+0x146>
 800ba48:	6833      	ldr	r3, [r6, #0]
 800ba4a:	1d1a      	adds	r2, r3, #4
 800ba4c:	6032      	str	r2, [r6, #0]
 800ba4e:	681e      	ldr	r6, [r3, #0]
 800ba50:	6862      	ldr	r2, [r4, #4]
 800ba52:	2100      	movs	r1, #0
 800ba54:	4630      	mov	r0, r6
 800ba56:	f7f4 fbe3 	bl	8000220 <memchr>
 800ba5a:	b108      	cbz	r0, 800ba60 <_printf_i+0x1e4>
 800ba5c:	1b80      	subs	r0, r0, r6
 800ba5e:	6060      	str	r0, [r4, #4]
 800ba60:	6863      	ldr	r3, [r4, #4]
 800ba62:	6123      	str	r3, [r4, #16]
 800ba64:	2300      	movs	r3, #0
 800ba66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba6a:	e7aa      	b.n	800b9c2 <_printf_i+0x146>
 800ba6c:	6923      	ldr	r3, [r4, #16]
 800ba6e:	4632      	mov	r2, r6
 800ba70:	4649      	mov	r1, r9
 800ba72:	4640      	mov	r0, r8
 800ba74:	47d0      	blx	sl
 800ba76:	3001      	adds	r0, #1
 800ba78:	d0ad      	beq.n	800b9d6 <_printf_i+0x15a>
 800ba7a:	6823      	ldr	r3, [r4, #0]
 800ba7c:	079b      	lsls	r3, r3, #30
 800ba7e:	d413      	bmi.n	800baa8 <_printf_i+0x22c>
 800ba80:	68e0      	ldr	r0, [r4, #12]
 800ba82:	9b03      	ldr	r3, [sp, #12]
 800ba84:	4298      	cmp	r0, r3
 800ba86:	bfb8      	it	lt
 800ba88:	4618      	movlt	r0, r3
 800ba8a:	e7a6      	b.n	800b9da <_printf_i+0x15e>
 800ba8c:	2301      	movs	r3, #1
 800ba8e:	4632      	mov	r2, r6
 800ba90:	4649      	mov	r1, r9
 800ba92:	4640      	mov	r0, r8
 800ba94:	47d0      	blx	sl
 800ba96:	3001      	adds	r0, #1
 800ba98:	d09d      	beq.n	800b9d6 <_printf_i+0x15a>
 800ba9a:	3501      	adds	r5, #1
 800ba9c:	68e3      	ldr	r3, [r4, #12]
 800ba9e:	9903      	ldr	r1, [sp, #12]
 800baa0:	1a5b      	subs	r3, r3, r1
 800baa2:	42ab      	cmp	r3, r5
 800baa4:	dcf2      	bgt.n	800ba8c <_printf_i+0x210>
 800baa6:	e7eb      	b.n	800ba80 <_printf_i+0x204>
 800baa8:	2500      	movs	r5, #0
 800baaa:	f104 0619 	add.w	r6, r4, #25
 800baae:	e7f5      	b.n	800ba9c <_printf_i+0x220>
 800bab0:	0800dd06 	.word	0x0800dd06
 800bab4:	0800dd17 	.word	0x0800dd17

0800bab8 <__malloc_lock>:
 800bab8:	4801      	ldr	r0, [pc, #4]	@ (800bac0 <__malloc_lock+0x8>)
 800baba:	f000 b990 	b.w	800bdde <__retarget_lock_acquire_recursive>
 800babe:	bf00      	nop
 800bac0:	20001f24 	.word	0x20001f24

0800bac4 <__malloc_unlock>:
 800bac4:	4801      	ldr	r0, [pc, #4]	@ (800bacc <__malloc_unlock+0x8>)
 800bac6:	f000 b98b 	b.w	800bde0 <__retarget_lock_release_recursive>
 800baca:	bf00      	nop
 800bacc:	20001f24 	.word	0x20001f24

0800bad0 <std>:
 800bad0:	2300      	movs	r3, #0
 800bad2:	b510      	push	{r4, lr}
 800bad4:	4604      	mov	r4, r0
 800bad6:	e9c0 3300 	strd	r3, r3, [r0]
 800bada:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bade:	6083      	str	r3, [r0, #8]
 800bae0:	8181      	strh	r1, [r0, #12]
 800bae2:	6643      	str	r3, [r0, #100]	@ 0x64
 800bae4:	81c2      	strh	r2, [r0, #14]
 800bae6:	6183      	str	r3, [r0, #24]
 800bae8:	4619      	mov	r1, r3
 800baea:	2208      	movs	r2, #8
 800baec:	305c      	adds	r0, #92	@ 0x5c
 800baee:	f000 f933 	bl	800bd58 <memset>
 800baf2:	4b0d      	ldr	r3, [pc, #52]	@ (800bb28 <std+0x58>)
 800baf4:	6263      	str	r3, [r4, #36]	@ 0x24
 800baf6:	4b0d      	ldr	r3, [pc, #52]	@ (800bb2c <std+0x5c>)
 800baf8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800bafa:	4b0d      	ldr	r3, [pc, #52]	@ (800bb30 <std+0x60>)
 800bafc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800bafe:	4b0d      	ldr	r3, [pc, #52]	@ (800bb34 <std+0x64>)
 800bb00:	6323      	str	r3, [r4, #48]	@ 0x30
 800bb02:	4b0d      	ldr	r3, [pc, #52]	@ (800bb38 <std+0x68>)
 800bb04:	6224      	str	r4, [r4, #32]
 800bb06:	429c      	cmp	r4, r3
 800bb08:	d006      	beq.n	800bb18 <std+0x48>
 800bb0a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800bb0e:	4294      	cmp	r4, r2
 800bb10:	d002      	beq.n	800bb18 <std+0x48>
 800bb12:	33d0      	adds	r3, #208	@ 0xd0
 800bb14:	429c      	cmp	r4, r3
 800bb16:	d105      	bne.n	800bb24 <std+0x54>
 800bb18:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800bb1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb20:	f000 b95c 	b.w	800bddc <__retarget_lock_init_recursive>
 800bb24:	bd10      	pop	{r4, pc}
 800bb26:	bf00      	nop
 800bb28:	0800d615 	.word	0x0800d615
 800bb2c:	0800d637 	.word	0x0800d637
 800bb30:	0800d66f 	.word	0x0800d66f
 800bb34:	0800d693 	.word	0x0800d693
 800bb38:	20001de8 	.word	0x20001de8

0800bb3c <stdio_exit_handler>:
 800bb3c:	4a02      	ldr	r2, [pc, #8]	@ (800bb48 <stdio_exit_handler+0xc>)
 800bb3e:	4903      	ldr	r1, [pc, #12]	@ (800bb4c <stdio_exit_handler+0x10>)
 800bb40:	4803      	ldr	r0, [pc, #12]	@ (800bb50 <stdio_exit_handler+0x14>)
 800bb42:	f000 b87b 	b.w	800bc3c <_fwalk_sglue>
 800bb46:	bf00      	nop
 800bb48:	20000128 	.word	0x20000128
 800bb4c:	0800ced1 	.word	0x0800ced1
 800bb50:	20000138 	.word	0x20000138

0800bb54 <cleanup_stdio>:
 800bb54:	6841      	ldr	r1, [r0, #4]
 800bb56:	4b0c      	ldr	r3, [pc, #48]	@ (800bb88 <cleanup_stdio+0x34>)
 800bb58:	4299      	cmp	r1, r3
 800bb5a:	b510      	push	{r4, lr}
 800bb5c:	4604      	mov	r4, r0
 800bb5e:	d001      	beq.n	800bb64 <cleanup_stdio+0x10>
 800bb60:	f001 f9b6 	bl	800ced0 <_fflush_r>
 800bb64:	68a1      	ldr	r1, [r4, #8]
 800bb66:	4b09      	ldr	r3, [pc, #36]	@ (800bb8c <cleanup_stdio+0x38>)
 800bb68:	4299      	cmp	r1, r3
 800bb6a:	d002      	beq.n	800bb72 <cleanup_stdio+0x1e>
 800bb6c:	4620      	mov	r0, r4
 800bb6e:	f001 f9af 	bl	800ced0 <_fflush_r>
 800bb72:	68e1      	ldr	r1, [r4, #12]
 800bb74:	4b06      	ldr	r3, [pc, #24]	@ (800bb90 <cleanup_stdio+0x3c>)
 800bb76:	4299      	cmp	r1, r3
 800bb78:	d004      	beq.n	800bb84 <cleanup_stdio+0x30>
 800bb7a:	4620      	mov	r0, r4
 800bb7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb80:	f001 b9a6 	b.w	800ced0 <_fflush_r>
 800bb84:	bd10      	pop	{r4, pc}
 800bb86:	bf00      	nop
 800bb88:	20001de8 	.word	0x20001de8
 800bb8c:	20001e50 	.word	0x20001e50
 800bb90:	20001eb8 	.word	0x20001eb8

0800bb94 <global_stdio_init.part.0>:
 800bb94:	b510      	push	{r4, lr}
 800bb96:	4b0b      	ldr	r3, [pc, #44]	@ (800bbc4 <global_stdio_init.part.0+0x30>)
 800bb98:	4c0b      	ldr	r4, [pc, #44]	@ (800bbc8 <global_stdio_init.part.0+0x34>)
 800bb9a:	4a0c      	ldr	r2, [pc, #48]	@ (800bbcc <global_stdio_init.part.0+0x38>)
 800bb9c:	601a      	str	r2, [r3, #0]
 800bb9e:	4620      	mov	r0, r4
 800bba0:	2200      	movs	r2, #0
 800bba2:	2104      	movs	r1, #4
 800bba4:	f7ff ff94 	bl	800bad0 <std>
 800bba8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800bbac:	2201      	movs	r2, #1
 800bbae:	2109      	movs	r1, #9
 800bbb0:	f7ff ff8e 	bl	800bad0 <std>
 800bbb4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800bbb8:	2202      	movs	r2, #2
 800bbba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbbe:	2112      	movs	r1, #18
 800bbc0:	f7ff bf86 	b.w	800bad0 <std>
 800bbc4:	20001f20 	.word	0x20001f20
 800bbc8:	20001de8 	.word	0x20001de8
 800bbcc:	0800bb3d 	.word	0x0800bb3d

0800bbd0 <__sfp_lock_acquire>:
 800bbd0:	4801      	ldr	r0, [pc, #4]	@ (800bbd8 <__sfp_lock_acquire+0x8>)
 800bbd2:	f000 b904 	b.w	800bdde <__retarget_lock_acquire_recursive>
 800bbd6:	bf00      	nop
 800bbd8:	20001f25 	.word	0x20001f25

0800bbdc <__sfp_lock_release>:
 800bbdc:	4801      	ldr	r0, [pc, #4]	@ (800bbe4 <__sfp_lock_release+0x8>)
 800bbde:	f000 b8ff 	b.w	800bde0 <__retarget_lock_release_recursive>
 800bbe2:	bf00      	nop
 800bbe4:	20001f25 	.word	0x20001f25

0800bbe8 <__sinit>:
 800bbe8:	b510      	push	{r4, lr}
 800bbea:	4604      	mov	r4, r0
 800bbec:	f7ff fff0 	bl	800bbd0 <__sfp_lock_acquire>
 800bbf0:	6a23      	ldr	r3, [r4, #32]
 800bbf2:	b11b      	cbz	r3, 800bbfc <__sinit+0x14>
 800bbf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bbf8:	f7ff bff0 	b.w	800bbdc <__sfp_lock_release>
 800bbfc:	4b04      	ldr	r3, [pc, #16]	@ (800bc10 <__sinit+0x28>)
 800bbfe:	6223      	str	r3, [r4, #32]
 800bc00:	4b04      	ldr	r3, [pc, #16]	@ (800bc14 <__sinit+0x2c>)
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d1f5      	bne.n	800bbf4 <__sinit+0xc>
 800bc08:	f7ff ffc4 	bl	800bb94 <global_stdio_init.part.0>
 800bc0c:	e7f2      	b.n	800bbf4 <__sinit+0xc>
 800bc0e:	bf00      	nop
 800bc10:	0800bb55 	.word	0x0800bb55
 800bc14:	20001f20 	.word	0x20001f20

0800bc18 <fiprintf>:
 800bc18:	b40e      	push	{r1, r2, r3}
 800bc1a:	b503      	push	{r0, r1, lr}
 800bc1c:	4601      	mov	r1, r0
 800bc1e:	ab03      	add	r3, sp, #12
 800bc20:	4805      	ldr	r0, [pc, #20]	@ (800bc38 <fiprintf+0x20>)
 800bc22:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc26:	6800      	ldr	r0, [r0, #0]
 800bc28:	9301      	str	r3, [sp, #4]
 800bc2a:	f000 ffb5 	bl	800cb98 <_vfiprintf_r>
 800bc2e:	b002      	add	sp, #8
 800bc30:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc34:	b003      	add	sp, #12
 800bc36:	4770      	bx	lr
 800bc38:	20000134 	.word	0x20000134

0800bc3c <_fwalk_sglue>:
 800bc3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc40:	4607      	mov	r7, r0
 800bc42:	4688      	mov	r8, r1
 800bc44:	4614      	mov	r4, r2
 800bc46:	2600      	movs	r6, #0
 800bc48:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bc4c:	f1b9 0901 	subs.w	r9, r9, #1
 800bc50:	d505      	bpl.n	800bc5e <_fwalk_sglue+0x22>
 800bc52:	6824      	ldr	r4, [r4, #0]
 800bc54:	2c00      	cmp	r4, #0
 800bc56:	d1f7      	bne.n	800bc48 <_fwalk_sglue+0xc>
 800bc58:	4630      	mov	r0, r6
 800bc5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc5e:	89ab      	ldrh	r3, [r5, #12]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	d907      	bls.n	800bc74 <_fwalk_sglue+0x38>
 800bc64:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc68:	3301      	adds	r3, #1
 800bc6a:	d003      	beq.n	800bc74 <_fwalk_sglue+0x38>
 800bc6c:	4629      	mov	r1, r5
 800bc6e:	4638      	mov	r0, r7
 800bc70:	47c0      	blx	r8
 800bc72:	4306      	orrs	r6, r0
 800bc74:	3568      	adds	r5, #104	@ 0x68
 800bc76:	e7e9      	b.n	800bc4c <_fwalk_sglue+0x10>

0800bc78 <iprintf>:
 800bc78:	b40f      	push	{r0, r1, r2, r3}
 800bc7a:	b507      	push	{r0, r1, r2, lr}
 800bc7c:	4906      	ldr	r1, [pc, #24]	@ (800bc98 <iprintf+0x20>)
 800bc7e:	ab04      	add	r3, sp, #16
 800bc80:	6808      	ldr	r0, [r1, #0]
 800bc82:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc86:	6881      	ldr	r1, [r0, #8]
 800bc88:	9301      	str	r3, [sp, #4]
 800bc8a:	f000 ff85 	bl	800cb98 <_vfiprintf_r>
 800bc8e:	b003      	add	sp, #12
 800bc90:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc94:	b004      	add	sp, #16
 800bc96:	4770      	bx	lr
 800bc98:	20000134 	.word	0x20000134

0800bc9c <_puts_r>:
 800bc9c:	6a03      	ldr	r3, [r0, #32]
 800bc9e:	b570      	push	{r4, r5, r6, lr}
 800bca0:	6884      	ldr	r4, [r0, #8]
 800bca2:	4605      	mov	r5, r0
 800bca4:	460e      	mov	r6, r1
 800bca6:	b90b      	cbnz	r3, 800bcac <_puts_r+0x10>
 800bca8:	f7ff ff9e 	bl	800bbe8 <__sinit>
 800bcac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bcae:	07db      	lsls	r3, r3, #31
 800bcb0:	d405      	bmi.n	800bcbe <_puts_r+0x22>
 800bcb2:	89a3      	ldrh	r3, [r4, #12]
 800bcb4:	0598      	lsls	r0, r3, #22
 800bcb6:	d402      	bmi.n	800bcbe <_puts_r+0x22>
 800bcb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcba:	f000 f890 	bl	800bdde <__retarget_lock_acquire_recursive>
 800bcbe:	89a3      	ldrh	r3, [r4, #12]
 800bcc0:	0719      	lsls	r1, r3, #28
 800bcc2:	d502      	bpl.n	800bcca <_puts_r+0x2e>
 800bcc4:	6923      	ldr	r3, [r4, #16]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d135      	bne.n	800bd36 <_puts_r+0x9a>
 800bcca:	4621      	mov	r1, r4
 800bccc:	4628      	mov	r0, r5
 800bcce:	f001 fd23 	bl	800d718 <__swsetup_r>
 800bcd2:	b380      	cbz	r0, 800bd36 <_puts_r+0x9a>
 800bcd4:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800bcd8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bcda:	07da      	lsls	r2, r3, #31
 800bcdc:	d405      	bmi.n	800bcea <_puts_r+0x4e>
 800bcde:	89a3      	ldrh	r3, [r4, #12]
 800bce0:	059b      	lsls	r3, r3, #22
 800bce2:	d402      	bmi.n	800bcea <_puts_r+0x4e>
 800bce4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bce6:	f000 f87b 	bl	800bde0 <__retarget_lock_release_recursive>
 800bcea:	4628      	mov	r0, r5
 800bcec:	bd70      	pop	{r4, r5, r6, pc}
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	da04      	bge.n	800bcfc <_puts_r+0x60>
 800bcf2:	69a2      	ldr	r2, [r4, #24]
 800bcf4:	429a      	cmp	r2, r3
 800bcf6:	dc17      	bgt.n	800bd28 <_puts_r+0x8c>
 800bcf8:	290a      	cmp	r1, #10
 800bcfa:	d015      	beq.n	800bd28 <_puts_r+0x8c>
 800bcfc:	6823      	ldr	r3, [r4, #0]
 800bcfe:	1c5a      	adds	r2, r3, #1
 800bd00:	6022      	str	r2, [r4, #0]
 800bd02:	7019      	strb	r1, [r3, #0]
 800bd04:	68a3      	ldr	r3, [r4, #8]
 800bd06:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bd0a:	3b01      	subs	r3, #1
 800bd0c:	60a3      	str	r3, [r4, #8]
 800bd0e:	2900      	cmp	r1, #0
 800bd10:	d1ed      	bne.n	800bcee <_puts_r+0x52>
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	da11      	bge.n	800bd3a <_puts_r+0x9e>
 800bd16:	4622      	mov	r2, r4
 800bd18:	210a      	movs	r1, #10
 800bd1a:	4628      	mov	r0, r5
 800bd1c:	f001 fcbd 	bl	800d69a <__swbuf_r>
 800bd20:	3001      	adds	r0, #1
 800bd22:	d0d7      	beq.n	800bcd4 <_puts_r+0x38>
 800bd24:	250a      	movs	r5, #10
 800bd26:	e7d7      	b.n	800bcd8 <_puts_r+0x3c>
 800bd28:	4622      	mov	r2, r4
 800bd2a:	4628      	mov	r0, r5
 800bd2c:	f001 fcb5 	bl	800d69a <__swbuf_r>
 800bd30:	3001      	adds	r0, #1
 800bd32:	d1e7      	bne.n	800bd04 <_puts_r+0x68>
 800bd34:	e7ce      	b.n	800bcd4 <_puts_r+0x38>
 800bd36:	3e01      	subs	r6, #1
 800bd38:	e7e4      	b.n	800bd04 <_puts_r+0x68>
 800bd3a:	6823      	ldr	r3, [r4, #0]
 800bd3c:	1c5a      	adds	r2, r3, #1
 800bd3e:	6022      	str	r2, [r4, #0]
 800bd40:	220a      	movs	r2, #10
 800bd42:	701a      	strb	r2, [r3, #0]
 800bd44:	e7ee      	b.n	800bd24 <_puts_r+0x88>
	...

0800bd48 <puts>:
 800bd48:	4b02      	ldr	r3, [pc, #8]	@ (800bd54 <puts+0xc>)
 800bd4a:	4601      	mov	r1, r0
 800bd4c:	6818      	ldr	r0, [r3, #0]
 800bd4e:	f7ff bfa5 	b.w	800bc9c <_puts_r>
 800bd52:	bf00      	nop
 800bd54:	20000134 	.word	0x20000134

0800bd58 <memset>:
 800bd58:	4402      	add	r2, r0
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	4293      	cmp	r3, r2
 800bd5e:	d100      	bne.n	800bd62 <memset+0xa>
 800bd60:	4770      	bx	lr
 800bd62:	f803 1b01 	strb.w	r1, [r3], #1
 800bd66:	e7f9      	b.n	800bd5c <memset+0x4>

0800bd68 <_sbrk_r>:
 800bd68:	b538      	push	{r3, r4, r5, lr}
 800bd6a:	4d06      	ldr	r5, [pc, #24]	@ (800bd84 <_sbrk_r+0x1c>)
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	4604      	mov	r4, r0
 800bd70:	4608      	mov	r0, r1
 800bd72:	602b      	str	r3, [r5, #0]
 800bd74:	f7f7 fa10 	bl	8003198 <_sbrk>
 800bd78:	1c43      	adds	r3, r0, #1
 800bd7a:	d102      	bne.n	800bd82 <_sbrk_r+0x1a>
 800bd7c:	682b      	ldr	r3, [r5, #0]
 800bd7e:	b103      	cbz	r3, 800bd82 <_sbrk_r+0x1a>
 800bd80:	6023      	str	r3, [r4, #0]
 800bd82:	bd38      	pop	{r3, r4, r5, pc}
 800bd84:	20001f28 	.word	0x20001f28

0800bd88 <__errno>:
 800bd88:	4b01      	ldr	r3, [pc, #4]	@ (800bd90 <__errno+0x8>)
 800bd8a:	6818      	ldr	r0, [r3, #0]
 800bd8c:	4770      	bx	lr
 800bd8e:	bf00      	nop
 800bd90:	20000134 	.word	0x20000134

0800bd94 <__libc_init_array>:
 800bd94:	b570      	push	{r4, r5, r6, lr}
 800bd96:	4d0d      	ldr	r5, [pc, #52]	@ (800bdcc <__libc_init_array+0x38>)
 800bd98:	4c0d      	ldr	r4, [pc, #52]	@ (800bdd0 <__libc_init_array+0x3c>)
 800bd9a:	1b64      	subs	r4, r4, r5
 800bd9c:	10a4      	asrs	r4, r4, #2
 800bd9e:	2600      	movs	r6, #0
 800bda0:	42a6      	cmp	r6, r4
 800bda2:	d109      	bne.n	800bdb8 <__libc_init_array+0x24>
 800bda4:	4d0b      	ldr	r5, [pc, #44]	@ (800bdd4 <__libc_init_array+0x40>)
 800bda6:	4c0c      	ldr	r4, [pc, #48]	@ (800bdd8 <__libc_init_array+0x44>)
 800bda8:	f001 fe5c 	bl	800da64 <_init>
 800bdac:	1b64      	subs	r4, r4, r5
 800bdae:	10a4      	asrs	r4, r4, #2
 800bdb0:	2600      	movs	r6, #0
 800bdb2:	42a6      	cmp	r6, r4
 800bdb4:	d105      	bne.n	800bdc2 <__libc_init_array+0x2e>
 800bdb6:	bd70      	pop	{r4, r5, r6, pc}
 800bdb8:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdbc:	4798      	blx	r3
 800bdbe:	3601      	adds	r6, #1
 800bdc0:	e7ee      	b.n	800bda0 <__libc_init_array+0xc>
 800bdc2:	f855 3b04 	ldr.w	r3, [r5], #4
 800bdc6:	4798      	blx	r3
 800bdc8:	3601      	adds	r6, #1
 800bdca:	e7f2      	b.n	800bdb2 <__libc_init_array+0x1e>
 800bdcc:	0800e034 	.word	0x0800e034
 800bdd0:	0800e034 	.word	0x0800e034
 800bdd4:	0800e034 	.word	0x0800e034
 800bdd8:	0800e038 	.word	0x0800e038

0800bddc <__retarget_lock_init_recursive>:
 800bddc:	4770      	bx	lr

0800bdde <__retarget_lock_acquire_recursive>:
 800bdde:	4770      	bx	lr

0800bde0 <__retarget_lock_release_recursive>:
 800bde0:	4770      	bx	lr
	...

0800bde4 <_localeconv_r>:
 800bde4:	4800      	ldr	r0, [pc, #0]	@ (800bde8 <_localeconv_r+0x4>)
 800bde6:	4770      	bx	lr
 800bde8:	20000274 	.word	0x20000274

0800bdec <abort>:
 800bdec:	b508      	push	{r3, lr}
 800bdee:	2006      	movs	r0, #6
 800bdf0:	f001 fd72 	bl	800d8d8 <raise>
 800bdf4:	2001      	movs	r0, #1
 800bdf6:	f7f7 f957 	bl	80030a8 <_exit>

0800bdfa <quorem>:
 800bdfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdfe:	6903      	ldr	r3, [r0, #16]
 800be00:	690c      	ldr	r4, [r1, #16]
 800be02:	42a3      	cmp	r3, r4
 800be04:	4607      	mov	r7, r0
 800be06:	db7e      	blt.n	800bf06 <quorem+0x10c>
 800be08:	3c01      	subs	r4, #1
 800be0a:	f101 0814 	add.w	r8, r1, #20
 800be0e:	00a3      	lsls	r3, r4, #2
 800be10:	f100 0514 	add.w	r5, r0, #20
 800be14:	9300      	str	r3, [sp, #0]
 800be16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be1a:	9301      	str	r3, [sp, #4]
 800be1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800be20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be24:	3301      	adds	r3, #1
 800be26:	429a      	cmp	r2, r3
 800be28:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800be2c:	fbb2 f6f3 	udiv	r6, r2, r3
 800be30:	d32e      	bcc.n	800be90 <quorem+0x96>
 800be32:	f04f 0a00 	mov.w	sl, #0
 800be36:	46c4      	mov	ip, r8
 800be38:	46ae      	mov	lr, r5
 800be3a:	46d3      	mov	fp, sl
 800be3c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800be40:	b298      	uxth	r0, r3
 800be42:	fb06 a000 	mla	r0, r6, r0, sl
 800be46:	0c02      	lsrs	r2, r0, #16
 800be48:	0c1b      	lsrs	r3, r3, #16
 800be4a:	fb06 2303 	mla	r3, r6, r3, r2
 800be4e:	f8de 2000 	ldr.w	r2, [lr]
 800be52:	b280      	uxth	r0, r0
 800be54:	b292      	uxth	r2, r2
 800be56:	1a12      	subs	r2, r2, r0
 800be58:	445a      	add	r2, fp
 800be5a:	f8de 0000 	ldr.w	r0, [lr]
 800be5e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800be62:	b29b      	uxth	r3, r3
 800be64:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800be68:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800be6c:	b292      	uxth	r2, r2
 800be6e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800be72:	45e1      	cmp	r9, ip
 800be74:	f84e 2b04 	str.w	r2, [lr], #4
 800be78:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800be7c:	d2de      	bcs.n	800be3c <quorem+0x42>
 800be7e:	9b00      	ldr	r3, [sp, #0]
 800be80:	58eb      	ldr	r3, [r5, r3]
 800be82:	b92b      	cbnz	r3, 800be90 <quorem+0x96>
 800be84:	9b01      	ldr	r3, [sp, #4]
 800be86:	3b04      	subs	r3, #4
 800be88:	429d      	cmp	r5, r3
 800be8a:	461a      	mov	r2, r3
 800be8c:	d32f      	bcc.n	800beee <quorem+0xf4>
 800be8e:	613c      	str	r4, [r7, #16]
 800be90:	4638      	mov	r0, r7
 800be92:	f001 fab7 	bl	800d404 <__mcmp>
 800be96:	2800      	cmp	r0, #0
 800be98:	db25      	blt.n	800bee6 <quorem+0xec>
 800be9a:	4629      	mov	r1, r5
 800be9c:	2000      	movs	r0, #0
 800be9e:	f858 2b04 	ldr.w	r2, [r8], #4
 800bea2:	f8d1 c000 	ldr.w	ip, [r1]
 800bea6:	fa1f fe82 	uxth.w	lr, r2
 800beaa:	fa1f f38c 	uxth.w	r3, ip
 800beae:	eba3 030e 	sub.w	r3, r3, lr
 800beb2:	4403      	add	r3, r0
 800beb4:	0c12      	lsrs	r2, r2, #16
 800beb6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800beba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bec4:	45c1      	cmp	r9, r8
 800bec6:	f841 3b04 	str.w	r3, [r1], #4
 800beca:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bece:	d2e6      	bcs.n	800be9e <quorem+0xa4>
 800bed0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bed4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bed8:	b922      	cbnz	r2, 800bee4 <quorem+0xea>
 800beda:	3b04      	subs	r3, #4
 800bedc:	429d      	cmp	r5, r3
 800bede:	461a      	mov	r2, r3
 800bee0:	d30b      	bcc.n	800befa <quorem+0x100>
 800bee2:	613c      	str	r4, [r7, #16]
 800bee4:	3601      	adds	r6, #1
 800bee6:	4630      	mov	r0, r6
 800bee8:	b003      	add	sp, #12
 800beea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beee:	6812      	ldr	r2, [r2, #0]
 800bef0:	3b04      	subs	r3, #4
 800bef2:	2a00      	cmp	r2, #0
 800bef4:	d1cb      	bne.n	800be8e <quorem+0x94>
 800bef6:	3c01      	subs	r4, #1
 800bef8:	e7c6      	b.n	800be88 <quorem+0x8e>
 800befa:	6812      	ldr	r2, [r2, #0]
 800befc:	3b04      	subs	r3, #4
 800befe:	2a00      	cmp	r2, #0
 800bf00:	d1ef      	bne.n	800bee2 <quorem+0xe8>
 800bf02:	3c01      	subs	r4, #1
 800bf04:	e7ea      	b.n	800bedc <quorem+0xe2>
 800bf06:	2000      	movs	r0, #0
 800bf08:	e7ee      	b.n	800bee8 <quorem+0xee>
 800bf0a:	0000      	movs	r0, r0
 800bf0c:	0000      	movs	r0, r0
	...

0800bf10 <_dtoa_r>:
 800bf10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf14:	69c7      	ldr	r7, [r0, #28]
 800bf16:	b097      	sub	sp, #92	@ 0x5c
 800bf18:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bf1c:	ec55 4b10 	vmov	r4, r5, d0
 800bf20:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bf22:	9107      	str	r1, [sp, #28]
 800bf24:	4681      	mov	r9, r0
 800bf26:	920c      	str	r2, [sp, #48]	@ 0x30
 800bf28:	9311      	str	r3, [sp, #68]	@ 0x44
 800bf2a:	b97f      	cbnz	r7, 800bf4c <_dtoa_r+0x3c>
 800bf2c:	2010      	movs	r0, #16
 800bf2e:	f7ff fb85 	bl	800b63c <malloc>
 800bf32:	4602      	mov	r2, r0
 800bf34:	f8c9 001c 	str.w	r0, [r9, #28]
 800bf38:	b920      	cbnz	r0, 800bf44 <_dtoa_r+0x34>
 800bf3a:	4ba9      	ldr	r3, [pc, #676]	@ (800c1e0 <_dtoa_r+0x2d0>)
 800bf3c:	21ef      	movs	r1, #239	@ 0xef
 800bf3e:	48a9      	ldr	r0, [pc, #676]	@ (800c1e4 <_dtoa_r+0x2d4>)
 800bf40:	f7ff f894 	bl	800b06c <__assert_func>
 800bf44:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bf48:	6007      	str	r7, [r0, #0]
 800bf4a:	60c7      	str	r7, [r0, #12]
 800bf4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf50:	6819      	ldr	r1, [r3, #0]
 800bf52:	b159      	cbz	r1, 800bf6c <_dtoa_r+0x5c>
 800bf54:	685a      	ldr	r2, [r3, #4]
 800bf56:	604a      	str	r2, [r1, #4]
 800bf58:	2301      	movs	r3, #1
 800bf5a:	4093      	lsls	r3, r2
 800bf5c:	608b      	str	r3, [r1, #8]
 800bf5e:	4648      	mov	r0, r9
 800bf60:	f001 f81e 	bl	800cfa0 <_Bfree>
 800bf64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	601a      	str	r2, [r3, #0]
 800bf6c:	1e2b      	subs	r3, r5, #0
 800bf6e:	bfb9      	ittee	lt
 800bf70:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bf74:	9305      	strlt	r3, [sp, #20]
 800bf76:	2300      	movge	r3, #0
 800bf78:	6033      	strge	r3, [r6, #0]
 800bf7a:	9f05      	ldr	r7, [sp, #20]
 800bf7c:	4b9a      	ldr	r3, [pc, #616]	@ (800c1e8 <_dtoa_r+0x2d8>)
 800bf7e:	bfbc      	itt	lt
 800bf80:	2201      	movlt	r2, #1
 800bf82:	6032      	strlt	r2, [r6, #0]
 800bf84:	43bb      	bics	r3, r7
 800bf86:	d112      	bne.n	800bfae <_dtoa_r+0x9e>
 800bf88:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bf8a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bf8e:	6013      	str	r3, [r2, #0]
 800bf90:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bf94:	4323      	orrs	r3, r4
 800bf96:	f000 855a 	beq.w	800ca4e <_dtoa_r+0xb3e>
 800bf9a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf9c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c1fc <_dtoa_r+0x2ec>
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	f000 855c 	beq.w	800ca5e <_dtoa_r+0xb4e>
 800bfa6:	f10a 0303 	add.w	r3, sl, #3
 800bfaa:	f000 bd56 	b.w	800ca5a <_dtoa_r+0xb4a>
 800bfae:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	ec51 0b17 	vmov	r0, r1, d7
 800bfb8:	2300      	movs	r3, #0
 800bfba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bfbe:	f7f4 fdab 	bl	8000b18 <__aeabi_dcmpeq>
 800bfc2:	4680      	mov	r8, r0
 800bfc4:	b158      	cbz	r0, 800bfde <_dtoa_r+0xce>
 800bfc6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bfc8:	2301      	movs	r3, #1
 800bfca:	6013      	str	r3, [r2, #0]
 800bfcc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfce:	b113      	cbz	r3, 800bfd6 <_dtoa_r+0xc6>
 800bfd0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bfd2:	4b86      	ldr	r3, [pc, #536]	@ (800c1ec <_dtoa_r+0x2dc>)
 800bfd4:	6013      	str	r3, [r2, #0]
 800bfd6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c200 <_dtoa_r+0x2f0>
 800bfda:	f000 bd40 	b.w	800ca5e <_dtoa_r+0xb4e>
 800bfde:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bfe2:	aa14      	add	r2, sp, #80	@ 0x50
 800bfe4:	a915      	add	r1, sp, #84	@ 0x54
 800bfe6:	4648      	mov	r0, r9
 800bfe8:	f001 fabc 	bl	800d564 <__d2b>
 800bfec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bff0:	9002      	str	r0, [sp, #8]
 800bff2:	2e00      	cmp	r6, #0
 800bff4:	d078      	beq.n	800c0e8 <_dtoa_r+0x1d8>
 800bff6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bff8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c000:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c004:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c008:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c00c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c010:	4619      	mov	r1, r3
 800c012:	2200      	movs	r2, #0
 800c014:	4b76      	ldr	r3, [pc, #472]	@ (800c1f0 <_dtoa_r+0x2e0>)
 800c016:	f7f4 f95f 	bl	80002d8 <__aeabi_dsub>
 800c01a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c1c8 <_dtoa_r+0x2b8>)
 800c01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c020:	f7f4 fb12 	bl	8000648 <__aeabi_dmul>
 800c024:	a36a      	add	r3, pc, #424	@ (adr r3, 800c1d0 <_dtoa_r+0x2c0>)
 800c026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c02a:	f7f4 f957 	bl	80002dc <__adddf3>
 800c02e:	4604      	mov	r4, r0
 800c030:	4630      	mov	r0, r6
 800c032:	460d      	mov	r5, r1
 800c034:	f7f4 fa9e 	bl	8000574 <__aeabi_i2d>
 800c038:	a367      	add	r3, pc, #412	@ (adr r3, 800c1d8 <_dtoa_r+0x2c8>)
 800c03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c03e:	f7f4 fb03 	bl	8000648 <__aeabi_dmul>
 800c042:	4602      	mov	r2, r0
 800c044:	460b      	mov	r3, r1
 800c046:	4620      	mov	r0, r4
 800c048:	4629      	mov	r1, r5
 800c04a:	f7f4 f947 	bl	80002dc <__adddf3>
 800c04e:	4604      	mov	r4, r0
 800c050:	460d      	mov	r5, r1
 800c052:	f7f4 fda9 	bl	8000ba8 <__aeabi_d2iz>
 800c056:	2200      	movs	r2, #0
 800c058:	4607      	mov	r7, r0
 800c05a:	2300      	movs	r3, #0
 800c05c:	4620      	mov	r0, r4
 800c05e:	4629      	mov	r1, r5
 800c060:	f7f4 fd64 	bl	8000b2c <__aeabi_dcmplt>
 800c064:	b140      	cbz	r0, 800c078 <_dtoa_r+0x168>
 800c066:	4638      	mov	r0, r7
 800c068:	f7f4 fa84 	bl	8000574 <__aeabi_i2d>
 800c06c:	4622      	mov	r2, r4
 800c06e:	462b      	mov	r3, r5
 800c070:	f7f4 fd52 	bl	8000b18 <__aeabi_dcmpeq>
 800c074:	b900      	cbnz	r0, 800c078 <_dtoa_r+0x168>
 800c076:	3f01      	subs	r7, #1
 800c078:	2f16      	cmp	r7, #22
 800c07a:	d852      	bhi.n	800c122 <_dtoa_r+0x212>
 800c07c:	4b5d      	ldr	r3, [pc, #372]	@ (800c1f4 <_dtoa_r+0x2e4>)
 800c07e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c082:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c086:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c08a:	f7f4 fd4f 	bl	8000b2c <__aeabi_dcmplt>
 800c08e:	2800      	cmp	r0, #0
 800c090:	d049      	beq.n	800c126 <_dtoa_r+0x216>
 800c092:	3f01      	subs	r7, #1
 800c094:	2300      	movs	r3, #0
 800c096:	9310      	str	r3, [sp, #64]	@ 0x40
 800c098:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c09a:	1b9b      	subs	r3, r3, r6
 800c09c:	1e5a      	subs	r2, r3, #1
 800c09e:	bf45      	ittet	mi
 800c0a0:	f1c3 0301 	rsbmi	r3, r3, #1
 800c0a4:	9300      	strmi	r3, [sp, #0]
 800c0a6:	2300      	movpl	r3, #0
 800c0a8:	2300      	movmi	r3, #0
 800c0aa:	9206      	str	r2, [sp, #24]
 800c0ac:	bf54      	ite	pl
 800c0ae:	9300      	strpl	r3, [sp, #0]
 800c0b0:	9306      	strmi	r3, [sp, #24]
 800c0b2:	2f00      	cmp	r7, #0
 800c0b4:	db39      	blt.n	800c12a <_dtoa_r+0x21a>
 800c0b6:	9b06      	ldr	r3, [sp, #24]
 800c0b8:	970d      	str	r7, [sp, #52]	@ 0x34
 800c0ba:	443b      	add	r3, r7
 800c0bc:	9306      	str	r3, [sp, #24]
 800c0be:	2300      	movs	r3, #0
 800c0c0:	9308      	str	r3, [sp, #32]
 800c0c2:	9b07      	ldr	r3, [sp, #28]
 800c0c4:	2b09      	cmp	r3, #9
 800c0c6:	d863      	bhi.n	800c190 <_dtoa_r+0x280>
 800c0c8:	2b05      	cmp	r3, #5
 800c0ca:	bfc4      	itt	gt
 800c0cc:	3b04      	subgt	r3, #4
 800c0ce:	9307      	strgt	r3, [sp, #28]
 800c0d0:	9b07      	ldr	r3, [sp, #28]
 800c0d2:	f1a3 0302 	sub.w	r3, r3, #2
 800c0d6:	bfcc      	ite	gt
 800c0d8:	2400      	movgt	r4, #0
 800c0da:	2401      	movle	r4, #1
 800c0dc:	2b03      	cmp	r3, #3
 800c0de:	d863      	bhi.n	800c1a8 <_dtoa_r+0x298>
 800c0e0:	e8df f003 	tbb	[pc, r3]
 800c0e4:	2b375452 	.word	0x2b375452
 800c0e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800c0ec:	441e      	add	r6, r3
 800c0ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c0f2:	2b20      	cmp	r3, #32
 800c0f4:	bfc1      	itttt	gt
 800c0f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c0fa:	409f      	lslgt	r7, r3
 800c0fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c100:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c104:	bfd6      	itet	le
 800c106:	f1c3 0320 	rsble	r3, r3, #32
 800c10a:	ea47 0003 	orrgt.w	r0, r7, r3
 800c10e:	fa04 f003 	lslle.w	r0, r4, r3
 800c112:	f7f4 fa1f 	bl	8000554 <__aeabi_ui2d>
 800c116:	2201      	movs	r2, #1
 800c118:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c11c:	3e01      	subs	r6, #1
 800c11e:	9212      	str	r2, [sp, #72]	@ 0x48
 800c120:	e776      	b.n	800c010 <_dtoa_r+0x100>
 800c122:	2301      	movs	r3, #1
 800c124:	e7b7      	b.n	800c096 <_dtoa_r+0x186>
 800c126:	9010      	str	r0, [sp, #64]	@ 0x40
 800c128:	e7b6      	b.n	800c098 <_dtoa_r+0x188>
 800c12a:	9b00      	ldr	r3, [sp, #0]
 800c12c:	1bdb      	subs	r3, r3, r7
 800c12e:	9300      	str	r3, [sp, #0]
 800c130:	427b      	negs	r3, r7
 800c132:	9308      	str	r3, [sp, #32]
 800c134:	2300      	movs	r3, #0
 800c136:	930d      	str	r3, [sp, #52]	@ 0x34
 800c138:	e7c3      	b.n	800c0c2 <_dtoa_r+0x1b2>
 800c13a:	2301      	movs	r3, #1
 800c13c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c13e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c140:	eb07 0b03 	add.w	fp, r7, r3
 800c144:	f10b 0301 	add.w	r3, fp, #1
 800c148:	2b01      	cmp	r3, #1
 800c14a:	9303      	str	r3, [sp, #12]
 800c14c:	bfb8      	it	lt
 800c14e:	2301      	movlt	r3, #1
 800c150:	e006      	b.n	800c160 <_dtoa_r+0x250>
 800c152:	2301      	movs	r3, #1
 800c154:	9309      	str	r3, [sp, #36]	@ 0x24
 800c156:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c158:	2b00      	cmp	r3, #0
 800c15a:	dd28      	ble.n	800c1ae <_dtoa_r+0x29e>
 800c15c:	469b      	mov	fp, r3
 800c15e:	9303      	str	r3, [sp, #12]
 800c160:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800c164:	2100      	movs	r1, #0
 800c166:	2204      	movs	r2, #4
 800c168:	f102 0514 	add.w	r5, r2, #20
 800c16c:	429d      	cmp	r5, r3
 800c16e:	d926      	bls.n	800c1be <_dtoa_r+0x2ae>
 800c170:	6041      	str	r1, [r0, #4]
 800c172:	4648      	mov	r0, r9
 800c174:	f000 fed4 	bl	800cf20 <_Balloc>
 800c178:	4682      	mov	sl, r0
 800c17a:	2800      	cmp	r0, #0
 800c17c:	d142      	bne.n	800c204 <_dtoa_r+0x2f4>
 800c17e:	4b1e      	ldr	r3, [pc, #120]	@ (800c1f8 <_dtoa_r+0x2e8>)
 800c180:	4602      	mov	r2, r0
 800c182:	f240 11af 	movw	r1, #431	@ 0x1af
 800c186:	e6da      	b.n	800bf3e <_dtoa_r+0x2e>
 800c188:	2300      	movs	r3, #0
 800c18a:	e7e3      	b.n	800c154 <_dtoa_r+0x244>
 800c18c:	2300      	movs	r3, #0
 800c18e:	e7d5      	b.n	800c13c <_dtoa_r+0x22c>
 800c190:	2401      	movs	r4, #1
 800c192:	2300      	movs	r3, #0
 800c194:	9307      	str	r3, [sp, #28]
 800c196:	9409      	str	r4, [sp, #36]	@ 0x24
 800c198:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800c19c:	2200      	movs	r2, #0
 800c19e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c1a2:	2312      	movs	r3, #18
 800c1a4:	920c      	str	r2, [sp, #48]	@ 0x30
 800c1a6:	e7db      	b.n	800c160 <_dtoa_r+0x250>
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	9309      	str	r3, [sp, #36]	@ 0x24
 800c1ac:	e7f4      	b.n	800c198 <_dtoa_r+0x288>
 800c1ae:	f04f 0b01 	mov.w	fp, #1
 800c1b2:	f8cd b00c 	str.w	fp, [sp, #12]
 800c1b6:	465b      	mov	r3, fp
 800c1b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c1bc:	e7d0      	b.n	800c160 <_dtoa_r+0x250>
 800c1be:	3101      	adds	r1, #1
 800c1c0:	0052      	lsls	r2, r2, #1
 800c1c2:	e7d1      	b.n	800c168 <_dtoa_r+0x258>
 800c1c4:	f3af 8000 	nop.w
 800c1c8:	636f4361 	.word	0x636f4361
 800c1cc:	3fd287a7 	.word	0x3fd287a7
 800c1d0:	8b60c8b3 	.word	0x8b60c8b3
 800c1d4:	3fc68a28 	.word	0x3fc68a28
 800c1d8:	509f79fb 	.word	0x509f79fb
 800c1dc:	3fd34413 	.word	0x3fd34413
 800c1e0:	0800dd35 	.word	0x0800dd35
 800c1e4:	0800dd4c 	.word	0x0800dd4c
 800c1e8:	7ff00000 	.word	0x7ff00000
 800c1ec:	0800dd05 	.word	0x0800dd05
 800c1f0:	3ff80000 	.word	0x3ff80000
 800c1f4:	0800de60 	.word	0x0800de60
 800c1f8:	0800dda4 	.word	0x0800dda4
 800c1fc:	0800dd31 	.word	0x0800dd31
 800c200:	0800dd04 	.word	0x0800dd04
 800c204:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c208:	6018      	str	r0, [r3, #0]
 800c20a:	9b03      	ldr	r3, [sp, #12]
 800c20c:	2b0e      	cmp	r3, #14
 800c20e:	f200 80a1 	bhi.w	800c354 <_dtoa_r+0x444>
 800c212:	2c00      	cmp	r4, #0
 800c214:	f000 809e 	beq.w	800c354 <_dtoa_r+0x444>
 800c218:	2f00      	cmp	r7, #0
 800c21a:	dd33      	ble.n	800c284 <_dtoa_r+0x374>
 800c21c:	4b9c      	ldr	r3, [pc, #624]	@ (800c490 <_dtoa_r+0x580>)
 800c21e:	f007 020f 	and.w	r2, r7, #15
 800c222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c226:	ed93 7b00 	vldr	d7, [r3]
 800c22a:	05f8      	lsls	r0, r7, #23
 800c22c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c230:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c234:	d516      	bpl.n	800c264 <_dtoa_r+0x354>
 800c236:	4b97      	ldr	r3, [pc, #604]	@ (800c494 <_dtoa_r+0x584>)
 800c238:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c23c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c240:	f7f4 fb2c 	bl	800089c <__aeabi_ddiv>
 800c244:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c248:	f004 040f 	and.w	r4, r4, #15
 800c24c:	2603      	movs	r6, #3
 800c24e:	4d91      	ldr	r5, [pc, #580]	@ (800c494 <_dtoa_r+0x584>)
 800c250:	b954      	cbnz	r4, 800c268 <_dtoa_r+0x358>
 800c252:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c256:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c25a:	f7f4 fb1f 	bl	800089c <__aeabi_ddiv>
 800c25e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c262:	e028      	b.n	800c2b6 <_dtoa_r+0x3a6>
 800c264:	2602      	movs	r6, #2
 800c266:	e7f2      	b.n	800c24e <_dtoa_r+0x33e>
 800c268:	07e1      	lsls	r1, r4, #31
 800c26a:	d508      	bpl.n	800c27e <_dtoa_r+0x36e>
 800c26c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c270:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c274:	f7f4 f9e8 	bl	8000648 <__aeabi_dmul>
 800c278:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c27c:	3601      	adds	r6, #1
 800c27e:	1064      	asrs	r4, r4, #1
 800c280:	3508      	adds	r5, #8
 800c282:	e7e5      	b.n	800c250 <_dtoa_r+0x340>
 800c284:	f000 80af 	beq.w	800c3e6 <_dtoa_r+0x4d6>
 800c288:	427c      	negs	r4, r7
 800c28a:	4b81      	ldr	r3, [pc, #516]	@ (800c490 <_dtoa_r+0x580>)
 800c28c:	4d81      	ldr	r5, [pc, #516]	@ (800c494 <_dtoa_r+0x584>)
 800c28e:	f004 020f 	and.w	r2, r4, #15
 800c292:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c296:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c29e:	f7f4 f9d3 	bl	8000648 <__aeabi_dmul>
 800c2a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2a6:	1124      	asrs	r4, r4, #4
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	2602      	movs	r6, #2
 800c2ac:	2c00      	cmp	r4, #0
 800c2ae:	f040 808f 	bne.w	800c3d0 <_dtoa_r+0x4c0>
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d1d3      	bne.n	800c25e <_dtoa_r+0x34e>
 800c2b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c2b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	f000 8094 	beq.w	800c3ea <_dtoa_r+0x4da>
 800c2c2:	4b75      	ldr	r3, [pc, #468]	@ (800c498 <_dtoa_r+0x588>)
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	4620      	mov	r0, r4
 800c2c8:	4629      	mov	r1, r5
 800c2ca:	f7f4 fc2f 	bl	8000b2c <__aeabi_dcmplt>
 800c2ce:	2800      	cmp	r0, #0
 800c2d0:	f000 808b 	beq.w	800c3ea <_dtoa_r+0x4da>
 800c2d4:	9b03      	ldr	r3, [sp, #12]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	f000 8087 	beq.w	800c3ea <_dtoa_r+0x4da>
 800c2dc:	f1bb 0f00 	cmp.w	fp, #0
 800c2e0:	dd34      	ble.n	800c34c <_dtoa_r+0x43c>
 800c2e2:	4620      	mov	r0, r4
 800c2e4:	4b6d      	ldr	r3, [pc, #436]	@ (800c49c <_dtoa_r+0x58c>)
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	4629      	mov	r1, r5
 800c2ea:	f7f4 f9ad 	bl	8000648 <__aeabi_dmul>
 800c2ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c2f2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c2f6:	3601      	adds	r6, #1
 800c2f8:	465c      	mov	r4, fp
 800c2fa:	4630      	mov	r0, r6
 800c2fc:	f7f4 f93a 	bl	8000574 <__aeabi_i2d>
 800c300:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c304:	f7f4 f9a0 	bl	8000648 <__aeabi_dmul>
 800c308:	4b65      	ldr	r3, [pc, #404]	@ (800c4a0 <_dtoa_r+0x590>)
 800c30a:	2200      	movs	r2, #0
 800c30c:	f7f3 ffe6 	bl	80002dc <__adddf3>
 800c310:	4605      	mov	r5, r0
 800c312:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c316:	2c00      	cmp	r4, #0
 800c318:	d16a      	bne.n	800c3f0 <_dtoa_r+0x4e0>
 800c31a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c31e:	4b61      	ldr	r3, [pc, #388]	@ (800c4a4 <_dtoa_r+0x594>)
 800c320:	2200      	movs	r2, #0
 800c322:	f7f3 ffd9 	bl	80002d8 <__aeabi_dsub>
 800c326:	4602      	mov	r2, r0
 800c328:	460b      	mov	r3, r1
 800c32a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c32e:	462a      	mov	r2, r5
 800c330:	4633      	mov	r3, r6
 800c332:	f7f4 fc19 	bl	8000b68 <__aeabi_dcmpgt>
 800c336:	2800      	cmp	r0, #0
 800c338:	f040 8298 	bne.w	800c86c <_dtoa_r+0x95c>
 800c33c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c340:	462a      	mov	r2, r5
 800c342:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c346:	f7f4 fbf1 	bl	8000b2c <__aeabi_dcmplt>
 800c34a:	bb38      	cbnz	r0, 800c39c <_dtoa_r+0x48c>
 800c34c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c350:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c354:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c356:	2b00      	cmp	r3, #0
 800c358:	f2c0 8157 	blt.w	800c60a <_dtoa_r+0x6fa>
 800c35c:	2f0e      	cmp	r7, #14
 800c35e:	f300 8154 	bgt.w	800c60a <_dtoa_r+0x6fa>
 800c362:	4b4b      	ldr	r3, [pc, #300]	@ (800c490 <_dtoa_r+0x580>)
 800c364:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c368:	ed93 7b00 	vldr	d7, [r3]
 800c36c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c36e:	2b00      	cmp	r3, #0
 800c370:	ed8d 7b00 	vstr	d7, [sp]
 800c374:	f280 80e5 	bge.w	800c542 <_dtoa_r+0x632>
 800c378:	9b03      	ldr	r3, [sp, #12]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	f300 80e1 	bgt.w	800c542 <_dtoa_r+0x632>
 800c380:	d10c      	bne.n	800c39c <_dtoa_r+0x48c>
 800c382:	4b48      	ldr	r3, [pc, #288]	@ (800c4a4 <_dtoa_r+0x594>)
 800c384:	2200      	movs	r2, #0
 800c386:	ec51 0b17 	vmov	r0, r1, d7
 800c38a:	f7f4 f95d 	bl	8000648 <__aeabi_dmul>
 800c38e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c392:	f7f4 fbdf 	bl	8000b54 <__aeabi_dcmpge>
 800c396:	2800      	cmp	r0, #0
 800c398:	f000 8266 	beq.w	800c868 <_dtoa_r+0x958>
 800c39c:	2400      	movs	r4, #0
 800c39e:	4625      	mov	r5, r4
 800c3a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c3a2:	4656      	mov	r6, sl
 800c3a4:	ea6f 0803 	mvn.w	r8, r3
 800c3a8:	2700      	movs	r7, #0
 800c3aa:	4621      	mov	r1, r4
 800c3ac:	4648      	mov	r0, r9
 800c3ae:	f000 fdf7 	bl	800cfa0 <_Bfree>
 800c3b2:	2d00      	cmp	r5, #0
 800c3b4:	f000 80bd 	beq.w	800c532 <_dtoa_r+0x622>
 800c3b8:	b12f      	cbz	r7, 800c3c6 <_dtoa_r+0x4b6>
 800c3ba:	42af      	cmp	r7, r5
 800c3bc:	d003      	beq.n	800c3c6 <_dtoa_r+0x4b6>
 800c3be:	4639      	mov	r1, r7
 800c3c0:	4648      	mov	r0, r9
 800c3c2:	f000 fded 	bl	800cfa0 <_Bfree>
 800c3c6:	4629      	mov	r1, r5
 800c3c8:	4648      	mov	r0, r9
 800c3ca:	f000 fde9 	bl	800cfa0 <_Bfree>
 800c3ce:	e0b0      	b.n	800c532 <_dtoa_r+0x622>
 800c3d0:	07e2      	lsls	r2, r4, #31
 800c3d2:	d505      	bpl.n	800c3e0 <_dtoa_r+0x4d0>
 800c3d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c3d8:	f7f4 f936 	bl	8000648 <__aeabi_dmul>
 800c3dc:	3601      	adds	r6, #1
 800c3de:	2301      	movs	r3, #1
 800c3e0:	1064      	asrs	r4, r4, #1
 800c3e2:	3508      	adds	r5, #8
 800c3e4:	e762      	b.n	800c2ac <_dtoa_r+0x39c>
 800c3e6:	2602      	movs	r6, #2
 800c3e8:	e765      	b.n	800c2b6 <_dtoa_r+0x3a6>
 800c3ea:	9c03      	ldr	r4, [sp, #12]
 800c3ec:	46b8      	mov	r8, r7
 800c3ee:	e784      	b.n	800c2fa <_dtoa_r+0x3ea>
 800c3f0:	4b27      	ldr	r3, [pc, #156]	@ (800c490 <_dtoa_r+0x580>)
 800c3f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c3f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c3fc:	4454      	add	r4, sl
 800c3fe:	2900      	cmp	r1, #0
 800c400:	d054      	beq.n	800c4ac <_dtoa_r+0x59c>
 800c402:	4929      	ldr	r1, [pc, #164]	@ (800c4a8 <_dtoa_r+0x598>)
 800c404:	2000      	movs	r0, #0
 800c406:	f7f4 fa49 	bl	800089c <__aeabi_ddiv>
 800c40a:	4633      	mov	r3, r6
 800c40c:	462a      	mov	r2, r5
 800c40e:	f7f3 ff63 	bl	80002d8 <__aeabi_dsub>
 800c412:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c416:	4656      	mov	r6, sl
 800c418:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c41c:	f7f4 fbc4 	bl	8000ba8 <__aeabi_d2iz>
 800c420:	4605      	mov	r5, r0
 800c422:	f7f4 f8a7 	bl	8000574 <__aeabi_i2d>
 800c426:	4602      	mov	r2, r0
 800c428:	460b      	mov	r3, r1
 800c42a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c42e:	f7f3 ff53 	bl	80002d8 <__aeabi_dsub>
 800c432:	3530      	adds	r5, #48	@ 0x30
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c43c:	f806 5b01 	strb.w	r5, [r6], #1
 800c440:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c444:	f7f4 fb72 	bl	8000b2c <__aeabi_dcmplt>
 800c448:	2800      	cmp	r0, #0
 800c44a:	d172      	bne.n	800c532 <_dtoa_r+0x622>
 800c44c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c450:	4911      	ldr	r1, [pc, #68]	@ (800c498 <_dtoa_r+0x588>)
 800c452:	2000      	movs	r0, #0
 800c454:	f7f3 ff40 	bl	80002d8 <__aeabi_dsub>
 800c458:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c45c:	f7f4 fb66 	bl	8000b2c <__aeabi_dcmplt>
 800c460:	2800      	cmp	r0, #0
 800c462:	f040 80b4 	bne.w	800c5ce <_dtoa_r+0x6be>
 800c466:	42a6      	cmp	r6, r4
 800c468:	f43f af70 	beq.w	800c34c <_dtoa_r+0x43c>
 800c46c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c470:	4b0a      	ldr	r3, [pc, #40]	@ (800c49c <_dtoa_r+0x58c>)
 800c472:	2200      	movs	r2, #0
 800c474:	f7f4 f8e8 	bl	8000648 <__aeabi_dmul>
 800c478:	4b08      	ldr	r3, [pc, #32]	@ (800c49c <_dtoa_r+0x58c>)
 800c47a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c47e:	2200      	movs	r2, #0
 800c480:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c484:	f7f4 f8e0 	bl	8000648 <__aeabi_dmul>
 800c488:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c48c:	e7c4      	b.n	800c418 <_dtoa_r+0x508>
 800c48e:	bf00      	nop
 800c490:	0800de60 	.word	0x0800de60
 800c494:	0800de38 	.word	0x0800de38
 800c498:	3ff00000 	.word	0x3ff00000
 800c49c:	40240000 	.word	0x40240000
 800c4a0:	401c0000 	.word	0x401c0000
 800c4a4:	40140000 	.word	0x40140000
 800c4a8:	3fe00000 	.word	0x3fe00000
 800c4ac:	4631      	mov	r1, r6
 800c4ae:	4628      	mov	r0, r5
 800c4b0:	f7f4 f8ca 	bl	8000648 <__aeabi_dmul>
 800c4b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c4b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c4ba:	4656      	mov	r6, sl
 800c4bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4c0:	f7f4 fb72 	bl	8000ba8 <__aeabi_d2iz>
 800c4c4:	4605      	mov	r5, r0
 800c4c6:	f7f4 f855 	bl	8000574 <__aeabi_i2d>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4d2:	f7f3 ff01 	bl	80002d8 <__aeabi_dsub>
 800c4d6:	3530      	adds	r5, #48	@ 0x30
 800c4d8:	f806 5b01 	strb.w	r5, [r6], #1
 800c4dc:	4602      	mov	r2, r0
 800c4de:	460b      	mov	r3, r1
 800c4e0:	42a6      	cmp	r6, r4
 800c4e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c4e6:	f04f 0200 	mov.w	r2, #0
 800c4ea:	d124      	bne.n	800c536 <_dtoa_r+0x626>
 800c4ec:	4baf      	ldr	r3, [pc, #700]	@ (800c7ac <_dtoa_r+0x89c>)
 800c4ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c4f2:	f7f3 fef3 	bl	80002dc <__adddf3>
 800c4f6:	4602      	mov	r2, r0
 800c4f8:	460b      	mov	r3, r1
 800c4fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4fe:	f7f4 fb33 	bl	8000b68 <__aeabi_dcmpgt>
 800c502:	2800      	cmp	r0, #0
 800c504:	d163      	bne.n	800c5ce <_dtoa_r+0x6be>
 800c506:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c50a:	49a8      	ldr	r1, [pc, #672]	@ (800c7ac <_dtoa_r+0x89c>)
 800c50c:	2000      	movs	r0, #0
 800c50e:	f7f3 fee3 	bl	80002d8 <__aeabi_dsub>
 800c512:	4602      	mov	r2, r0
 800c514:	460b      	mov	r3, r1
 800c516:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c51a:	f7f4 fb07 	bl	8000b2c <__aeabi_dcmplt>
 800c51e:	2800      	cmp	r0, #0
 800c520:	f43f af14 	beq.w	800c34c <_dtoa_r+0x43c>
 800c524:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c526:	1e73      	subs	r3, r6, #1
 800c528:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c52a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c52e:	2b30      	cmp	r3, #48	@ 0x30
 800c530:	d0f8      	beq.n	800c524 <_dtoa_r+0x614>
 800c532:	4647      	mov	r7, r8
 800c534:	e03b      	b.n	800c5ae <_dtoa_r+0x69e>
 800c536:	4b9e      	ldr	r3, [pc, #632]	@ (800c7b0 <_dtoa_r+0x8a0>)
 800c538:	f7f4 f886 	bl	8000648 <__aeabi_dmul>
 800c53c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c540:	e7bc      	b.n	800c4bc <_dtoa_r+0x5ac>
 800c542:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c546:	4656      	mov	r6, sl
 800c548:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c54c:	4620      	mov	r0, r4
 800c54e:	4629      	mov	r1, r5
 800c550:	f7f4 f9a4 	bl	800089c <__aeabi_ddiv>
 800c554:	f7f4 fb28 	bl	8000ba8 <__aeabi_d2iz>
 800c558:	4680      	mov	r8, r0
 800c55a:	f7f4 f80b 	bl	8000574 <__aeabi_i2d>
 800c55e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c562:	f7f4 f871 	bl	8000648 <__aeabi_dmul>
 800c566:	4602      	mov	r2, r0
 800c568:	460b      	mov	r3, r1
 800c56a:	4620      	mov	r0, r4
 800c56c:	4629      	mov	r1, r5
 800c56e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c572:	f7f3 feb1 	bl	80002d8 <__aeabi_dsub>
 800c576:	f806 4b01 	strb.w	r4, [r6], #1
 800c57a:	9d03      	ldr	r5, [sp, #12]
 800c57c:	eba6 040a 	sub.w	r4, r6, sl
 800c580:	42a5      	cmp	r5, r4
 800c582:	4602      	mov	r2, r0
 800c584:	460b      	mov	r3, r1
 800c586:	d133      	bne.n	800c5f0 <_dtoa_r+0x6e0>
 800c588:	f7f3 fea8 	bl	80002dc <__adddf3>
 800c58c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c590:	4604      	mov	r4, r0
 800c592:	460d      	mov	r5, r1
 800c594:	f7f4 fae8 	bl	8000b68 <__aeabi_dcmpgt>
 800c598:	b9c0      	cbnz	r0, 800c5cc <_dtoa_r+0x6bc>
 800c59a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c59e:	4620      	mov	r0, r4
 800c5a0:	4629      	mov	r1, r5
 800c5a2:	f7f4 fab9 	bl	8000b18 <__aeabi_dcmpeq>
 800c5a6:	b110      	cbz	r0, 800c5ae <_dtoa_r+0x69e>
 800c5a8:	f018 0f01 	tst.w	r8, #1
 800c5ac:	d10e      	bne.n	800c5cc <_dtoa_r+0x6bc>
 800c5ae:	9902      	ldr	r1, [sp, #8]
 800c5b0:	4648      	mov	r0, r9
 800c5b2:	f000 fcf5 	bl	800cfa0 <_Bfree>
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	7033      	strb	r3, [r6, #0]
 800c5ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c5bc:	3701      	adds	r7, #1
 800c5be:	601f      	str	r7, [r3, #0]
 800c5c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	f000 824b 	beq.w	800ca5e <_dtoa_r+0xb4e>
 800c5c8:	601e      	str	r6, [r3, #0]
 800c5ca:	e248      	b.n	800ca5e <_dtoa_r+0xb4e>
 800c5cc:	46b8      	mov	r8, r7
 800c5ce:	4633      	mov	r3, r6
 800c5d0:	461e      	mov	r6, r3
 800c5d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c5d6:	2a39      	cmp	r2, #57	@ 0x39
 800c5d8:	d106      	bne.n	800c5e8 <_dtoa_r+0x6d8>
 800c5da:	459a      	cmp	sl, r3
 800c5dc:	d1f8      	bne.n	800c5d0 <_dtoa_r+0x6c0>
 800c5de:	2230      	movs	r2, #48	@ 0x30
 800c5e0:	f108 0801 	add.w	r8, r8, #1
 800c5e4:	f88a 2000 	strb.w	r2, [sl]
 800c5e8:	781a      	ldrb	r2, [r3, #0]
 800c5ea:	3201      	adds	r2, #1
 800c5ec:	701a      	strb	r2, [r3, #0]
 800c5ee:	e7a0      	b.n	800c532 <_dtoa_r+0x622>
 800c5f0:	4b6f      	ldr	r3, [pc, #444]	@ (800c7b0 <_dtoa_r+0x8a0>)
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f7f4 f828 	bl	8000648 <__aeabi_dmul>
 800c5f8:	2200      	movs	r2, #0
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	4604      	mov	r4, r0
 800c5fe:	460d      	mov	r5, r1
 800c600:	f7f4 fa8a 	bl	8000b18 <__aeabi_dcmpeq>
 800c604:	2800      	cmp	r0, #0
 800c606:	d09f      	beq.n	800c548 <_dtoa_r+0x638>
 800c608:	e7d1      	b.n	800c5ae <_dtoa_r+0x69e>
 800c60a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c60c:	2a00      	cmp	r2, #0
 800c60e:	f000 80ea 	beq.w	800c7e6 <_dtoa_r+0x8d6>
 800c612:	9a07      	ldr	r2, [sp, #28]
 800c614:	2a01      	cmp	r2, #1
 800c616:	f300 80cd 	bgt.w	800c7b4 <_dtoa_r+0x8a4>
 800c61a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c61c:	2a00      	cmp	r2, #0
 800c61e:	f000 80c1 	beq.w	800c7a4 <_dtoa_r+0x894>
 800c622:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c626:	9c08      	ldr	r4, [sp, #32]
 800c628:	9e00      	ldr	r6, [sp, #0]
 800c62a:	9a00      	ldr	r2, [sp, #0]
 800c62c:	441a      	add	r2, r3
 800c62e:	9200      	str	r2, [sp, #0]
 800c630:	9a06      	ldr	r2, [sp, #24]
 800c632:	2101      	movs	r1, #1
 800c634:	441a      	add	r2, r3
 800c636:	4648      	mov	r0, r9
 800c638:	9206      	str	r2, [sp, #24]
 800c63a:	f000 fd65 	bl	800d108 <__i2b>
 800c63e:	4605      	mov	r5, r0
 800c640:	b166      	cbz	r6, 800c65c <_dtoa_r+0x74c>
 800c642:	9b06      	ldr	r3, [sp, #24]
 800c644:	2b00      	cmp	r3, #0
 800c646:	dd09      	ble.n	800c65c <_dtoa_r+0x74c>
 800c648:	42b3      	cmp	r3, r6
 800c64a:	9a00      	ldr	r2, [sp, #0]
 800c64c:	bfa8      	it	ge
 800c64e:	4633      	movge	r3, r6
 800c650:	1ad2      	subs	r2, r2, r3
 800c652:	9200      	str	r2, [sp, #0]
 800c654:	9a06      	ldr	r2, [sp, #24]
 800c656:	1af6      	subs	r6, r6, r3
 800c658:	1ad3      	subs	r3, r2, r3
 800c65a:	9306      	str	r3, [sp, #24]
 800c65c:	9b08      	ldr	r3, [sp, #32]
 800c65e:	b30b      	cbz	r3, 800c6a4 <_dtoa_r+0x794>
 800c660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c662:	2b00      	cmp	r3, #0
 800c664:	f000 80c6 	beq.w	800c7f4 <_dtoa_r+0x8e4>
 800c668:	2c00      	cmp	r4, #0
 800c66a:	f000 80c0 	beq.w	800c7ee <_dtoa_r+0x8de>
 800c66e:	4629      	mov	r1, r5
 800c670:	4622      	mov	r2, r4
 800c672:	4648      	mov	r0, r9
 800c674:	f000 fe00 	bl	800d278 <__pow5mult>
 800c678:	9a02      	ldr	r2, [sp, #8]
 800c67a:	4601      	mov	r1, r0
 800c67c:	4605      	mov	r5, r0
 800c67e:	4648      	mov	r0, r9
 800c680:	f000 fd58 	bl	800d134 <__multiply>
 800c684:	9902      	ldr	r1, [sp, #8]
 800c686:	4680      	mov	r8, r0
 800c688:	4648      	mov	r0, r9
 800c68a:	f000 fc89 	bl	800cfa0 <_Bfree>
 800c68e:	9b08      	ldr	r3, [sp, #32]
 800c690:	1b1b      	subs	r3, r3, r4
 800c692:	9308      	str	r3, [sp, #32]
 800c694:	f000 80b1 	beq.w	800c7fa <_dtoa_r+0x8ea>
 800c698:	9a08      	ldr	r2, [sp, #32]
 800c69a:	4641      	mov	r1, r8
 800c69c:	4648      	mov	r0, r9
 800c69e:	f000 fdeb 	bl	800d278 <__pow5mult>
 800c6a2:	9002      	str	r0, [sp, #8]
 800c6a4:	2101      	movs	r1, #1
 800c6a6:	4648      	mov	r0, r9
 800c6a8:	f000 fd2e 	bl	800d108 <__i2b>
 800c6ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6ae:	4604      	mov	r4, r0
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	f000 81d8 	beq.w	800ca66 <_dtoa_r+0xb56>
 800c6b6:	461a      	mov	r2, r3
 800c6b8:	4601      	mov	r1, r0
 800c6ba:	4648      	mov	r0, r9
 800c6bc:	f000 fddc 	bl	800d278 <__pow5mult>
 800c6c0:	9b07      	ldr	r3, [sp, #28]
 800c6c2:	2b01      	cmp	r3, #1
 800c6c4:	4604      	mov	r4, r0
 800c6c6:	f300 809f 	bgt.w	800c808 <_dtoa_r+0x8f8>
 800c6ca:	9b04      	ldr	r3, [sp, #16]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	f040 8097 	bne.w	800c800 <_dtoa_r+0x8f0>
 800c6d2:	9b05      	ldr	r3, [sp, #20]
 800c6d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	f040 8093 	bne.w	800c804 <_dtoa_r+0x8f4>
 800c6de:	9b05      	ldr	r3, [sp, #20]
 800c6e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c6e4:	0d1b      	lsrs	r3, r3, #20
 800c6e6:	051b      	lsls	r3, r3, #20
 800c6e8:	b133      	cbz	r3, 800c6f8 <_dtoa_r+0x7e8>
 800c6ea:	9b00      	ldr	r3, [sp, #0]
 800c6ec:	3301      	adds	r3, #1
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	9b06      	ldr	r3, [sp, #24]
 800c6f2:	3301      	adds	r3, #1
 800c6f4:	9306      	str	r3, [sp, #24]
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	9308      	str	r3, [sp, #32]
 800c6fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	f000 81b8 	beq.w	800ca72 <_dtoa_r+0xb62>
 800c702:	6923      	ldr	r3, [r4, #16]
 800c704:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c708:	6918      	ldr	r0, [r3, #16]
 800c70a:	f000 fcb1 	bl	800d070 <__hi0bits>
 800c70e:	f1c0 0020 	rsb	r0, r0, #32
 800c712:	9b06      	ldr	r3, [sp, #24]
 800c714:	4418      	add	r0, r3
 800c716:	f010 001f 	ands.w	r0, r0, #31
 800c71a:	f000 8082 	beq.w	800c822 <_dtoa_r+0x912>
 800c71e:	f1c0 0320 	rsb	r3, r0, #32
 800c722:	2b04      	cmp	r3, #4
 800c724:	dd73      	ble.n	800c80e <_dtoa_r+0x8fe>
 800c726:	9b00      	ldr	r3, [sp, #0]
 800c728:	f1c0 001c 	rsb	r0, r0, #28
 800c72c:	4403      	add	r3, r0
 800c72e:	9300      	str	r3, [sp, #0]
 800c730:	9b06      	ldr	r3, [sp, #24]
 800c732:	4403      	add	r3, r0
 800c734:	4406      	add	r6, r0
 800c736:	9306      	str	r3, [sp, #24]
 800c738:	9b00      	ldr	r3, [sp, #0]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	dd05      	ble.n	800c74a <_dtoa_r+0x83a>
 800c73e:	9902      	ldr	r1, [sp, #8]
 800c740:	461a      	mov	r2, r3
 800c742:	4648      	mov	r0, r9
 800c744:	f000 fdf2 	bl	800d32c <__lshift>
 800c748:	9002      	str	r0, [sp, #8]
 800c74a:	9b06      	ldr	r3, [sp, #24]
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	dd05      	ble.n	800c75c <_dtoa_r+0x84c>
 800c750:	4621      	mov	r1, r4
 800c752:	461a      	mov	r2, r3
 800c754:	4648      	mov	r0, r9
 800c756:	f000 fde9 	bl	800d32c <__lshift>
 800c75a:	4604      	mov	r4, r0
 800c75c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d061      	beq.n	800c826 <_dtoa_r+0x916>
 800c762:	9802      	ldr	r0, [sp, #8]
 800c764:	4621      	mov	r1, r4
 800c766:	f000 fe4d 	bl	800d404 <__mcmp>
 800c76a:	2800      	cmp	r0, #0
 800c76c:	da5b      	bge.n	800c826 <_dtoa_r+0x916>
 800c76e:	2300      	movs	r3, #0
 800c770:	9902      	ldr	r1, [sp, #8]
 800c772:	220a      	movs	r2, #10
 800c774:	4648      	mov	r0, r9
 800c776:	f000 fc35 	bl	800cfe4 <__multadd>
 800c77a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c77c:	9002      	str	r0, [sp, #8]
 800c77e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c782:	2b00      	cmp	r3, #0
 800c784:	f000 8177 	beq.w	800ca76 <_dtoa_r+0xb66>
 800c788:	4629      	mov	r1, r5
 800c78a:	2300      	movs	r3, #0
 800c78c:	220a      	movs	r2, #10
 800c78e:	4648      	mov	r0, r9
 800c790:	f000 fc28 	bl	800cfe4 <__multadd>
 800c794:	f1bb 0f00 	cmp.w	fp, #0
 800c798:	4605      	mov	r5, r0
 800c79a:	dc6f      	bgt.n	800c87c <_dtoa_r+0x96c>
 800c79c:	9b07      	ldr	r3, [sp, #28]
 800c79e:	2b02      	cmp	r3, #2
 800c7a0:	dc49      	bgt.n	800c836 <_dtoa_r+0x926>
 800c7a2:	e06b      	b.n	800c87c <_dtoa_r+0x96c>
 800c7a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c7a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c7aa:	e73c      	b.n	800c626 <_dtoa_r+0x716>
 800c7ac:	3fe00000 	.word	0x3fe00000
 800c7b0:	40240000 	.word	0x40240000
 800c7b4:	9b03      	ldr	r3, [sp, #12]
 800c7b6:	1e5c      	subs	r4, r3, #1
 800c7b8:	9b08      	ldr	r3, [sp, #32]
 800c7ba:	42a3      	cmp	r3, r4
 800c7bc:	db09      	blt.n	800c7d2 <_dtoa_r+0x8c2>
 800c7be:	1b1c      	subs	r4, r3, r4
 800c7c0:	9b03      	ldr	r3, [sp, #12]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	f6bf af30 	bge.w	800c628 <_dtoa_r+0x718>
 800c7c8:	9b00      	ldr	r3, [sp, #0]
 800c7ca:	9a03      	ldr	r2, [sp, #12]
 800c7cc:	1a9e      	subs	r6, r3, r2
 800c7ce:	2300      	movs	r3, #0
 800c7d0:	e72b      	b.n	800c62a <_dtoa_r+0x71a>
 800c7d2:	9b08      	ldr	r3, [sp, #32]
 800c7d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c7d6:	9408      	str	r4, [sp, #32]
 800c7d8:	1ae3      	subs	r3, r4, r3
 800c7da:	441a      	add	r2, r3
 800c7dc:	9e00      	ldr	r6, [sp, #0]
 800c7de:	9b03      	ldr	r3, [sp, #12]
 800c7e0:	920d      	str	r2, [sp, #52]	@ 0x34
 800c7e2:	2400      	movs	r4, #0
 800c7e4:	e721      	b.n	800c62a <_dtoa_r+0x71a>
 800c7e6:	9c08      	ldr	r4, [sp, #32]
 800c7e8:	9e00      	ldr	r6, [sp, #0]
 800c7ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c7ec:	e728      	b.n	800c640 <_dtoa_r+0x730>
 800c7ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c7f2:	e751      	b.n	800c698 <_dtoa_r+0x788>
 800c7f4:	9a08      	ldr	r2, [sp, #32]
 800c7f6:	9902      	ldr	r1, [sp, #8]
 800c7f8:	e750      	b.n	800c69c <_dtoa_r+0x78c>
 800c7fa:	f8cd 8008 	str.w	r8, [sp, #8]
 800c7fe:	e751      	b.n	800c6a4 <_dtoa_r+0x794>
 800c800:	2300      	movs	r3, #0
 800c802:	e779      	b.n	800c6f8 <_dtoa_r+0x7e8>
 800c804:	9b04      	ldr	r3, [sp, #16]
 800c806:	e777      	b.n	800c6f8 <_dtoa_r+0x7e8>
 800c808:	2300      	movs	r3, #0
 800c80a:	9308      	str	r3, [sp, #32]
 800c80c:	e779      	b.n	800c702 <_dtoa_r+0x7f2>
 800c80e:	d093      	beq.n	800c738 <_dtoa_r+0x828>
 800c810:	9a00      	ldr	r2, [sp, #0]
 800c812:	331c      	adds	r3, #28
 800c814:	441a      	add	r2, r3
 800c816:	9200      	str	r2, [sp, #0]
 800c818:	9a06      	ldr	r2, [sp, #24]
 800c81a:	441a      	add	r2, r3
 800c81c:	441e      	add	r6, r3
 800c81e:	9206      	str	r2, [sp, #24]
 800c820:	e78a      	b.n	800c738 <_dtoa_r+0x828>
 800c822:	4603      	mov	r3, r0
 800c824:	e7f4      	b.n	800c810 <_dtoa_r+0x900>
 800c826:	9b03      	ldr	r3, [sp, #12]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	46b8      	mov	r8, r7
 800c82c:	dc20      	bgt.n	800c870 <_dtoa_r+0x960>
 800c82e:	469b      	mov	fp, r3
 800c830:	9b07      	ldr	r3, [sp, #28]
 800c832:	2b02      	cmp	r3, #2
 800c834:	dd1e      	ble.n	800c874 <_dtoa_r+0x964>
 800c836:	f1bb 0f00 	cmp.w	fp, #0
 800c83a:	f47f adb1 	bne.w	800c3a0 <_dtoa_r+0x490>
 800c83e:	4621      	mov	r1, r4
 800c840:	465b      	mov	r3, fp
 800c842:	2205      	movs	r2, #5
 800c844:	4648      	mov	r0, r9
 800c846:	f000 fbcd 	bl	800cfe4 <__multadd>
 800c84a:	4601      	mov	r1, r0
 800c84c:	4604      	mov	r4, r0
 800c84e:	9802      	ldr	r0, [sp, #8]
 800c850:	f000 fdd8 	bl	800d404 <__mcmp>
 800c854:	2800      	cmp	r0, #0
 800c856:	f77f ada3 	ble.w	800c3a0 <_dtoa_r+0x490>
 800c85a:	4656      	mov	r6, sl
 800c85c:	2331      	movs	r3, #49	@ 0x31
 800c85e:	f806 3b01 	strb.w	r3, [r6], #1
 800c862:	f108 0801 	add.w	r8, r8, #1
 800c866:	e59f      	b.n	800c3a8 <_dtoa_r+0x498>
 800c868:	9c03      	ldr	r4, [sp, #12]
 800c86a:	46b8      	mov	r8, r7
 800c86c:	4625      	mov	r5, r4
 800c86e:	e7f4      	b.n	800c85a <_dtoa_r+0x94a>
 800c870:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c874:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c876:	2b00      	cmp	r3, #0
 800c878:	f000 8101 	beq.w	800ca7e <_dtoa_r+0xb6e>
 800c87c:	2e00      	cmp	r6, #0
 800c87e:	dd05      	ble.n	800c88c <_dtoa_r+0x97c>
 800c880:	4629      	mov	r1, r5
 800c882:	4632      	mov	r2, r6
 800c884:	4648      	mov	r0, r9
 800c886:	f000 fd51 	bl	800d32c <__lshift>
 800c88a:	4605      	mov	r5, r0
 800c88c:	9b08      	ldr	r3, [sp, #32]
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d05c      	beq.n	800c94c <_dtoa_r+0xa3c>
 800c892:	6869      	ldr	r1, [r5, #4]
 800c894:	4648      	mov	r0, r9
 800c896:	f000 fb43 	bl	800cf20 <_Balloc>
 800c89a:	4606      	mov	r6, r0
 800c89c:	b928      	cbnz	r0, 800c8aa <_dtoa_r+0x99a>
 800c89e:	4b82      	ldr	r3, [pc, #520]	@ (800caa8 <_dtoa_r+0xb98>)
 800c8a0:	4602      	mov	r2, r0
 800c8a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c8a6:	f7ff bb4a 	b.w	800bf3e <_dtoa_r+0x2e>
 800c8aa:	692a      	ldr	r2, [r5, #16]
 800c8ac:	3202      	adds	r2, #2
 800c8ae:	0092      	lsls	r2, r2, #2
 800c8b0:	f105 010c 	add.w	r1, r5, #12
 800c8b4:	300c      	adds	r0, #12
 800c8b6:	f001 f893 	bl	800d9e0 <memcpy>
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	4631      	mov	r1, r6
 800c8be:	4648      	mov	r0, r9
 800c8c0:	f000 fd34 	bl	800d32c <__lshift>
 800c8c4:	f10a 0301 	add.w	r3, sl, #1
 800c8c8:	9300      	str	r3, [sp, #0]
 800c8ca:	eb0a 030b 	add.w	r3, sl, fp
 800c8ce:	9308      	str	r3, [sp, #32]
 800c8d0:	9b04      	ldr	r3, [sp, #16]
 800c8d2:	f003 0301 	and.w	r3, r3, #1
 800c8d6:	462f      	mov	r7, r5
 800c8d8:	9306      	str	r3, [sp, #24]
 800c8da:	4605      	mov	r5, r0
 800c8dc:	9b00      	ldr	r3, [sp, #0]
 800c8de:	9802      	ldr	r0, [sp, #8]
 800c8e0:	4621      	mov	r1, r4
 800c8e2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c8e6:	f7ff fa88 	bl	800bdfa <quorem>
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	3330      	adds	r3, #48	@ 0x30
 800c8ee:	9003      	str	r0, [sp, #12]
 800c8f0:	4639      	mov	r1, r7
 800c8f2:	9802      	ldr	r0, [sp, #8]
 800c8f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8f6:	f000 fd85 	bl	800d404 <__mcmp>
 800c8fa:	462a      	mov	r2, r5
 800c8fc:	9004      	str	r0, [sp, #16]
 800c8fe:	4621      	mov	r1, r4
 800c900:	4648      	mov	r0, r9
 800c902:	f000 fd9b 	bl	800d43c <__mdiff>
 800c906:	68c2      	ldr	r2, [r0, #12]
 800c908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c90a:	4606      	mov	r6, r0
 800c90c:	bb02      	cbnz	r2, 800c950 <_dtoa_r+0xa40>
 800c90e:	4601      	mov	r1, r0
 800c910:	9802      	ldr	r0, [sp, #8]
 800c912:	f000 fd77 	bl	800d404 <__mcmp>
 800c916:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c918:	4602      	mov	r2, r0
 800c91a:	4631      	mov	r1, r6
 800c91c:	4648      	mov	r0, r9
 800c91e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c920:	9309      	str	r3, [sp, #36]	@ 0x24
 800c922:	f000 fb3d 	bl	800cfa0 <_Bfree>
 800c926:	9b07      	ldr	r3, [sp, #28]
 800c928:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c92a:	9e00      	ldr	r6, [sp, #0]
 800c92c:	ea42 0103 	orr.w	r1, r2, r3
 800c930:	9b06      	ldr	r3, [sp, #24]
 800c932:	4319      	orrs	r1, r3
 800c934:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c936:	d10d      	bne.n	800c954 <_dtoa_r+0xa44>
 800c938:	2b39      	cmp	r3, #57	@ 0x39
 800c93a:	d027      	beq.n	800c98c <_dtoa_r+0xa7c>
 800c93c:	9a04      	ldr	r2, [sp, #16]
 800c93e:	2a00      	cmp	r2, #0
 800c940:	dd01      	ble.n	800c946 <_dtoa_r+0xa36>
 800c942:	9b03      	ldr	r3, [sp, #12]
 800c944:	3331      	adds	r3, #49	@ 0x31
 800c946:	f88b 3000 	strb.w	r3, [fp]
 800c94a:	e52e      	b.n	800c3aa <_dtoa_r+0x49a>
 800c94c:	4628      	mov	r0, r5
 800c94e:	e7b9      	b.n	800c8c4 <_dtoa_r+0x9b4>
 800c950:	2201      	movs	r2, #1
 800c952:	e7e2      	b.n	800c91a <_dtoa_r+0xa0a>
 800c954:	9904      	ldr	r1, [sp, #16]
 800c956:	2900      	cmp	r1, #0
 800c958:	db04      	blt.n	800c964 <_dtoa_r+0xa54>
 800c95a:	9807      	ldr	r0, [sp, #28]
 800c95c:	4301      	orrs	r1, r0
 800c95e:	9806      	ldr	r0, [sp, #24]
 800c960:	4301      	orrs	r1, r0
 800c962:	d120      	bne.n	800c9a6 <_dtoa_r+0xa96>
 800c964:	2a00      	cmp	r2, #0
 800c966:	ddee      	ble.n	800c946 <_dtoa_r+0xa36>
 800c968:	9902      	ldr	r1, [sp, #8]
 800c96a:	9300      	str	r3, [sp, #0]
 800c96c:	2201      	movs	r2, #1
 800c96e:	4648      	mov	r0, r9
 800c970:	f000 fcdc 	bl	800d32c <__lshift>
 800c974:	4621      	mov	r1, r4
 800c976:	9002      	str	r0, [sp, #8]
 800c978:	f000 fd44 	bl	800d404 <__mcmp>
 800c97c:	2800      	cmp	r0, #0
 800c97e:	9b00      	ldr	r3, [sp, #0]
 800c980:	dc02      	bgt.n	800c988 <_dtoa_r+0xa78>
 800c982:	d1e0      	bne.n	800c946 <_dtoa_r+0xa36>
 800c984:	07da      	lsls	r2, r3, #31
 800c986:	d5de      	bpl.n	800c946 <_dtoa_r+0xa36>
 800c988:	2b39      	cmp	r3, #57	@ 0x39
 800c98a:	d1da      	bne.n	800c942 <_dtoa_r+0xa32>
 800c98c:	2339      	movs	r3, #57	@ 0x39
 800c98e:	f88b 3000 	strb.w	r3, [fp]
 800c992:	4633      	mov	r3, r6
 800c994:	461e      	mov	r6, r3
 800c996:	3b01      	subs	r3, #1
 800c998:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c99c:	2a39      	cmp	r2, #57	@ 0x39
 800c99e:	d04e      	beq.n	800ca3e <_dtoa_r+0xb2e>
 800c9a0:	3201      	adds	r2, #1
 800c9a2:	701a      	strb	r2, [r3, #0]
 800c9a4:	e501      	b.n	800c3aa <_dtoa_r+0x49a>
 800c9a6:	2a00      	cmp	r2, #0
 800c9a8:	dd03      	ble.n	800c9b2 <_dtoa_r+0xaa2>
 800c9aa:	2b39      	cmp	r3, #57	@ 0x39
 800c9ac:	d0ee      	beq.n	800c98c <_dtoa_r+0xa7c>
 800c9ae:	3301      	adds	r3, #1
 800c9b0:	e7c9      	b.n	800c946 <_dtoa_r+0xa36>
 800c9b2:	9a00      	ldr	r2, [sp, #0]
 800c9b4:	9908      	ldr	r1, [sp, #32]
 800c9b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c9ba:	428a      	cmp	r2, r1
 800c9bc:	d028      	beq.n	800ca10 <_dtoa_r+0xb00>
 800c9be:	9902      	ldr	r1, [sp, #8]
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	220a      	movs	r2, #10
 800c9c4:	4648      	mov	r0, r9
 800c9c6:	f000 fb0d 	bl	800cfe4 <__multadd>
 800c9ca:	42af      	cmp	r7, r5
 800c9cc:	9002      	str	r0, [sp, #8]
 800c9ce:	f04f 0300 	mov.w	r3, #0
 800c9d2:	f04f 020a 	mov.w	r2, #10
 800c9d6:	4639      	mov	r1, r7
 800c9d8:	4648      	mov	r0, r9
 800c9da:	d107      	bne.n	800c9ec <_dtoa_r+0xadc>
 800c9dc:	f000 fb02 	bl	800cfe4 <__multadd>
 800c9e0:	4607      	mov	r7, r0
 800c9e2:	4605      	mov	r5, r0
 800c9e4:	9b00      	ldr	r3, [sp, #0]
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	9300      	str	r3, [sp, #0]
 800c9ea:	e777      	b.n	800c8dc <_dtoa_r+0x9cc>
 800c9ec:	f000 fafa 	bl	800cfe4 <__multadd>
 800c9f0:	4629      	mov	r1, r5
 800c9f2:	4607      	mov	r7, r0
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	220a      	movs	r2, #10
 800c9f8:	4648      	mov	r0, r9
 800c9fa:	f000 faf3 	bl	800cfe4 <__multadd>
 800c9fe:	4605      	mov	r5, r0
 800ca00:	e7f0      	b.n	800c9e4 <_dtoa_r+0xad4>
 800ca02:	f1bb 0f00 	cmp.w	fp, #0
 800ca06:	bfcc      	ite	gt
 800ca08:	465e      	movgt	r6, fp
 800ca0a:	2601      	movle	r6, #1
 800ca0c:	4456      	add	r6, sl
 800ca0e:	2700      	movs	r7, #0
 800ca10:	9902      	ldr	r1, [sp, #8]
 800ca12:	9300      	str	r3, [sp, #0]
 800ca14:	2201      	movs	r2, #1
 800ca16:	4648      	mov	r0, r9
 800ca18:	f000 fc88 	bl	800d32c <__lshift>
 800ca1c:	4621      	mov	r1, r4
 800ca1e:	9002      	str	r0, [sp, #8]
 800ca20:	f000 fcf0 	bl	800d404 <__mcmp>
 800ca24:	2800      	cmp	r0, #0
 800ca26:	dcb4      	bgt.n	800c992 <_dtoa_r+0xa82>
 800ca28:	d102      	bne.n	800ca30 <_dtoa_r+0xb20>
 800ca2a:	9b00      	ldr	r3, [sp, #0]
 800ca2c:	07db      	lsls	r3, r3, #31
 800ca2e:	d4b0      	bmi.n	800c992 <_dtoa_r+0xa82>
 800ca30:	4633      	mov	r3, r6
 800ca32:	461e      	mov	r6, r3
 800ca34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ca38:	2a30      	cmp	r2, #48	@ 0x30
 800ca3a:	d0fa      	beq.n	800ca32 <_dtoa_r+0xb22>
 800ca3c:	e4b5      	b.n	800c3aa <_dtoa_r+0x49a>
 800ca3e:	459a      	cmp	sl, r3
 800ca40:	d1a8      	bne.n	800c994 <_dtoa_r+0xa84>
 800ca42:	2331      	movs	r3, #49	@ 0x31
 800ca44:	f108 0801 	add.w	r8, r8, #1
 800ca48:	f88a 3000 	strb.w	r3, [sl]
 800ca4c:	e4ad      	b.n	800c3aa <_dtoa_r+0x49a>
 800ca4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ca50:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800caac <_dtoa_r+0xb9c>
 800ca54:	b11b      	cbz	r3, 800ca5e <_dtoa_r+0xb4e>
 800ca56:	f10a 0308 	add.w	r3, sl, #8
 800ca5a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ca5c:	6013      	str	r3, [r2, #0]
 800ca5e:	4650      	mov	r0, sl
 800ca60:	b017      	add	sp, #92	@ 0x5c
 800ca62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca66:	9b07      	ldr	r3, [sp, #28]
 800ca68:	2b01      	cmp	r3, #1
 800ca6a:	f77f ae2e 	ble.w	800c6ca <_dtoa_r+0x7ba>
 800ca6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ca70:	9308      	str	r3, [sp, #32]
 800ca72:	2001      	movs	r0, #1
 800ca74:	e64d      	b.n	800c712 <_dtoa_r+0x802>
 800ca76:	f1bb 0f00 	cmp.w	fp, #0
 800ca7a:	f77f aed9 	ble.w	800c830 <_dtoa_r+0x920>
 800ca7e:	4656      	mov	r6, sl
 800ca80:	9802      	ldr	r0, [sp, #8]
 800ca82:	4621      	mov	r1, r4
 800ca84:	f7ff f9b9 	bl	800bdfa <quorem>
 800ca88:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ca8c:	f806 3b01 	strb.w	r3, [r6], #1
 800ca90:	eba6 020a 	sub.w	r2, r6, sl
 800ca94:	4593      	cmp	fp, r2
 800ca96:	ddb4      	ble.n	800ca02 <_dtoa_r+0xaf2>
 800ca98:	9902      	ldr	r1, [sp, #8]
 800ca9a:	2300      	movs	r3, #0
 800ca9c:	220a      	movs	r2, #10
 800ca9e:	4648      	mov	r0, r9
 800caa0:	f000 faa0 	bl	800cfe4 <__multadd>
 800caa4:	9002      	str	r0, [sp, #8]
 800caa6:	e7eb      	b.n	800ca80 <_dtoa_r+0xb70>
 800caa8:	0800dda4 	.word	0x0800dda4
 800caac:	0800dd28 	.word	0x0800dd28

0800cab0 <_free_r>:
 800cab0:	b538      	push	{r3, r4, r5, lr}
 800cab2:	4605      	mov	r5, r0
 800cab4:	2900      	cmp	r1, #0
 800cab6:	d041      	beq.n	800cb3c <_free_r+0x8c>
 800cab8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cabc:	1f0c      	subs	r4, r1, #4
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	bfb8      	it	lt
 800cac2:	18e4      	addlt	r4, r4, r3
 800cac4:	f7fe fff8 	bl	800bab8 <__malloc_lock>
 800cac8:	4a1d      	ldr	r2, [pc, #116]	@ (800cb40 <_free_r+0x90>)
 800caca:	6813      	ldr	r3, [r2, #0]
 800cacc:	b933      	cbnz	r3, 800cadc <_free_r+0x2c>
 800cace:	6063      	str	r3, [r4, #4]
 800cad0:	6014      	str	r4, [r2, #0]
 800cad2:	4628      	mov	r0, r5
 800cad4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cad8:	f7fe bff4 	b.w	800bac4 <__malloc_unlock>
 800cadc:	42a3      	cmp	r3, r4
 800cade:	d908      	bls.n	800caf2 <_free_r+0x42>
 800cae0:	6820      	ldr	r0, [r4, #0]
 800cae2:	1821      	adds	r1, r4, r0
 800cae4:	428b      	cmp	r3, r1
 800cae6:	bf01      	itttt	eq
 800cae8:	6819      	ldreq	r1, [r3, #0]
 800caea:	685b      	ldreq	r3, [r3, #4]
 800caec:	1809      	addeq	r1, r1, r0
 800caee:	6021      	streq	r1, [r4, #0]
 800caf0:	e7ed      	b.n	800cace <_free_r+0x1e>
 800caf2:	461a      	mov	r2, r3
 800caf4:	685b      	ldr	r3, [r3, #4]
 800caf6:	b10b      	cbz	r3, 800cafc <_free_r+0x4c>
 800caf8:	42a3      	cmp	r3, r4
 800cafa:	d9fa      	bls.n	800caf2 <_free_r+0x42>
 800cafc:	6811      	ldr	r1, [r2, #0]
 800cafe:	1850      	adds	r0, r2, r1
 800cb00:	42a0      	cmp	r0, r4
 800cb02:	d10b      	bne.n	800cb1c <_free_r+0x6c>
 800cb04:	6820      	ldr	r0, [r4, #0]
 800cb06:	4401      	add	r1, r0
 800cb08:	1850      	adds	r0, r2, r1
 800cb0a:	4283      	cmp	r3, r0
 800cb0c:	6011      	str	r1, [r2, #0]
 800cb0e:	d1e0      	bne.n	800cad2 <_free_r+0x22>
 800cb10:	6818      	ldr	r0, [r3, #0]
 800cb12:	685b      	ldr	r3, [r3, #4]
 800cb14:	6053      	str	r3, [r2, #4]
 800cb16:	4408      	add	r0, r1
 800cb18:	6010      	str	r0, [r2, #0]
 800cb1a:	e7da      	b.n	800cad2 <_free_r+0x22>
 800cb1c:	d902      	bls.n	800cb24 <_free_r+0x74>
 800cb1e:	230c      	movs	r3, #12
 800cb20:	602b      	str	r3, [r5, #0]
 800cb22:	e7d6      	b.n	800cad2 <_free_r+0x22>
 800cb24:	6820      	ldr	r0, [r4, #0]
 800cb26:	1821      	adds	r1, r4, r0
 800cb28:	428b      	cmp	r3, r1
 800cb2a:	bf04      	itt	eq
 800cb2c:	6819      	ldreq	r1, [r3, #0]
 800cb2e:	685b      	ldreq	r3, [r3, #4]
 800cb30:	6063      	str	r3, [r4, #4]
 800cb32:	bf04      	itt	eq
 800cb34:	1809      	addeq	r1, r1, r0
 800cb36:	6021      	streq	r1, [r4, #0]
 800cb38:	6054      	str	r4, [r2, #4]
 800cb3a:	e7ca      	b.n	800cad2 <_free_r+0x22>
 800cb3c:	bd38      	pop	{r3, r4, r5, pc}
 800cb3e:	bf00      	nop
 800cb40:	20001de4 	.word	0x20001de4

0800cb44 <__sfputc_r>:
 800cb44:	6893      	ldr	r3, [r2, #8]
 800cb46:	3b01      	subs	r3, #1
 800cb48:	2b00      	cmp	r3, #0
 800cb4a:	b410      	push	{r4}
 800cb4c:	6093      	str	r3, [r2, #8]
 800cb4e:	da08      	bge.n	800cb62 <__sfputc_r+0x1e>
 800cb50:	6994      	ldr	r4, [r2, #24]
 800cb52:	42a3      	cmp	r3, r4
 800cb54:	db01      	blt.n	800cb5a <__sfputc_r+0x16>
 800cb56:	290a      	cmp	r1, #10
 800cb58:	d103      	bne.n	800cb62 <__sfputc_r+0x1e>
 800cb5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb5e:	f000 bd9c 	b.w	800d69a <__swbuf_r>
 800cb62:	6813      	ldr	r3, [r2, #0]
 800cb64:	1c58      	adds	r0, r3, #1
 800cb66:	6010      	str	r0, [r2, #0]
 800cb68:	7019      	strb	r1, [r3, #0]
 800cb6a:	4608      	mov	r0, r1
 800cb6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cb70:	4770      	bx	lr

0800cb72 <__sfputs_r>:
 800cb72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cb74:	4606      	mov	r6, r0
 800cb76:	460f      	mov	r7, r1
 800cb78:	4614      	mov	r4, r2
 800cb7a:	18d5      	adds	r5, r2, r3
 800cb7c:	42ac      	cmp	r4, r5
 800cb7e:	d101      	bne.n	800cb84 <__sfputs_r+0x12>
 800cb80:	2000      	movs	r0, #0
 800cb82:	e007      	b.n	800cb94 <__sfputs_r+0x22>
 800cb84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb88:	463a      	mov	r2, r7
 800cb8a:	4630      	mov	r0, r6
 800cb8c:	f7ff ffda 	bl	800cb44 <__sfputc_r>
 800cb90:	1c43      	adds	r3, r0, #1
 800cb92:	d1f3      	bne.n	800cb7c <__sfputs_r+0xa>
 800cb94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cb98 <_vfiprintf_r>:
 800cb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb9c:	460d      	mov	r5, r1
 800cb9e:	b09d      	sub	sp, #116	@ 0x74
 800cba0:	4614      	mov	r4, r2
 800cba2:	4698      	mov	r8, r3
 800cba4:	4606      	mov	r6, r0
 800cba6:	b118      	cbz	r0, 800cbb0 <_vfiprintf_r+0x18>
 800cba8:	6a03      	ldr	r3, [r0, #32]
 800cbaa:	b90b      	cbnz	r3, 800cbb0 <_vfiprintf_r+0x18>
 800cbac:	f7ff f81c 	bl	800bbe8 <__sinit>
 800cbb0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbb2:	07d9      	lsls	r1, r3, #31
 800cbb4:	d405      	bmi.n	800cbc2 <_vfiprintf_r+0x2a>
 800cbb6:	89ab      	ldrh	r3, [r5, #12]
 800cbb8:	059a      	lsls	r2, r3, #22
 800cbba:	d402      	bmi.n	800cbc2 <_vfiprintf_r+0x2a>
 800cbbc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbbe:	f7ff f90e 	bl	800bdde <__retarget_lock_acquire_recursive>
 800cbc2:	89ab      	ldrh	r3, [r5, #12]
 800cbc4:	071b      	lsls	r3, r3, #28
 800cbc6:	d501      	bpl.n	800cbcc <_vfiprintf_r+0x34>
 800cbc8:	692b      	ldr	r3, [r5, #16]
 800cbca:	b99b      	cbnz	r3, 800cbf4 <_vfiprintf_r+0x5c>
 800cbcc:	4629      	mov	r1, r5
 800cbce:	4630      	mov	r0, r6
 800cbd0:	f000 fda2 	bl	800d718 <__swsetup_r>
 800cbd4:	b170      	cbz	r0, 800cbf4 <_vfiprintf_r+0x5c>
 800cbd6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cbd8:	07dc      	lsls	r4, r3, #31
 800cbda:	d504      	bpl.n	800cbe6 <_vfiprintf_r+0x4e>
 800cbdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbe0:	b01d      	add	sp, #116	@ 0x74
 800cbe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbe6:	89ab      	ldrh	r3, [r5, #12]
 800cbe8:	0598      	lsls	r0, r3, #22
 800cbea:	d4f7      	bmi.n	800cbdc <_vfiprintf_r+0x44>
 800cbec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cbee:	f7ff f8f7 	bl	800bde0 <__retarget_lock_release_recursive>
 800cbf2:	e7f3      	b.n	800cbdc <_vfiprintf_r+0x44>
 800cbf4:	2300      	movs	r3, #0
 800cbf6:	9309      	str	r3, [sp, #36]	@ 0x24
 800cbf8:	2320      	movs	r3, #32
 800cbfa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cbfe:	f8cd 800c 	str.w	r8, [sp, #12]
 800cc02:	2330      	movs	r3, #48	@ 0x30
 800cc04:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cdb4 <_vfiprintf_r+0x21c>
 800cc08:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cc0c:	f04f 0901 	mov.w	r9, #1
 800cc10:	4623      	mov	r3, r4
 800cc12:	469a      	mov	sl, r3
 800cc14:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc18:	b10a      	cbz	r2, 800cc1e <_vfiprintf_r+0x86>
 800cc1a:	2a25      	cmp	r2, #37	@ 0x25
 800cc1c:	d1f9      	bne.n	800cc12 <_vfiprintf_r+0x7a>
 800cc1e:	ebba 0b04 	subs.w	fp, sl, r4
 800cc22:	d00b      	beq.n	800cc3c <_vfiprintf_r+0xa4>
 800cc24:	465b      	mov	r3, fp
 800cc26:	4622      	mov	r2, r4
 800cc28:	4629      	mov	r1, r5
 800cc2a:	4630      	mov	r0, r6
 800cc2c:	f7ff ffa1 	bl	800cb72 <__sfputs_r>
 800cc30:	3001      	adds	r0, #1
 800cc32:	f000 80a7 	beq.w	800cd84 <_vfiprintf_r+0x1ec>
 800cc36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc38:	445a      	add	r2, fp
 800cc3a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cc3c:	f89a 3000 	ldrb.w	r3, [sl]
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	f000 809f 	beq.w	800cd84 <_vfiprintf_r+0x1ec>
 800cc46:	2300      	movs	r3, #0
 800cc48:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800cc4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cc50:	f10a 0a01 	add.w	sl, sl, #1
 800cc54:	9304      	str	r3, [sp, #16]
 800cc56:	9307      	str	r3, [sp, #28]
 800cc58:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cc5c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cc5e:	4654      	mov	r4, sl
 800cc60:	2205      	movs	r2, #5
 800cc62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc66:	4853      	ldr	r0, [pc, #332]	@ (800cdb4 <_vfiprintf_r+0x21c>)
 800cc68:	f7f3 fada 	bl	8000220 <memchr>
 800cc6c:	9a04      	ldr	r2, [sp, #16]
 800cc6e:	b9d8      	cbnz	r0, 800cca8 <_vfiprintf_r+0x110>
 800cc70:	06d1      	lsls	r1, r2, #27
 800cc72:	bf44      	itt	mi
 800cc74:	2320      	movmi	r3, #32
 800cc76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc7a:	0713      	lsls	r3, r2, #28
 800cc7c:	bf44      	itt	mi
 800cc7e:	232b      	movmi	r3, #43	@ 0x2b
 800cc80:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cc84:	f89a 3000 	ldrb.w	r3, [sl]
 800cc88:	2b2a      	cmp	r3, #42	@ 0x2a
 800cc8a:	d015      	beq.n	800ccb8 <_vfiprintf_r+0x120>
 800cc8c:	9a07      	ldr	r2, [sp, #28]
 800cc8e:	4654      	mov	r4, sl
 800cc90:	2000      	movs	r0, #0
 800cc92:	f04f 0c0a 	mov.w	ip, #10
 800cc96:	4621      	mov	r1, r4
 800cc98:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc9c:	3b30      	subs	r3, #48	@ 0x30
 800cc9e:	2b09      	cmp	r3, #9
 800cca0:	d94b      	bls.n	800cd3a <_vfiprintf_r+0x1a2>
 800cca2:	b1b0      	cbz	r0, 800ccd2 <_vfiprintf_r+0x13a>
 800cca4:	9207      	str	r2, [sp, #28]
 800cca6:	e014      	b.n	800ccd2 <_vfiprintf_r+0x13a>
 800cca8:	eba0 0308 	sub.w	r3, r0, r8
 800ccac:	fa09 f303 	lsl.w	r3, r9, r3
 800ccb0:	4313      	orrs	r3, r2
 800ccb2:	9304      	str	r3, [sp, #16]
 800ccb4:	46a2      	mov	sl, r4
 800ccb6:	e7d2      	b.n	800cc5e <_vfiprintf_r+0xc6>
 800ccb8:	9b03      	ldr	r3, [sp, #12]
 800ccba:	1d19      	adds	r1, r3, #4
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	9103      	str	r1, [sp, #12]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	bfbb      	ittet	lt
 800ccc4:	425b      	neglt	r3, r3
 800ccc6:	f042 0202 	orrlt.w	r2, r2, #2
 800ccca:	9307      	strge	r3, [sp, #28]
 800cccc:	9307      	strlt	r3, [sp, #28]
 800ccce:	bfb8      	it	lt
 800ccd0:	9204      	strlt	r2, [sp, #16]
 800ccd2:	7823      	ldrb	r3, [r4, #0]
 800ccd4:	2b2e      	cmp	r3, #46	@ 0x2e
 800ccd6:	d10a      	bne.n	800ccee <_vfiprintf_r+0x156>
 800ccd8:	7863      	ldrb	r3, [r4, #1]
 800ccda:	2b2a      	cmp	r3, #42	@ 0x2a
 800ccdc:	d132      	bne.n	800cd44 <_vfiprintf_r+0x1ac>
 800ccde:	9b03      	ldr	r3, [sp, #12]
 800cce0:	1d1a      	adds	r2, r3, #4
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	9203      	str	r2, [sp, #12]
 800cce6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ccea:	3402      	adds	r4, #2
 800ccec:	9305      	str	r3, [sp, #20]
 800ccee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cdc4 <_vfiprintf_r+0x22c>
 800ccf2:	7821      	ldrb	r1, [r4, #0]
 800ccf4:	2203      	movs	r2, #3
 800ccf6:	4650      	mov	r0, sl
 800ccf8:	f7f3 fa92 	bl	8000220 <memchr>
 800ccfc:	b138      	cbz	r0, 800cd0e <_vfiprintf_r+0x176>
 800ccfe:	9b04      	ldr	r3, [sp, #16]
 800cd00:	eba0 000a 	sub.w	r0, r0, sl
 800cd04:	2240      	movs	r2, #64	@ 0x40
 800cd06:	4082      	lsls	r2, r0
 800cd08:	4313      	orrs	r3, r2
 800cd0a:	3401      	adds	r4, #1
 800cd0c:	9304      	str	r3, [sp, #16]
 800cd0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd12:	4829      	ldr	r0, [pc, #164]	@ (800cdb8 <_vfiprintf_r+0x220>)
 800cd14:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cd18:	2206      	movs	r2, #6
 800cd1a:	f7f3 fa81 	bl	8000220 <memchr>
 800cd1e:	2800      	cmp	r0, #0
 800cd20:	d03f      	beq.n	800cda2 <_vfiprintf_r+0x20a>
 800cd22:	4b26      	ldr	r3, [pc, #152]	@ (800cdbc <_vfiprintf_r+0x224>)
 800cd24:	bb1b      	cbnz	r3, 800cd6e <_vfiprintf_r+0x1d6>
 800cd26:	9b03      	ldr	r3, [sp, #12]
 800cd28:	3307      	adds	r3, #7
 800cd2a:	f023 0307 	bic.w	r3, r3, #7
 800cd2e:	3308      	adds	r3, #8
 800cd30:	9303      	str	r3, [sp, #12]
 800cd32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd34:	443b      	add	r3, r7
 800cd36:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd38:	e76a      	b.n	800cc10 <_vfiprintf_r+0x78>
 800cd3a:	fb0c 3202 	mla	r2, ip, r2, r3
 800cd3e:	460c      	mov	r4, r1
 800cd40:	2001      	movs	r0, #1
 800cd42:	e7a8      	b.n	800cc96 <_vfiprintf_r+0xfe>
 800cd44:	2300      	movs	r3, #0
 800cd46:	3401      	adds	r4, #1
 800cd48:	9305      	str	r3, [sp, #20]
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	f04f 0c0a 	mov.w	ip, #10
 800cd50:	4620      	mov	r0, r4
 800cd52:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cd56:	3a30      	subs	r2, #48	@ 0x30
 800cd58:	2a09      	cmp	r2, #9
 800cd5a:	d903      	bls.n	800cd64 <_vfiprintf_r+0x1cc>
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d0c6      	beq.n	800ccee <_vfiprintf_r+0x156>
 800cd60:	9105      	str	r1, [sp, #20]
 800cd62:	e7c4      	b.n	800ccee <_vfiprintf_r+0x156>
 800cd64:	fb0c 2101 	mla	r1, ip, r1, r2
 800cd68:	4604      	mov	r4, r0
 800cd6a:	2301      	movs	r3, #1
 800cd6c:	e7f0      	b.n	800cd50 <_vfiprintf_r+0x1b8>
 800cd6e:	ab03      	add	r3, sp, #12
 800cd70:	9300      	str	r3, [sp, #0]
 800cd72:	462a      	mov	r2, r5
 800cd74:	4b12      	ldr	r3, [pc, #72]	@ (800cdc0 <_vfiprintf_r+0x228>)
 800cd76:	a904      	add	r1, sp, #16
 800cd78:	4630      	mov	r0, r6
 800cd7a:	f7fe fa35 	bl	800b1e8 <_printf_float>
 800cd7e:	4607      	mov	r7, r0
 800cd80:	1c78      	adds	r0, r7, #1
 800cd82:	d1d6      	bne.n	800cd32 <_vfiprintf_r+0x19a>
 800cd84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd86:	07d9      	lsls	r1, r3, #31
 800cd88:	d405      	bmi.n	800cd96 <_vfiprintf_r+0x1fe>
 800cd8a:	89ab      	ldrh	r3, [r5, #12]
 800cd8c:	059a      	lsls	r2, r3, #22
 800cd8e:	d402      	bmi.n	800cd96 <_vfiprintf_r+0x1fe>
 800cd90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd92:	f7ff f825 	bl	800bde0 <__retarget_lock_release_recursive>
 800cd96:	89ab      	ldrh	r3, [r5, #12]
 800cd98:	065b      	lsls	r3, r3, #25
 800cd9a:	f53f af1f 	bmi.w	800cbdc <_vfiprintf_r+0x44>
 800cd9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cda0:	e71e      	b.n	800cbe0 <_vfiprintf_r+0x48>
 800cda2:	ab03      	add	r3, sp, #12
 800cda4:	9300      	str	r3, [sp, #0]
 800cda6:	462a      	mov	r2, r5
 800cda8:	4b05      	ldr	r3, [pc, #20]	@ (800cdc0 <_vfiprintf_r+0x228>)
 800cdaa:	a904      	add	r1, sp, #16
 800cdac:	4630      	mov	r0, r6
 800cdae:	f7fe fd65 	bl	800b87c <_printf_i>
 800cdb2:	e7e4      	b.n	800cd7e <_vfiprintf_r+0x1e6>
 800cdb4:	0800ddb5 	.word	0x0800ddb5
 800cdb8:	0800ddbf 	.word	0x0800ddbf
 800cdbc:	0800b1e9 	.word	0x0800b1e9
 800cdc0:	0800cb73 	.word	0x0800cb73
 800cdc4:	0800ddbb 	.word	0x0800ddbb

0800cdc8 <__sflush_r>:
 800cdc8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cdcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdd0:	0716      	lsls	r6, r2, #28
 800cdd2:	4605      	mov	r5, r0
 800cdd4:	460c      	mov	r4, r1
 800cdd6:	d454      	bmi.n	800ce82 <__sflush_r+0xba>
 800cdd8:	684b      	ldr	r3, [r1, #4]
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	dc02      	bgt.n	800cde4 <__sflush_r+0x1c>
 800cdde:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	dd48      	ble.n	800ce76 <__sflush_r+0xae>
 800cde4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cde6:	2e00      	cmp	r6, #0
 800cde8:	d045      	beq.n	800ce76 <__sflush_r+0xae>
 800cdea:	2300      	movs	r3, #0
 800cdec:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cdf0:	682f      	ldr	r7, [r5, #0]
 800cdf2:	6a21      	ldr	r1, [r4, #32]
 800cdf4:	602b      	str	r3, [r5, #0]
 800cdf6:	d030      	beq.n	800ce5a <__sflush_r+0x92>
 800cdf8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cdfa:	89a3      	ldrh	r3, [r4, #12]
 800cdfc:	0759      	lsls	r1, r3, #29
 800cdfe:	d505      	bpl.n	800ce0c <__sflush_r+0x44>
 800ce00:	6863      	ldr	r3, [r4, #4]
 800ce02:	1ad2      	subs	r2, r2, r3
 800ce04:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ce06:	b10b      	cbz	r3, 800ce0c <__sflush_r+0x44>
 800ce08:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ce0a:	1ad2      	subs	r2, r2, r3
 800ce0c:	2300      	movs	r3, #0
 800ce0e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ce10:	6a21      	ldr	r1, [r4, #32]
 800ce12:	4628      	mov	r0, r5
 800ce14:	47b0      	blx	r6
 800ce16:	1c43      	adds	r3, r0, #1
 800ce18:	89a3      	ldrh	r3, [r4, #12]
 800ce1a:	d106      	bne.n	800ce2a <__sflush_r+0x62>
 800ce1c:	6829      	ldr	r1, [r5, #0]
 800ce1e:	291d      	cmp	r1, #29
 800ce20:	d82b      	bhi.n	800ce7a <__sflush_r+0xb2>
 800ce22:	4a2a      	ldr	r2, [pc, #168]	@ (800cecc <__sflush_r+0x104>)
 800ce24:	40ca      	lsrs	r2, r1
 800ce26:	07d6      	lsls	r6, r2, #31
 800ce28:	d527      	bpl.n	800ce7a <__sflush_r+0xb2>
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	6062      	str	r2, [r4, #4]
 800ce2e:	04d9      	lsls	r1, r3, #19
 800ce30:	6922      	ldr	r2, [r4, #16]
 800ce32:	6022      	str	r2, [r4, #0]
 800ce34:	d504      	bpl.n	800ce40 <__sflush_r+0x78>
 800ce36:	1c42      	adds	r2, r0, #1
 800ce38:	d101      	bne.n	800ce3e <__sflush_r+0x76>
 800ce3a:	682b      	ldr	r3, [r5, #0]
 800ce3c:	b903      	cbnz	r3, 800ce40 <__sflush_r+0x78>
 800ce3e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ce40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce42:	602f      	str	r7, [r5, #0]
 800ce44:	b1b9      	cbz	r1, 800ce76 <__sflush_r+0xae>
 800ce46:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce4a:	4299      	cmp	r1, r3
 800ce4c:	d002      	beq.n	800ce54 <__sflush_r+0x8c>
 800ce4e:	4628      	mov	r0, r5
 800ce50:	f7ff fe2e 	bl	800cab0 <_free_r>
 800ce54:	2300      	movs	r3, #0
 800ce56:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce58:	e00d      	b.n	800ce76 <__sflush_r+0xae>
 800ce5a:	2301      	movs	r3, #1
 800ce5c:	4628      	mov	r0, r5
 800ce5e:	47b0      	blx	r6
 800ce60:	4602      	mov	r2, r0
 800ce62:	1c50      	adds	r0, r2, #1
 800ce64:	d1c9      	bne.n	800cdfa <__sflush_r+0x32>
 800ce66:	682b      	ldr	r3, [r5, #0]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d0c6      	beq.n	800cdfa <__sflush_r+0x32>
 800ce6c:	2b1d      	cmp	r3, #29
 800ce6e:	d001      	beq.n	800ce74 <__sflush_r+0xac>
 800ce70:	2b16      	cmp	r3, #22
 800ce72:	d11e      	bne.n	800ceb2 <__sflush_r+0xea>
 800ce74:	602f      	str	r7, [r5, #0]
 800ce76:	2000      	movs	r0, #0
 800ce78:	e022      	b.n	800cec0 <__sflush_r+0xf8>
 800ce7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce7e:	b21b      	sxth	r3, r3
 800ce80:	e01b      	b.n	800ceba <__sflush_r+0xf2>
 800ce82:	690f      	ldr	r7, [r1, #16]
 800ce84:	2f00      	cmp	r7, #0
 800ce86:	d0f6      	beq.n	800ce76 <__sflush_r+0xae>
 800ce88:	0793      	lsls	r3, r2, #30
 800ce8a:	680e      	ldr	r6, [r1, #0]
 800ce8c:	bf08      	it	eq
 800ce8e:	694b      	ldreq	r3, [r1, #20]
 800ce90:	600f      	str	r7, [r1, #0]
 800ce92:	bf18      	it	ne
 800ce94:	2300      	movne	r3, #0
 800ce96:	eba6 0807 	sub.w	r8, r6, r7
 800ce9a:	608b      	str	r3, [r1, #8]
 800ce9c:	f1b8 0f00 	cmp.w	r8, #0
 800cea0:	dde9      	ble.n	800ce76 <__sflush_r+0xae>
 800cea2:	6a21      	ldr	r1, [r4, #32]
 800cea4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cea6:	4643      	mov	r3, r8
 800cea8:	463a      	mov	r2, r7
 800ceaa:	4628      	mov	r0, r5
 800ceac:	47b0      	blx	r6
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	dc08      	bgt.n	800cec4 <__sflush_r+0xfc>
 800ceb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ceba:	81a3      	strh	r3, [r4, #12]
 800cebc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cec4:	4407      	add	r7, r0
 800cec6:	eba8 0800 	sub.w	r8, r8, r0
 800ceca:	e7e7      	b.n	800ce9c <__sflush_r+0xd4>
 800cecc:	20400001 	.word	0x20400001

0800ced0 <_fflush_r>:
 800ced0:	b538      	push	{r3, r4, r5, lr}
 800ced2:	690b      	ldr	r3, [r1, #16]
 800ced4:	4605      	mov	r5, r0
 800ced6:	460c      	mov	r4, r1
 800ced8:	b913      	cbnz	r3, 800cee0 <_fflush_r+0x10>
 800ceda:	2500      	movs	r5, #0
 800cedc:	4628      	mov	r0, r5
 800cede:	bd38      	pop	{r3, r4, r5, pc}
 800cee0:	b118      	cbz	r0, 800ceea <_fflush_r+0x1a>
 800cee2:	6a03      	ldr	r3, [r0, #32]
 800cee4:	b90b      	cbnz	r3, 800ceea <_fflush_r+0x1a>
 800cee6:	f7fe fe7f 	bl	800bbe8 <__sinit>
 800ceea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d0f3      	beq.n	800ceda <_fflush_r+0xa>
 800cef2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cef4:	07d0      	lsls	r0, r2, #31
 800cef6:	d404      	bmi.n	800cf02 <_fflush_r+0x32>
 800cef8:	0599      	lsls	r1, r3, #22
 800cefa:	d402      	bmi.n	800cf02 <_fflush_r+0x32>
 800cefc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cefe:	f7fe ff6e 	bl	800bdde <__retarget_lock_acquire_recursive>
 800cf02:	4628      	mov	r0, r5
 800cf04:	4621      	mov	r1, r4
 800cf06:	f7ff ff5f 	bl	800cdc8 <__sflush_r>
 800cf0a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf0c:	07da      	lsls	r2, r3, #31
 800cf0e:	4605      	mov	r5, r0
 800cf10:	d4e4      	bmi.n	800cedc <_fflush_r+0xc>
 800cf12:	89a3      	ldrh	r3, [r4, #12]
 800cf14:	059b      	lsls	r3, r3, #22
 800cf16:	d4e1      	bmi.n	800cedc <_fflush_r+0xc>
 800cf18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf1a:	f7fe ff61 	bl	800bde0 <__retarget_lock_release_recursive>
 800cf1e:	e7dd      	b.n	800cedc <_fflush_r+0xc>

0800cf20 <_Balloc>:
 800cf20:	b570      	push	{r4, r5, r6, lr}
 800cf22:	69c6      	ldr	r6, [r0, #28]
 800cf24:	4604      	mov	r4, r0
 800cf26:	460d      	mov	r5, r1
 800cf28:	b976      	cbnz	r6, 800cf48 <_Balloc+0x28>
 800cf2a:	2010      	movs	r0, #16
 800cf2c:	f7fe fb86 	bl	800b63c <malloc>
 800cf30:	4602      	mov	r2, r0
 800cf32:	61e0      	str	r0, [r4, #28]
 800cf34:	b920      	cbnz	r0, 800cf40 <_Balloc+0x20>
 800cf36:	4b18      	ldr	r3, [pc, #96]	@ (800cf98 <_Balloc+0x78>)
 800cf38:	4818      	ldr	r0, [pc, #96]	@ (800cf9c <_Balloc+0x7c>)
 800cf3a:	216b      	movs	r1, #107	@ 0x6b
 800cf3c:	f7fe f896 	bl	800b06c <__assert_func>
 800cf40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cf44:	6006      	str	r6, [r0, #0]
 800cf46:	60c6      	str	r6, [r0, #12]
 800cf48:	69e6      	ldr	r6, [r4, #28]
 800cf4a:	68f3      	ldr	r3, [r6, #12]
 800cf4c:	b183      	cbz	r3, 800cf70 <_Balloc+0x50>
 800cf4e:	69e3      	ldr	r3, [r4, #28]
 800cf50:	68db      	ldr	r3, [r3, #12]
 800cf52:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cf56:	b9b8      	cbnz	r0, 800cf88 <_Balloc+0x68>
 800cf58:	2101      	movs	r1, #1
 800cf5a:	fa01 f605 	lsl.w	r6, r1, r5
 800cf5e:	1d72      	adds	r2, r6, #5
 800cf60:	0092      	lsls	r2, r2, #2
 800cf62:	4620      	mov	r0, r4
 800cf64:	f000 fd4a 	bl	800d9fc <_calloc_r>
 800cf68:	b160      	cbz	r0, 800cf84 <_Balloc+0x64>
 800cf6a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cf6e:	e00e      	b.n	800cf8e <_Balloc+0x6e>
 800cf70:	2221      	movs	r2, #33	@ 0x21
 800cf72:	2104      	movs	r1, #4
 800cf74:	4620      	mov	r0, r4
 800cf76:	f000 fd41 	bl	800d9fc <_calloc_r>
 800cf7a:	69e3      	ldr	r3, [r4, #28]
 800cf7c:	60f0      	str	r0, [r6, #12]
 800cf7e:	68db      	ldr	r3, [r3, #12]
 800cf80:	2b00      	cmp	r3, #0
 800cf82:	d1e4      	bne.n	800cf4e <_Balloc+0x2e>
 800cf84:	2000      	movs	r0, #0
 800cf86:	bd70      	pop	{r4, r5, r6, pc}
 800cf88:	6802      	ldr	r2, [r0, #0]
 800cf8a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cf8e:	2300      	movs	r3, #0
 800cf90:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cf94:	e7f7      	b.n	800cf86 <_Balloc+0x66>
 800cf96:	bf00      	nop
 800cf98:	0800dd35 	.word	0x0800dd35
 800cf9c:	0800ddc6 	.word	0x0800ddc6

0800cfa0 <_Bfree>:
 800cfa0:	b570      	push	{r4, r5, r6, lr}
 800cfa2:	69c6      	ldr	r6, [r0, #28]
 800cfa4:	4605      	mov	r5, r0
 800cfa6:	460c      	mov	r4, r1
 800cfa8:	b976      	cbnz	r6, 800cfc8 <_Bfree+0x28>
 800cfaa:	2010      	movs	r0, #16
 800cfac:	f7fe fb46 	bl	800b63c <malloc>
 800cfb0:	4602      	mov	r2, r0
 800cfb2:	61e8      	str	r0, [r5, #28]
 800cfb4:	b920      	cbnz	r0, 800cfc0 <_Bfree+0x20>
 800cfb6:	4b09      	ldr	r3, [pc, #36]	@ (800cfdc <_Bfree+0x3c>)
 800cfb8:	4809      	ldr	r0, [pc, #36]	@ (800cfe0 <_Bfree+0x40>)
 800cfba:	218f      	movs	r1, #143	@ 0x8f
 800cfbc:	f7fe f856 	bl	800b06c <__assert_func>
 800cfc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cfc4:	6006      	str	r6, [r0, #0]
 800cfc6:	60c6      	str	r6, [r0, #12]
 800cfc8:	b13c      	cbz	r4, 800cfda <_Bfree+0x3a>
 800cfca:	69eb      	ldr	r3, [r5, #28]
 800cfcc:	6862      	ldr	r2, [r4, #4]
 800cfce:	68db      	ldr	r3, [r3, #12]
 800cfd0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cfd4:	6021      	str	r1, [r4, #0]
 800cfd6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cfda:	bd70      	pop	{r4, r5, r6, pc}
 800cfdc:	0800dd35 	.word	0x0800dd35
 800cfe0:	0800ddc6 	.word	0x0800ddc6

0800cfe4 <__multadd>:
 800cfe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfe8:	690d      	ldr	r5, [r1, #16]
 800cfea:	4607      	mov	r7, r0
 800cfec:	460c      	mov	r4, r1
 800cfee:	461e      	mov	r6, r3
 800cff0:	f101 0c14 	add.w	ip, r1, #20
 800cff4:	2000      	movs	r0, #0
 800cff6:	f8dc 3000 	ldr.w	r3, [ip]
 800cffa:	b299      	uxth	r1, r3
 800cffc:	fb02 6101 	mla	r1, r2, r1, r6
 800d000:	0c1e      	lsrs	r6, r3, #16
 800d002:	0c0b      	lsrs	r3, r1, #16
 800d004:	fb02 3306 	mla	r3, r2, r6, r3
 800d008:	b289      	uxth	r1, r1
 800d00a:	3001      	adds	r0, #1
 800d00c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d010:	4285      	cmp	r5, r0
 800d012:	f84c 1b04 	str.w	r1, [ip], #4
 800d016:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d01a:	dcec      	bgt.n	800cff6 <__multadd+0x12>
 800d01c:	b30e      	cbz	r6, 800d062 <__multadd+0x7e>
 800d01e:	68a3      	ldr	r3, [r4, #8]
 800d020:	42ab      	cmp	r3, r5
 800d022:	dc19      	bgt.n	800d058 <__multadd+0x74>
 800d024:	6861      	ldr	r1, [r4, #4]
 800d026:	4638      	mov	r0, r7
 800d028:	3101      	adds	r1, #1
 800d02a:	f7ff ff79 	bl	800cf20 <_Balloc>
 800d02e:	4680      	mov	r8, r0
 800d030:	b928      	cbnz	r0, 800d03e <__multadd+0x5a>
 800d032:	4602      	mov	r2, r0
 800d034:	4b0c      	ldr	r3, [pc, #48]	@ (800d068 <__multadd+0x84>)
 800d036:	480d      	ldr	r0, [pc, #52]	@ (800d06c <__multadd+0x88>)
 800d038:	21ba      	movs	r1, #186	@ 0xba
 800d03a:	f7fe f817 	bl	800b06c <__assert_func>
 800d03e:	6922      	ldr	r2, [r4, #16]
 800d040:	3202      	adds	r2, #2
 800d042:	f104 010c 	add.w	r1, r4, #12
 800d046:	0092      	lsls	r2, r2, #2
 800d048:	300c      	adds	r0, #12
 800d04a:	f000 fcc9 	bl	800d9e0 <memcpy>
 800d04e:	4621      	mov	r1, r4
 800d050:	4638      	mov	r0, r7
 800d052:	f7ff ffa5 	bl	800cfa0 <_Bfree>
 800d056:	4644      	mov	r4, r8
 800d058:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d05c:	3501      	adds	r5, #1
 800d05e:	615e      	str	r6, [r3, #20]
 800d060:	6125      	str	r5, [r4, #16]
 800d062:	4620      	mov	r0, r4
 800d064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d068:	0800dda4 	.word	0x0800dda4
 800d06c:	0800ddc6 	.word	0x0800ddc6

0800d070 <__hi0bits>:
 800d070:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d074:	4603      	mov	r3, r0
 800d076:	bf36      	itet	cc
 800d078:	0403      	lslcc	r3, r0, #16
 800d07a:	2000      	movcs	r0, #0
 800d07c:	2010      	movcc	r0, #16
 800d07e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d082:	bf3c      	itt	cc
 800d084:	021b      	lslcc	r3, r3, #8
 800d086:	3008      	addcc	r0, #8
 800d088:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d08c:	bf3c      	itt	cc
 800d08e:	011b      	lslcc	r3, r3, #4
 800d090:	3004      	addcc	r0, #4
 800d092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d096:	bf3c      	itt	cc
 800d098:	009b      	lslcc	r3, r3, #2
 800d09a:	3002      	addcc	r0, #2
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	db05      	blt.n	800d0ac <__hi0bits+0x3c>
 800d0a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d0a4:	f100 0001 	add.w	r0, r0, #1
 800d0a8:	bf08      	it	eq
 800d0aa:	2020      	moveq	r0, #32
 800d0ac:	4770      	bx	lr

0800d0ae <__lo0bits>:
 800d0ae:	6803      	ldr	r3, [r0, #0]
 800d0b0:	4602      	mov	r2, r0
 800d0b2:	f013 0007 	ands.w	r0, r3, #7
 800d0b6:	d00b      	beq.n	800d0d0 <__lo0bits+0x22>
 800d0b8:	07d9      	lsls	r1, r3, #31
 800d0ba:	d421      	bmi.n	800d100 <__lo0bits+0x52>
 800d0bc:	0798      	lsls	r0, r3, #30
 800d0be:	bf49      	itett	mi
 800d0c0:	085b      	lsrmi	r3, r3, #1
 800d0c2:	089b      	lsrpl	r3, r3, #2
 800d0c4:	2001      	movmi	r0, #1
 800d0c6:	6013      	strmi	r3, [r2, #0]
 800d0c8:	bf5c      	itt	pl
 800d0ca:	6013      	strpl	r3, [r2, #0]
 800d0cc:	2002      	movpl	r0, #2
 800d0ce:	4770      	bx	lr
 800d0d0:	b299      	uxth	r1, r3
 800d0d2:	b909      	cbnz	r1, 800d0d8 <__lo0bits+0x2a>
 800d0d4:	0c1b      	lsrs	r3, r3, #16
 800d0d6:	2010      	movs	r0, #16
 800d0d8:	b2d9      	uxtb	r1, r3
 800d0da:	b909      	cbnz	r1, 800d0e0 <__lo0bits+0x32>
 800d0dc:	3008      	adds	r0, #8
 800d0de:	0a1b      	lsrs	r3, r3, #8
 800d0e0:	0719      	lsls	r1, r3, #28
 800d0e2:	bf04      	itt	eq
 800d0e4:	091b      	lsreq	r3, r3, #4
 800d0e6:	3004      	addeq	r0, #4
 800d0e8:	0799      	lsls	r1, r3, #30
 800d0ea:	bf04      	itt	eq
 800d0ec:	089b      	lsreq	r3, r3, #2
 800d0ee:	3002      	addeq	r0, #2
 800d0f0:	07d9      	lsls	r1, r3, #31
 800d0f2:	d403      	bmi.n	800d0fc <__lo0bits+0x4e>
 800d0f4:	085b      	lsrs	r3, r3, #1
 800d0f6:	f100 0001 	add.w	r0, r0, #1
 800d0fa:	d003      	beq.n	800d104 <__lo0bits+0x56>
 800d0fc:	6013      	str	r3, [r2, #0]
 800d0fe:	4770      	bx	lr
 800d100:	2000      	movs	r0, #0
 800d102:	4770      	bx	lr
 800d104:	2020      	movs	r0, #32
 800d106:	4770      	bx	lr

0800d108 <__i2b>:
 800d108:	b510      	push	{r4, lr}
 800d10a:	460c      	mov	r4, r1
 800d10c:	2101      	movs	r1, #1
 800d10e:	f7ff ff07 	bl	800cf20 <_Balloc>
 800d112:	4602      	mov	r2, r0
 800d114:	b928      	cbnz	r0, 800d122 <__i2b+0x1a>
 800d116:	4b05      	ldr	r3, [pc, #20]	@ (800d12c <__i2b+0x24>)
 800d118:	4805      	ldr	r0, [pc, #20]	@ (800d130 <__i2b+0x28>)
 800d11a:	f240 1145 	movw	r1, #325	@ 0x145
 800d11e:	f7fd ffa5 	bl	800b06c <__assert_func>
 800d122:	2301      	movs	r3, #1
 800d124:	6144      	str	r4, [r0, #20]
 800d126:	6103      	str	r3, [r0, #16]
 800d128:	bd10      	pop	{r4, pc}
 800d12a:	bf00      	nop
 800d12c:	0800dda4 	.word	0x0800dda4
 800d130:	0800ddc6 	.word	0x0800ddc6

0800d134 <__multiply>:
 800d134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d138:	4617      	mov	r7, r2
 800d13a:	690a      	ldr	r2, [r1, #16]
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	429a      	cmp	r2, r3
 800d140:	bfa8      	it	ge
 800d142:	463b      	movge	r3, r7
 800d144:	4689      	mov	r9, r1
 800d146:	bfa4      	itt	ge
 800d148:	460f      	movge	r7, r1
 800d14a:	4699      	movge	r9, r3
 800d14c:	693d      	ldr	r5, [r7, #16]
 800d14e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	6879      	ldr	r1, [r7, #4]
 800d156:	eb05 060a 	add.w	r6, r5, sl
 800d15a:	42b3      	cmp	r3, r6
 800d15c:	b085      	sub	sp, #20
 800d15e:	bfb8      	it	lt
 800d160:	3101      	addlt	r1, #1
 800d162:	f7ff fedd 	bl	800cf20 <_Balloc>
 800d166:	b930      	cbnz	r0, 800d176 <__multiply+0x42>
 800d168:	4602      	mov	r2, r0
 800d16a:	4b41      	ldr	r3, [pc, #260]	@ (800d270 <__multiply+0x13c>)
 800d16c:	4841      	ldr	r0, [pc, #260]	@ (800d274 <__multiply+0x140>)
 800d16e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d172:	f7fd ff7b 	bl	800b06c <__assert_func>
 800d176:	f100 0414 	add.w	r4, r0, #20
 800d17a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d17e:	4623      	mov	r3, r4
 800d180:	2200      	movs	r2, #0
 800d182:	4573      	cmp	r3, lr
 800d184:	d320      	bcc.n	800d1c8 <__multiply+0x94>
 800d186:	f107 0814 	add.w	r8, r7, #20
 800d18a:	f109 0114 	add.w	r1, r9, #20
 800d18e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d192:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d196:	9302      	str	r3, [sp, #8]
 800d198:	1beb      	subs	r3, r5, r7
 800d19a:	3b15      	subs	r3, #21
 800d19c:	f023 0303 	bic.w	r3, r3, #3
 800d1a0:	3304      	adds	r3, #4
 800d1a2:	3715      	adds	r7, #21
 800d1a4:	42bd      	cmp	r5, r7
 800d1a6:	bf38      	it	cc
 800d1a8:	2304      	movcc	r3, #4
 800d1aa:	9301      	str	r3, [sp, #4]
 800d1ac:	9b02      	ldr	r3, [sp, #8]
 800d1ae:	9103      	str	r1, [sp, #12]
 800d1b0:	428b      	cmp	r3, r1
 800d1b2:	d80c      	bhi.n	800d1ce <__multiply+0x9a>
 800d1b4:	2e00      	cmp	r6, #0
 800d1b6:	dd03      	ble.n	800d1c0 <__multiply+0x8c>
 800d1b8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d055      	beq.n	800d26c <__multiply+0x138>
 800d1c0:	6106      	str	r6, [r0, #16]
 800d1c2:	b005      	add	sp, #20
 800d1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1c8:	f843 2b04 	str.w	r2, [r3], #4
 800d1cc:	e7d9      	b.n	800d182 <__multiply+0x4e>
 800d1ce:	f8b1 a000 	ldrh.w	sl, [r1]
 800d1d2:	f1ba 0f00 	cmp.w	sl, #0
 800d1d6:	d01f      	beq.n	800d218 <__multiply+0xe4>
 800d1d8:	46c4      	mov	ip, r8
 800d1da:	46a1      	mov	r9, r4
 800d1dc:	2700      	movs	r7, #0
 800d1de:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d1e2:	f8d9 3000 	ldr.w	r3, [r9]
 800d1e6:	fa1f fb82 	uxth.w	fp, r2
 800d1ea:	b29b      	uxth	r3, r3
 800d1ec:	fb0a 330b 	mla	r3, sl, fp, r3
 800d1f0:	443b      	add	r3, r7
 800d1f2:	f8d9 7000 	ldr.w	r7, [r9]
 800d1f6:	0c12      	lsrs	r2, r2, #16
 800d1f8:	0c3f      	lsrs	r7, r7, #16
 800d1fa:	fb0a 7202 	mla	r2, sl, r2, r7
 800d1fe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d202:	b29b      	uxth	r3, r3
 800d204:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d208:	4565      	cmp	r5, ip
 800d20a:	f849 3b04 	str.w	r3, [r9], #4
 800d20e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d212:	d8e4      	bhi.n	800d1de <__multiply+0xaa>
 800d214:	9b01      	ldr	r3, [sp, #4]
 800d216:	50e7      	str	r7, [r4, r3]
 800d218:	9b03      	ldr	r3, [sp, #12]
 800d21a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d21e:	3104      	adds	r1, #4
 800d220:	f1b9 0f00 	cmp.w	r9, #0
 800d224:	d020      	beq.n	800d268 <__multiply+0x134>
 800d226:	6823      	ldr	r3, [r4, #0]
 800d228:	4647      	mov	r7, r8
 800d22a:	46a4      	mov	ip, r4
 800d22c:	f04f 0a00 	mov.w	sl, #0
 800d230:	f8b7 b000 	ldrh.w	fp, [r7]
 800d234:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d238:	fb09 220b 	mla	r2, r9, fp, r2
 800d23c:	4452      	add	r2, sl
 800d23e:	b29b      	uxth	r3, r3
 800d240:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d244:	f84c 3b04 	str.w	r3, [ip], #4
 800d248:	f857 3b04 	ldr.w	r3, [r7], #4
 800d24c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d250:	f8bc 3000 	ldrh.w	r3, [ip]
 800d254:	fb09 330a 	mla	r3, r9, sl, r3
 800d258:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d25c:	42bd      	cmp	r5, r7
 800d25e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d262:	d8e5      	bhi.n	800d230 <__multiply+0xfc>
 800d264:	9a01      	ldr	r2, [sp, #4]
 800d266:	50a3      	str	r3, [r4, r2]
 800d268:	3404      	adds	r4, #4
 800d26a:	e79f      	b.n	800d1ac <__multiply+0x78>
 800d26c:	3e01      	subs	r6, #1
 800d26e:	e7a1      	b.n	800d1b4 <__multiply+0x80>
 800d270:	0800dda4 	.word	0x0800dda4
 800d274:	0800ddc6 	.word	0x0800ddc6

0800d278 <__pow5mult>:
 800d278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d27c:	4615      	mov	r5, r2
 800d27e:	f012 0203 	ands.w	r2, r2, #3
 800d282:	4607      	mov	r7, r0
 800d284:	460e      	mov	r6, r1
 800d286:	d007      	beq.n	800d298 <__pow5mult+0x20>
 800d288:	4c25      	ldr	r4, [pc, #148]	@ (800d320 <__pow5mult+0xa8>)
 800d28a:	3a01      	subs	r2, #1
 800d28c:	2300      	movs	r3, #0
 800d28e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d292:	f7ff fea7 	bl	800cfe4 <__multadd>
 800d296:	4606      	mov	r6, r0
 800d298:	10ad      	asrs	r5, r5, #2
 800d29a:	d03d      	beq.n	800d318 <__pow5mult+0xa0>
 800d29c:	69fc      	ldr	r4, [r7, #28]
 800d29e:	b97c      	cbnz	r4, 800d2c0 <__pow5mult+0x48>
 800d2a0:	2010      	movs	r0, #16
 800d2a2:	f7fe f9cb 	bl	800b63c <malloc>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	61f8      	str	r0, [r7, #28]
 800d2aa:	b928      	cbnz	r0, 800d2b8 <__pow5mult+0x40>
 800d2ac:	4b1d      	ldr	r3, [pc, #116]	@ (800d324 <__pow5mult+0xac>)
 800d2ae:	481e      	ldr	r0, [pc, #120]	@ (800d328 <__pow5mult+0xb0>)
 800d2b0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800d2b4:	f7fd feda 	bl	800b06c <__assert_func>
 800d2b8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d2bc:	6004      	str	r4, [r0, #0]
 800d2be:	60c4      	str	r4, [r0, #12]
 800d2c0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800d2c4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d2c8:	b94c      	cbnz	r4, 800d2de <__pow5mult+0x66>
 800d2ca:	f240 2171 	movw	r1, #625	@ 0x271
 800d2ce:	4638      	mov	r0, r7
 800d2d0:	f7ff ff1a 	bl	800d108 <__i2b>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	f8c8 0008 	str.w	r0, [r8, #8]
 800d2da:	4604      	mov	r4, r0
 800d2dc:	6003      	str	r3, [r0, #0]
 800d2de:	f04f 0900 	mov.w	r9, #0
 800d2e2:	07eb      	lsls	r3, r5, #31
 800d2e4:	d50a      	bpl.n	800d2fc <__pow5mult+0x84>
 800d2e6:	4631      	mov	r1, r6
 800d2e8:	4622      	mov	r2, r4
 800d2ea:	4638      	mov	r0, r7
 800d2ec:	f7ff ff22 	bl	800d134 <__multiply>
 800d2f0:	4631      	mov	r1, r6
 800d2f2:	4680      	mov	r8, r0
 800d2f4:	4638      	mov	r0, r7
 800d2f6:	f7ff fe53 	bl	800cfa0 <_Bfree>
 800d2fa:	4646      	mov	r6, r8
 800d2fc:	106d      	asrs	r5, r5, #1
 800d2fe:	d00b      	beq.n	800d318 <__pow5mult+0xa0>
 800d300:	6820      	ldr	r0, [r4, #0]
 800d302:	b938      	cbnz	r0, 800d314 <__pow5mult+0x9c>
 800d304:	4622      	mov	r2, r4
 800d306:	4621      	mov	r1, r4
 800d308:	4638      	mov	r0, r7
 800d30a:	f7ff ff13 	bl	800d134 <__multiply>
 800d30e:	6020      	str	r0, [r4, #0]
 800d310:	f8c0 9000 	str.w	r9, [r0]
 800d314:	4604      	mov	r4, r0
 800d316:	e7e4      	b.n	800d2e2 <__pow5mult+0x6a>
 800d318:	4630      	mov	r0, r6
 800d31a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d31e:	bf00      	nop
 800d320:	0800de2c 	.word	0x0800de2c
 800d324:	0800dd35 	.word	0x0800dd35
 800d328:	0800ddc6 	.word	0x0800ddc6

0800d32c <__lshift>:
 800d32c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d330:	460c      	mov	r4, r1
 800d332:	6849      	ldr	r1, [r1, #4]
 800d334:	6923      	ldr	r3, [r4, #16]
 800d336:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d33a:	68a3      	ldr	r3, [r4, #8]
 800d33c:	4607      	mov	r7, r0
 800d33e:	4691      	mov	r9, r2
 800d340:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d344:	f108 0601 	add.w	r6, r8, #1
 800d348:	42b3      	cmp	r3, r6
 800d34a:	db0b      	blt.n	800d364 <__lshift+0x38>
 800d34c:	4638      	mov	r0, r7
 800d34e:	f7ff fde7 	bl	800cf20 <_Balloc>
 800d352:	4605      	mov	r5, r0
 800d354:	b948      	cbnz	r0, 800d36a <__lshift+0x3e>
 800d356:	4602      	mov	r2, r0
 800d358:	4b28      	ldr	r3, [pc, #160]	@ (800d3fc <__lshift+0xd0>)
 800d35a:	4829      	ldr	r0, [pc, #164]	@ (800d400 <__lshift+0xd4>)
 800d35c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d360:	f7fd fe84 	bl	800b06c <__assert_func>
 800d364:	3101      	adds	r1, #1
 800d366:	005b      	lsls	r3, r3, #1
 800d368:	e7ee      	b.n	800d348 <__lshift+0x1c>
 800d36a:	2300      	movs	r3, #0
 800d36c:	f100 0114 	add.w	r1, r0, #20
 800d370:	f100 0210 	add.w	r2, r0, #16
 800d374:	4618      	mov	r0, r3
 800d376:	4553      	cmp	r3, sl
 800d378:	db33      	blt.n	800d3e2 <__lshift+0xb6>
 800d37a:	6920      	ldr	r0, [r4, #16]
 800d37c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d380:	f104 0314 	add.w	r3, r4, #20
 800d384:	f019 091f 	ands.w	r9, r9, #31
 800d388:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d38c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d390:	d02b      	beq.n	800d3ea <__lshift+0xbe>
 800d392:	f1c9 0e20 	rsb	lr, r9, #32
 800d396:	468a      	mov	sl, r1
 800d398:	2200      	movs	r2, #0
 800d39a:	6818      	ldr	r0, [r3, #0]
 800d39c:	fa00 f009 	lsl.w	r0, r0, r9
 800d3a0:	4310      	orrs	r0, r2
 800d3a2:	f84a 0b04 	str.w	r0, [sl], #4
 800d3a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3aa:	459c      	cmp	ip, r3
 800d3ac:	fa22 f20e 	lsr.w	r2, r2, lr
 800d3b0:	d8f3      	bhi.n	800d39a <__lshift+0x6e>
 800d3b2:	ebac 0304 	sub.w	r3, ip, r4
 800d3b6:	3b15      	subs	r3, #21
 800d3b8:	f023 0303 	bic.w	r3, r3, #3
 800d3bc:	3304      	adds	r3, #4
 800d3be:	f104 0015 	add.w	r0, r4, #21
 800d3c2:	4560      	cmp	r0, ip
 800d3c4:	bf88      	it	hi
 800d3c6:	2304      	movhi	r3, #4
 800d3c8:	50ca      	str	r2, [r1, r3]
 800d3ca:	b10a      	cbz	r2, 800d3d0 <__lshift+0xa4>
 800d3cc:	f108 0602 	add.w	r6, r8, #2
 800d3d0:	3e01      	subs	r6, #1
 800d3d2:	4638      	mov	r0, r7
 800d3d4:	612e      	str	r6, [r5, #16]
 800d3d6:	4621      	mov	r1, r4
 800d3d8:	f7ff fde2 	bl	800cfa0 <_Bfree>
 800d3dc:	4628      	mov	r0, r5
 800d3de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3e2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d3e6:	3301      	adds	r3, #1
 800d3e8:	e7c5      	b.n	800d376 <__lshift+0x4a>
 800d3ea:	3904      	subs	r1, #4
 800d3ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800d3f0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d3f4:	459c      	cmp	ip, r3
 800d3f6:	d8f9      	bhi.n	800d3ec <__lshift+0xc0>
 800d3f8:	e7ea      	b.n	800d3d0 <__lshift+0xa4>
 800d3fa:	bf00      	nop
 800d3fc:	0800dda4 	.word	0x0800dda4
 800d400:	0800ddc6 	.word	0x0800ddc6

0800d404 <__mcmp>:
 800d404:	690a      	ldr	r2, [r1, #16]
 800d406:	4603      	mov	r3, r0
 800d408:	6900      	ldr	r0, [r0, #16]
 800d40a:	1a80      	subs	r0, r0, r2
 800d40c:	b530      	push	{r4, r5, lr}
 800d40e:	d10e      	bne.n	800d42e <__mcmp+0x2a>
 800d410:	3314      	adds	r3, #20
 800d412:	3114      	adds	r1, #20
 800d414:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d418:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d41c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d420:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d424:	4295      	cmp	r5, r2
 800d426:	d003      	beq.n	800d430 <__mcmp+0x2c>
 800d428:	d205      	bcs.n	800d436 <__mcmp+0x32>
 800d42a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d42e:	bd30      	pop	{r4, r5, pc}
 800d430:	42a3      	cmp	r3, r4
 800d432:	d3f3      	bcc.n	800d41c <__mcmp+0x18>
 800d434:	e7fb      	b.n	800d42e <__mcmp+0x2a>
 800d436:	2001      	movs	r0, #1
 800d438:	e7f9      	b.n	800d42e <__mcmp+0x2a>
	...

0800d43c <__mdiff>:
 800d43c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d440:	4689      	mov	r9, r1
 800d442:	4606      	mov	r6, r0
 800d444:	4611      	mov	r1, r2
 800d446:	4648      	mov	r0, r9
 800d448:	4614      	mov	r4, r2
 800d44a:	f7ff ffdb 	bl	800d404 <__mcmp>
 800d44e:	1e05      	subs	r5, r0, #0
 800d450:	d112      	bne.n	800d478 <__mdiff+0x3c>
 800d452:	4629      	mov	r1, r5
 800d454:	4630      	mov	r0, r6
 800d456:	f7ff fd63 	bl	800cf20 <_Balloc>
 800d45a:	4602      	mov	r2, r0
 800d45c:	b928      	cbnz	r0, 800d46a <__mdiff+0x2e>
 800d45e:	4b3f      	ldr	r3, [pc, #252]	@ (800d55c <__mdiff+0x120>)
 800d460:	f240 2137 	movw	r1, #567	@ 0x237
 800d464:	483e      	ldr	r0, [pc, #248]	@ (800d560 <__mdiff+0x124>)
 800d466:	f7fd fe01 	bl	800b06c <__assert_func>
 800d46a:	2301      	movs	r3, #1
 800d46c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d470:	4610      	mov	r0, r2
 800d472:	b003      	add	sp, #12
 800d474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d478:	bfbc      	itt	lt
 800d47a:	464b      	movlt	r3, r9
 800d47c:	46a1      	movlt	r9, r4
 800d47e:	4630      	mov	r0, r6
 800d480:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d484:	bfba      	itte	lt
 800d486:	461c      	movlt	r4, r3
 800d488:	2501      	movlt	r5, #1
 800d48a:	2500      	movge	r5, #0
 800d48c:	f7ff fd48 	bl	800cf20 <_Balloc>
 800d490:	4602      	mov	r2, r0
 800d492:	b918      	cbnz	r0, 800d49c <__mdiff+0x60>
 800d494:	4b31      	ldr	r3, [pc, #196]	@ (800d55c <__mdiff+0x120>)
 800d496:	f240 2145 	movw	r1, #581	@ 0x245
 800d49a:	e7e3      	b.n	800d464 <__mdiff+0x28>
 800d49c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d4a0:	6926      	ldr	r6, [r4, #16]
 800d4a2:	60c5      	str	r5, [r0, #12]
 800d4a4:	f109 0310 	add.w	r3, r9, #16
 800d4a8:	f109 0514 	add.w	r5, r9, #20
 800d4ac:	f104 0e14 	add.w	lr, r4, #20
 800d4b0:	f100 0b14 	add.w	fp, r0, #20
 800d4b4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d4b8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d4bc:	9301      	str	r3, [sp, #4]
 800d4be:	46d9      	mov	r9, fp
 800d4c0:	f04f 0c00 	mov.w	ip, #0
 800d4c4:	9b01      	ldr	r3, [sp, #4]
 800d4c6:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d4ca:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d4ce:	9301      	str	r3, [sp, #4]
 800d4d0:	fa1f f38a 	uxth.w	r3, sl
 800d4d4:	4619      	mov	r1, r3
 800d4d6:	b283      	uxth	r3, r0
 800d4d8:	1acb      	subs	r3, r1, r3
 800d4da:	0c00      	lsrs	r0, r0, #16
 800d4dc:	4463      	add	r3, ip
 800d4de:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d4e2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d4e6:	b29b      	uxth	r3, r3
 800d4e8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d4ec:	4576      	cmp	r6, lr
 800d4ee:	f849 3b04 	str.w	r3, [r9], #4
 800d4f2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d4f6:	d8e5      	bhi.n	800d4c4 <__mdiff+0x88>
 800d4f8:	1b33      	subs	r3, r6, r4
 800d4fa:	3b15      	subs	r3, #21
 800d4fc:	f023 0303 	bic.w	r3, r3, #3
 800d500:	3415      	adds	r4, #21
 800d502:	3304      	adds	r3, #4
 800d504:	42a6      	cmp	r6, r4
 800d506:	bf38      	it	cc
 800d508:	2304      	movcc	r3, #4
 800d50a:	441d      	add	r5, r3
 800d50c:	445b      	add	r3, fp
 800d50e:	461e      	mov	r6, r3
 800d510:	462c      	mov	r4, r5
 800d512:	4544      	cmp	r4, r8
 800d514:	d30e      	bcc.n	800d534 <__mdiff+0xf8>
 800d516:	f108 0103 	add.w	r1, r8, #3
 800d51a:	1b49      	subs	r1, r1, r5
 800d51c:	f021 0103 	bic.w	r1, r1, #3
 800d520:	3d03      	subs	r5, #3
 800d522:	45a8      	cmp	r8, r5
 800d524:	bf38      	it	cc
 800d526:	2100      	movcc	r1, #0
 800d528:	440b      	add	r3, r1
 800d52a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d52e:	b191      	cbz	r1, 800d556 <__mdiff+0x11a>
 800d530:	6117      	str	r7, [r2, #16]
 800d532:	e79d      	b.n	800d470 <__mdiff+0x34>
 800d534:	f854 1b04 	ldr.w	r1, [r4], #4
 800d538:	46e6      	mov	lr, ip
 800d53a:	0c08      	lsrs	r0, r1, #16
 800d53c:	fa1c fc81 	uxtah	ip, ip, r1
 800d540:	4471      	add	r1, lr
 800d542:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d546:	b289      	uxth	r1, r1
 800d548:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d54c:	f846 1b04 	str.w	r1, [r6], #4
 800d550:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d554:	e7dd      	b.n	800d512 <__mdiff+0xd6>
 800d556:	3f01      	subs	r7, #1
 800d558:	e7e7      	b.n	800d52a <__mdiff+0xee>
 800d55a:	bf00      	nop
 800d55c:	0800dda4 	.word	0x0800dda4
 800d560:	0800ddc6 	.word	0x0800ddc6

0800d564 <__d2b>:
 800d564:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d568:	460f      	mov	r7, r1
 800d56a:	2101      	movs	r1, #1
 800d56c:	ec59 8b10 	vmov	r8, r9, d0
 800d570:	4616      	mov	r6, r2
 800d572:	f7ff fcd5 	bl	800cf20 <_Balloc>
 800d576:	4604      	mov	r4, r0
 800d578:	b930      	cbnz	r0, 800d588 <__d2b+0x24>
 800d57a:	4602      	mov	r2, r0
 800d57c:	4b23      	ldr	r3, [pc, #140]	@ (800d60c <__d2b+0xa8>)
 800d57e:	4824      	ldr	r0, [pc, #144]	@ (800d610 <__d2b+0xac>)
 800d580:	f240 310f 	movw	r1, #783	@ 0x30f
 800d584:	f7fd fd72 	bl	800b06c <__assert_func>
 800d588:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d58c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d590:	b10d      	cbz	r5, 800d596 <__d2b+0x32>
 800d592:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d596:	9301      	str	r3, [sp, #4]
 800d598:	f1b8 0300 	subs.w	r3, r8, #0
 800d59c:	d023      	beq.n	800d5e6 <__d2b+0x82>
 800d59e:	4668      	mov	r0, sp
 800d5a0:	9300      	str	r3, [sp, #0]
 800d5a2:	f7ff fd84 	bl	800d0ae <__lo0bits>
 800d5a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d5aa:	b1d0      	cbz	r0, 800d5e2 <__d2b+0x7e>
 800d5ac:	f1c0 0320 	rsb	r3, r0, #32
 800d5b0:	fa02 f303 	lsl.w	r3, r2, r3
 800d5b4:	430b      	orrs	r3, r1
 800d5b6:	40c2      	lsrs	r2, r0
 800d5b8:	6163      	str	r3, [r4, #20]
 800d5ba:	9201      	str	r2, [sp, #4]
 800d5bc:	9b01      	ldr	r3, [sp, #4]
 800d5be:	61a3      	str	r3, [r4, #24]
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	bf0c      	ite	eq
 800d5c4:	2201      	moveq	r2, #1
 800d5c6:	2202      	movne	r2, #2
 800d5c8:	6122      	str	r2, [r4, #16]
 800d5ca:	b1a5      	cbz	r5, 800d5f6 <__d2b+0x92>
 800d5cc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d5d0:	4405      	add	r5, r0
 800d5d2:	603d      	str	r5, [r7, #0]
 800d5d4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d5d8:	6030      	str	r0, [r6, #0]
 800d5da:	4620      	mov	r0, r4
 800d5dc:	b003      	add	sp, #12
 800d5de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d5e2:	6161      	str	r1, [r4, #20]
 800d5e4:	e7ea      	b.n	800d5bc <__d2b+0x58>
 800d5e6:	a801      	add	r0, sp, #4
 800d5e8:	f7ff fd61 	bl	800d0ae <__lo0bits>
 800d5ec:	9b01      	ldr	r3, [sp, #4]
 800d5ee:	6163      	str	r3, [r4, #20]
 800d5f0:	3020      	adds	r0, #32
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	e7e8      	b.n	800d5c8 <__d2b+0x64>
 800d5f6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d5fa:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d5fe:	6038      	str	r0, [r7, #0]
 800d600:	6918      	ldr	r0, [r3, #16]
 800d602:	f7ff fd35 	bl	800d070 <__hi0bits>
 800d606:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d60a:	e7e5      	b.n	800d5d8 <__d2b+0x74>
 800d60c:	0800dda4 	.word	0x0800dda4
 800d610:	0800ddc6 	.word	0x0800ddc6

0800d614 <__sread>:
 800d614:	b510      	push	{r4, lr}
 800d616:	460c      	mov	r4, r1
 800d618:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d61c:	f000 f986 	bl	800d92c <_read_r>
 800d620:	2800      	cmp	r0, #0
 800d622:	bfab      	itete	ge
 800d624:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d626:	89a3      	ldrhlt	r3, [r4, #12]
 800d628:	181b      	addge	r3, r3, r0
 800d62a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d62e:	bfac      	ite	ge
 800d630:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d632:	81a3      	strhlt	r3, [r4, #12]
 800d634:	bd10      	pop	{r4, pc}

0800d636 <__swrite>:
 800d636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d63a:	461f      	mov	r7, r3
 800d63c:	898b      	ldrh	r3, [r1, #12]
 800d63e:	05db      	lsls	r3, r3, #23
 800d640:	4605      	mov	r5, r0
 800d642:	460c      	mov	r4, r1
 800d644:	4616      	mov	r6, r2
 800d646:	d505      	bpl.n	800d654 <__swrite+0x1e>
 800d648:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d64c:	2302      	movs	r3, #2
 800d64e:	2200      	movs	r2, #0
 800d650:	f000 f95a 	bl	800d908 <_lseek_r>
 800d654:	89a3      	ldrh	r3, [r4, #12]
 800d656:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d65a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d65e:	81a3      	strh	r3, [r4, #12]
 800d660:	4632      	mov	r2, r6
 800d662:	463b      	mov	r3, r7
 800d664:	4628      	mov	r0, r5
 800d666:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d66a:	f000 b985 	b.w	800d978 <_write_r>

0800d66e <__sseek>:
 800d66e:	b510      	push	{r4, lr}
 800d670:	460c      	mov	r4, r1
 800d672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d676:	f000 f947 	bl	800d908 <_lseek_r>
 800d67a:	1c43      	adds	r3, r0, #1
 800d67c:	89a3      	ldrh	r3, [r4, #12]
 800d67e:	bf15      	itete	ne
 800d680:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d682:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d686:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d68a:	81a3      	strheq	r3, [r4, #12]
 800d68c:	bf18      	it	ne
 800d68e:	81a3      	strhne	r3, [r4, #12]
 800d690:	bd10      	pop	{r4, pc}

0800d692 <__sclose>:
 800d692:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d696:	f000 b981 	b.w	800d99c <_close_r>

0800d69a <__swbuf_r>:
 800d69a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d69c:	460e      	mov	r6, r1
 800d69e:	4614      	mov	r4, r2
 800d6a0:	4605      	mov	r5, r0
 800d6a2:	b118      	cbz	r0, 800d6ac <__swbuf_r+0x12>
 800d6a4:	6a03      	ldr	r3, [r0, #32]
 800d6a6:	b90b      	cbnz	r3, 800d6ac <__swbuf_r+0x12>
 800d6a8:	f7fe fa9e 	bl	800bbe8 <__sinit>
 800d6ac:	69a3      	ldr	r3, [r4, #24]
 800d6ae:	60a3      	str	r3, [r4, #8]
 800d6b0:	89a3      	ldrh	r3, [r4, #12]
 800d6b2:	071a      	lsls	r2, r3, #28
 800d6b4:	d501      	bpl.n	800d6ba <__swbuf_r+0x20>
 800d6b6:	6923      	ldr	r3, [r4, #16]
 800d6b8:	b943      	cbnz	r3, 800d6cc <__swbuf_r+0x32>
 800d6ba:	4621      	mov	r1, r4
 800d6bc:	4628      	mov	r0, r5
 800d6be:	f000 f82b 	bl	800d718 <__swsetup_r>
 800d6c2:	b118      	cbz	r0, 800d6cc <__swbuf_r+0x32>
 800d6c4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d6c8:	4638      	mov	r0, r7
 800d6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6cc:	6823      	ldr	r3, [r4, #0]
 800d6ce:	6922      	ldr	r2, [r4, #16]
 800d6d0:	1a98      	subs	r0, r3, r2
 800d6d2:	6963      	ldr	r3, [r4, #20]
 800d6d4:	b2f6      	uxtb	r6, r6
 800d6d6:	4283      	cmp	r3, r0
 800d6d8:	4637      	mov	r7, r6
 800d6da:	dc05      	bgt.n	800d6e8 <__swbuf_r+0x4e>
 800d6dc:	4621      	mov	r1, r4
 800d6de:	4628      	mov	r0, r5
 800d6e0:	f7ff fbf6 	bl	800ced0 <_fflush_r>
 800d6e4:	2800      	cmp	r0, #0
 800d6e6:	d1ed      	bne.n	800d6c4 <__swbuf_r+0x2a>
 800d6e8:	68a3      	ldr	r3, [r4, #8]
 800d6ea:	3b01      	subs	r3, #1
 800d6ec:	60a3      	str	r3, [r4, #8]
 800d6ee:	6823      	ldr	r3, [r4, #0]
 800d6f0:	1c5a      	adds	r2, r3, #1
 800d6f2:	6022      	str	r2, [r4, #0]
 800d6f4:	701e      	strb	r6, [r3, #0]
 800d6f6:	6962      	ldr	r2, [r4, #20]
 800d6f8:	1c43      	adds	r3, r0, #1
 800d6fa:	429a      	cmp	r2, r3
 800d6fc:	d004      	beq.n	800d708 <__swbuf_r+0x6e>
 800d6fe:	89a3      	ldrh	r3, [r4, #12]
 800d700:	07db      	lsls	r3, r3, #31
 800d702:	d5e1      	bpl.n	800d6c8 <__swbuf_r+0x2e>
 800d704:	2e0a      	cmp	r6, #10
 800d706:	d1df      	bne.n	800d6c8 <__swbuf_r+0x2e>
 800d708:	4621      	mov	r1, r4
 800d70a:	4628      	mov	r0, r5
 800d70c:	f7ff fbe0 	bl	800ced0 <_fflush_r>
 800d710:	2800      	cmp	r0, #0
 800d712:	d0d9      	beq.n	800d6c8 <__swbuf_r+0x2e>
 800d714:	e7d6      	b.n	800d6c4 <__swbuf_r+0x2a>
	...

0800d718 <__swsetup_r>:
 800d718:	b538      	push	{r3, r4, r5, lr}
 800d71a:	4b29      	ldr	r3, [pc, #164]	@ (800d7c0 <__swsetup_r+0xa8>)
 800d71c:	4605      	mov	r5, r0
 800d71e:	6818      	ldr	r0, [r3, #0]
 800d720:	460c      	mov	r4, r1
 800d722:	b118      	cbz	r0, 800d72c <__swsetup_r+0x14>
 800d724:	6a03      	ldr	r3, [r0, #32]
 800d726:	b90b      	cbnz	r3, 800d72c <__swsetup_r+0x14>
 800d728:	f7fe fa5e 	bl	800bbe8 <__sinit>
 800d72c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d730:	0719      	lsls	r1, r3, #28
 800d732:	d422      	bmi.n	800d77a <__swsetup_r+0x62>
 800d734:	06da      	lsls	r2, r3, #27
 800d736:	d407      	bmi.n	800d748 <__swsetup_r+0x30>
 800d738:	2209      	movs	r2, #9
 800d73a:	602a      	str	r2, [r5, #0]
 800d73c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d740:	81a3      	strh	r3, [r4, #12]
 800d742:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d746:	e033      	b.n	800d7b0 <__swsetup_r+0x98>
 800d748:	0758      	lsls	r0, r3, #29
 800d74a:	d512      	bpl.n	800d772 <__swsetup_r+0x5a>
 800d74c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d74e:	b141      	cbz	r1, 800d762 <__swsetup_r+0x4a>
 800d750:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d754:	4299      	cmp	r1, r3
 800d756:	d002      	beq.n	800d75e <__swsetup_r+0x46>
 800d758:	4628      	mov	r0, r5
 800d75a:	f7ff f9a9 	bl	800cab0 <_free_r>
 800d75e:	2300      	movs	r3, #0
 800d760:	6363      	str	r3, [r4, #52]	@ 0x34
 800d762:	89a3      	ldrh	r3, [r4, #12]
 800d764:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d768:	81a3      	strh	r3, [r4, #12]
 800d76a:	2300      	movs	r3, #0
 800d76c:	6063      	str	r3, [r4, #4]
 800d76e:	6923      	ldr	r3, [r4, #16]
 800d770:	6023      	str	r3, [r4, #0]
 800d772:	89a3      	ldrh	r3, [r4, #12]
 800d774:	f043 0308 	orr.w	r3, r3, #8
 800d778:	81a3      	strh	r3, [r4, #12]
 800d77a:	6923      	ldr	r3, [r4, #16]
 800d77c:	b94b      	cbnz	r3, 800d792 <__swsetup_r+0x7a>
 800d77e:	89a3      	ldrh	r3, [r4, #12]
 800d780:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d788:	d003      	beq.n	800d792 <__swsetup_r+0x7a>
 800d78a:	4621      	mov	r1, r4
 800d78c:	4628      	mov	r0, r5
 800d78e:	f000 f83f 	bl	800d810 <__smakebuf_r>
 800d792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d796:	f013 0201 	ands.w	r2, r3, #1
 800d79a:	d00a      	beq.n	800d7b2 <__swsetup_r+0x9a>
 800d79c:	2200      	movs	r2, #0
 800d79e:	60a2      	str	r2, [r4, #8]
 800d7a0:	6962      	ldr	r2, [r4, #20]
 800d7a2:	4252      	negs	r2, r2
 800d7a4:	61a2      	str	r2, [r4, #24]
 800d7a6:	6922      	ldr	r2, [r4, #16]
 800d7a8:	b942      	cbnz	r2, 800d7bc <__swsetup_r+0xa4>
 800d7aa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d7ae:	d1c5      	bne.n	800d73c <__swsetup_r+0x24>
 800d7b0:	bd38      	pop	{r3, r4, r5, pc}
 800d7b2:	0799      	lsls	r1, r3, #30
 800d7b4:	bf58      	it	pl
 800d7b6:	6962      	ldrpl	r2, [r4, #20]
 800d7b8:	60a2      	str	r2, [r4, #8]
 800d7ba:	e7f4      	b.n	800d7a6 <__swsetup_r+0x8e>
 800d7bc:	2000      	movs	r0, #0
 800d7be:	e7f7      	b.n	800d7b0 <__swsetup_r+0x98>
 800d7c0:	20000134 	.word	0x20000134

0800d7c4 <__swhatbuf_r>:
 800d7c4:	b570      	push	{r4, r5, r6, lr}
 800d7c6:	460c      	mov	r4, r1
 800d7c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7cc:	2900      	cmp	r1, #0
 800d7ce:	b096      	sub	sp, #88	@ 0x58
 800d7d0:	4615      	mov	r5, r2
 800d7d2:	461e      	mov	r6, r3
 800d7d4:	da0d      	bge.n	800d7f2 <__swhatbuf_r+0x2e>
 800d7d6:	89a3      	ldrh	r3, [r4, #12]
 800d7d8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d7dc:	f04f 0100 	mov.w	r1, #0
 800d7e0:	bf14      	ite	ne
 800d7e2:	2340      	movne	r3, #64	@ 0x40
 800d7e4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d7e8:	2000      	movs	r0, #0
 800d7ea:	6031      	str	r1, [r6, #0]
 800d7ec:	602b      	str	r3, [r5, #0]
 800d7ee:	b016      	add	sp, #88	@ 0x58
 800d7f0:	bd70      	pop	{r4, r5, r6, pc}
 800d7f2:	466a      	mov	r2, sp
 800d7f4:	f000 f8e2 	bl	800d9bc <_fstat_r>
 800d7f8:	2800      	cmp	r0, #0
 800d7fa:	dbec      	blt.n	800d7d6 <__swhatbuf_r+0x12>
 800d7fc:	9901      	ldr	r1, [sp, #4]
 800d7fe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d802:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d806:	4259      	negs	r1, r3
 800d808:	4159      	adcs	r1, r3
 800d80a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d80e:	e7eb      	b.n	800d7e8 <__swhatbuf_r+0x24>

0800d810 <__smakebuf_r>:
 800d810:	898b      	ldrh	r3, [r1, #12]
 800d812:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d814:	079d      	lsls	r5, r3, #30
 800d816:	4606      	mov	r6, r0
 800d818:	460c      	mov	r4, r1
 800d81a:	d507      	bpl.n	800d82c <__smakebuf_r+0x1c>
 800d81c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d820:	6023      	str	r3, [r4, #0]
 800d822:	6123      	str	r3, [r4, #16]
 800d824:	2301      	movs	r3, #1
 800d826:	6163      	str	r3, [r4, #20]
 800d828:	b003      	add	sp, #12
 800d82a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d82c:	ab01      	add	r3, sp, #4
 800d82e:	466a      	mov	r2, sp
 800d830:	f7ff ffc8 	bl	800d7c4 <__swhatbuf_r>
 800d834:	9f00      	ldr	r7, [sp, #0]
 800d836:	4605      	mov	r5, r0
 800d838:	4639      	mov	r1, r7
 800d83a:	4630      	mov	r0, r6
 800d83c:	f7fd ff30 	bl	800b6a0 <_malloc_r>
 800d840:	b948      	cbnz	r0, 800d856 <__smakebuf_r+0x46>
 800d842:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d846:	059a      	lsls	r2, r3, #22
 800d848:	d4ee      	bmi.n	800d828 <__smakebuf_r+0x18>
 800d84a:	f023 0303 	bic.w	r3, r3, #3
 800d84e:	f043 0302 	orr.w	r3, r3, #2
 800d852:	81a3      	strh	r3, [r4, #12]
 800d854:	e7e2      	b.n	800d81c <__smakebuf_r+0xc>
 800d856:	89a3      	ldrh	r3, [r4, #12]
 800d858:	6020      	str	r0, [r4, #0]
 800d85a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d85e:	81a3      	strh	r3, [r4, #12]
 800d860:	9b01      	ldr	r3, [sp, #4]
 800d862:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d866:	b15b      	cbz	r3, 800d880 <__smakebuf_r+0x70>
 800d868:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d86c:	4630      	mov	r0, r6
 800d86e:	f000 f83b 	bl	800d8e8 <_isatty_r>
 800d872:	b128      	cbz	r0, 800d880 <__smakebuf_r+0x70>
 800d874:	89a3      	ldrh	r3, [r4, #12]
 800d876:	f023 0303 	bic.w	r3, r3, #3
 800d87a:	f043 0301 	orr.w	r3, r3, #1
 800d87e:	81a3      	strh	r3, [r4, #12]
 800d880:	89a3      	ldrh	r3, [r4, #12]
 800d882:	431d      	orrs	r5, r3
 800d884:	81a5      	strh	r5, [r4, #12]
 800d886:	e7cf      	b.n	800d828 <__smakebuf_r+0x18>

0800d888 <_raise_r>:
 800d888:	291f      	cmp	r1, #31
 800d88a:	b538      	push	{r3, r4, r5, lr}
 800d88c:	4605      	mov	r5, r0
 800d88e:	460c      	mov	r4, r1
 800d890:	d904      	bls.n	800d89c <_raise_r+0x14>
 800d892:	2316      	movs	r3, #22
 800d894:	6003      	str	r3, [r0, #0]
 800d896:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d89a:	bd38      	pop	{r3, r4, r5, pc}
 800d89c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d89e:	b112      	cbz	r2, 800d8a6 <_raise_r+0x1e>
 800d8a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d8a4:	b94b      	cbnz	r3, 800d8ba <_raise_r+0x32>
 800d8a6:	4628      	mov	r0, r5
 800d8a8:	f000 f864 	bl	800d974 <_getpid_r>
 800d8ac:	4622      	mov	r2, r4
 800d8ae:	4601      	mov	r1, r0
 800d8b0:	4628      	mov	r0, r5
 800d8b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d8b6:	f000 b84b 	b.w	800d950 <_kill_r>
 800d8ba:	2b01      	cmp	r3, #1
 800d8bc:	d00a      	beq.n	800d8d4 <_raise_r+0x4c>
 800d8be:	1c59      	adds	r1, r3, #1
 800d8c0:	d103      	bne.n	800d8ca <_raise_r+0x42>
 800d8c2:	2316      	movs	r3, #22
 800d8c4:	6003      	str	r3, [r0, #0]
 800d8c6:	2001      	movs	r0, #1
 800d8c8:	e7e7      	b.n	800d89a <_raise_r+0x12>
 800d8ca:	2100      	movs	r1, #0
 800d8cc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d8d0:	4620      	mov	r0, r4
 800d8d2:	4798      	blx	r3
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	e7e0      	b.n	800d89a <_raise_r+0x12>

0800d8d8 <raise>:
 800d8d8:	4b02      	ldr	r3, [pc, #8]	@ (800d8e4 <raise+0xc>)
 800d8da:	4601      	mov	r1, r0
 800d8dc:	6818      	ldr	r0, [r3, #0]
 800d8de:	f7ff bfd3 	b.w	800d888 <_raise_r>
 800d8e2:	bf00      	nop
 800d8e4:	20000134 	.word	0x20000134

0800d8e8 <_isatty_r>:
 800d8e8:	b538      	push	{r3, r4, r5, lr}
 800d8ea:	4d06      	ldr	r5, [pc, #24]	@ (800d904 <_isatty_r+0x1c>)
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	4604      	mov	r4, r0
 800d8f0:	4608      	mov	r0, r1
 800d8f2:	602b      	str	r3, [r5, #0]
 800d8f4:	f7f5 fc38 	bl	8003168 <_isatty>
 800d8f8:	1c43      	adds	r3, r0, #1
 800d8fa:	d102      	bne.n	800d902 <_isatty_r+0x1a>
 800d8fc:	682b      	ldr	r3, [r5, #0]
 800d8fe:	b103      	cbz	r3, 800d902 <_isatty_r+0x1a>
 800d900:	6023      	str	r3, [r4, #0]
 800d902:	bd38      	pop	{r3, r4, r5, pc}
 800d904:	20001f28 	.word	0x20001f28

0800d908 <_lseek_r>:
 800d908:	b538      	push	{r3, r4, r5, lr}
 800d90a:	4d07      	ldr	r5, [pc, #28]	@ (800d928 <_lseek_r+0x20>)
 800d90c:	4604      	mov	r4, r0
 800d90e:	4608      	mov	r0, r1
 800d910:	4611      	mov	r1, r2
 800d912:	2200      	movs	r2, #0
 800d914:	602a      	str	r2, [r5, #0]
 800d916:	461a      	mov	r2, r3
 800d918:	f7f5 fc31 	bl	800317e <_lseek>
 800d91c:	1c43      	adds	r3, r0, #1
 800d91e:	d102      	bne.n	800d926 <_lseek_r+0x1e>
 800d920:	682b      	ldr	r3, [r5, #0]
 800d922:	b103      	cbz	r3, 800d926 <_lseek_r+0x1e>
 800d924:	6023      	str	r3, [r4, #0]
 800d926:	bd38      	pop	{r3, r4, r5, pc}
 800d928:	20001f28 	.word	0x20001f28

0800d92c <_read_r>:
 800d92c:	b538      	push	{r3, r4, r5, lr}
 800d92e:	4d07      	ldr	r5, [pc, #28]	@ (800d94c <_read_r+0x20>)
 800d930:	4604      	mov	r4, r0
 800d932:	4608      	mov	r0, r1
 800d934:	4611      	mov	r1, r2
 800d936:	2200      	movs	r2, #0
 800d938:	602a      	str	r2, [r5, #0]
 800d93a:	461a      	mov	r2, r3
 800d93c:	f7f5 fbbf 	bl	80030be <_read>
 800d940:	1c43      	adds	r3, r0, #1
 800d942:	d102      	bne.n	800d94a <_read_r+0x1e>
 800d944:	682b      	ldr	r3, [r5, #0]
 800d946:	b103      	cbz	r3, 800d94a <_read_r+0x1e>
 800d948:	6023      	str	r3, [r4, #0]
 800d94a:	bd38      	pop	{r3, r4, r5, pc}
 800d94c:	20001f28 	.word	0x20001f28

0800d950 <_kill_r>:
 800d950:	b538      	push	{r3, r4, r5, lr}
 800d952:	4d07      	ldr	r5, [pc, #28]	@ (800d970 <_kill_r+0x20>)
 800d954:	2300      	movs	r3, #0
 800d956:	4604      	mov	r4, r0
 800d958:	4608      	mov	r0, r1
 800d95a:	4611      	mov	r1, r2
 800d95c:	602b      	str	r3, [r5, #0]
 800d95e:	f7f5 fb93 	bl	8003088 <_kill>
 800d962:	1c43      	adds	r3, r0, #1
 800d964:	d102      	bne.n	800d96c <_kill_r+0x1c>
 800d966:	682b      	ldr	r3, [r5, #0]
 800d968:	b103      	cbz	r3, 800d96c <_kill_r+0x1c>
 800d96a:	6023      	str	r3, [r4, #0]
 800d96c:	bd38      	pop	{r3, r4, r5, pc}
 800d96e:	bf00      	nop
 800d970:	20001f28 	.word	0x20001f28

0800d974 <_getpid_r>:
 800d974:	f7f5 bb80 	b.w	8003078 <_getpid>

0800d978 <_write_r>:
 800d978:	b538      	push	{r3, r4, r5, lr}
 800d97a:	4d07      	ldr	r5, [pc, #28]	@ (800d998 <_write_r+0x20>)
 800d97c:	4604      	mov	r4, r0
 800d97e:	4608      	mov	r0, r1
 800d980:	4611      	mov	r1, r2
 800d982:	2200      	movs	r2, #0
 800d984:	602a      	str	r2, [r5, #0]
 800d986:	461a      	mov	r2, r3
 800d988:	f7f5 fbb6 	bl	80030f8 <_write>
 800d98c:	1c43      	adds	r3, r0, #1
 800d98e:	d102      	bne.n	800d996 <_write_r+0x1e>
 800d990:	682b      	ldr	r3, [r5, #0]
 800d992:	b103      	cbz	r3, 800d996 <_write_r+0x1e>
 800d994:	6023      	str	r3, [r4, #0]
 800d996:	bd38      	pop	{r3, r4, r5, pc}
 800d998:	20001f28 	.word	0x20001f28

0800d99c <_close_r>:
 800d99c:	b538      	push	{r3, r4, r5, lr}
 800d99e:	4d06      	ldr	r5, [pc, #24]	@ (800d9b8 <_close_r+0x1c>)
 800d9a0:	2300      	movs	r3, #0
 800d9a2:	4604      	mov	r4, r0
 800d9a4:	4608      	mov	r0, r1
 800d9a6:	602b      	str	r3, [r5, #0]
 800d9a8:	f7f5 fbc2 	bl	8003130 <_close>
 800d9ac:	1c43      	adds	r3, r0, #1
 800d9ae:	d102      	bne.n	800d9b6 <_close_r+0x1a>
 800d9b0:	682b      	ldr	r3, [r5, #0]
 800d9b2:	b103      	cbz	r3, 800d9b6 <_close_r+0x1a>
 800d9b4:	6023      	str	r3, [r4, #0]
 800d9b6:	bd38      	pop	{r3, r4, r5, pc}
 800d9b8:	20001f28 	.word	0x20001f28

0800d9bc <_fstat_r>:
 800d9bc:	b538      	push	{r3, r4, r5, lr}
 800d9be:	4d07      	ldr	r5, [pc, #28]	@ (800d9dc <_fstat_r+0x20>)
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	4604      	mov	r4, r0
 800d9c4:	4608      	mov	r0, r1
 800d9c6:	4611      	mov	r1, r2
 800d9c8:	602b      	str	r3, [r5, #0]
 800d9ca:	f7f5 fbbd 	bl	8003148 <_fstat>
 800d9ce:	1c43      	adds	r3, r0, #1
 800d9d0:	d102      	bne.n	800d9d8 <_fstat_r+0x1c>
 800d9d2:	682b      	ldr	r3, [r5, #0]
 800d9d4:	b103      	cbz	r3, 800d9d8 <_fstat_r+0x1c>
 800d9d6:	6023      	str	r3, [r4, #0]
 800d9d8:	bd38      	pop	{r3, r4, r5, pc}
 800d9da:	bf00      	nop
 800d9dc:	20001f28 	.word	0x20001f28

0800d9e0 <memcpy>:
 800d9e0:	440a      	add	r2, r1
 800d9e2:	4291      	cmp	r1, r2
 800d9e4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d9e8:	d100      	bne.n	800d9ec <memcpy+0xc>
 800d9ea:	4770      	bx	lr
 800d9ec:	b510      	push	{r4, lr}
 800d9ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d9f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d9f6:	4291      	cmp	r1, r2
 800d9f8:	d1f9      	bne.n	800d9ee <memcpy+0xe>
 800d9fa:	bd10      	pop	{r4, pc}

0800d9fc <_calloc_r>:
 800d9fc:	b570      	push	{r4, r5, r6, lr}
 800d9fe:	fba1 5402 	umull	r5, r4, r1, r2
 800da02:	b934      	cbnz	r4, 800da12 <_calloc_r+0x16>
 800da04:	4629      	mov	r1, r5
 800da06:	f7fd fe4b 	bl	800b6a0 <_malloc_r>
 800da0a:	4606      	mov	r6, r0
 800da0c:	b928      	cbnz	r0, 800da1a <_calloc_r+0x1e>
 800da0e:	4630      	mov	r0, r6
 800da10:	bd70      	pop	{r4, r5, r6, pc}
 800da12:	220c      	movs	r2, #12
 800da14:	6002      	str	r2, [r0, #0]
 800da16:	2600      	movs	r6, #0
 800da18:	e7f9      	b.n	800da0e <_calloc_r+0x12>
 800da1a:	462a      	mov	r2, r5
 800da1c:	4621      	mov	r1, r4
 800da1e:	f7fe f99b 	bl	800bd58 <memset>
 800da22:	e7f4      	b.n	800da0e <_calloc_r+0x12>

0800da24 <__ascii_mbtowc>:
 800da24:	b082      	sub	sp, #8
 800da26:	b901      	cbnz	r1, 800da2a <__ascii_mbtowc+0x6>
 800da28:	a901      	add	r1, sp, #4
 800da2a:	b142      	cbz	r2, 800da3e <__ascii_mbtowc+0x1a>
 800da2c:	b14b      	cbz	r3, 800da42 <__ascii_mbtowc+0x1e>
 800da2e:	7813      	ldrb	r3, [r2, #0]
 800da30:	600b      	str	r3, [r1, #0]
 800da32:	7812      	ldrb	r2, [r2, #0]
 800da34:	1e10      	subs	r0, r2, #0
 800da36:	bf18      	it	ne
 800da38:	2001      	movne	r0, #1
 800da3a:	b002      	add	sp, #8
 800da3c:	4770      	bx	lr
 800da3e:	4610      	mov	r0, r2
 800da40:	e7fb      	b.n	800da3a <__ascii_mbtowc+0x16>
 800da42:	f06f 0001 	mvn.w	r0, #1
 800da46:	e7f8      	b.n	800da3a <__ascii_mbtowc+0x16>

0800da48 <__ascii_wctomb>:
 800da48:	4603      	mov	r3, r0
 800da4a:	4608      	mov	r0, r1
 800da4c:	b141      	cbz	r1, 800da60 <__ascii_wctomb+0x18>
 800da4e:	2aff      	cmp	r2, #255	@ 0xff
 800da50:	d904      	bls.n	800da5c <__ascii_wctomb+0x14>
 800da52:	228a      	movs	r2, #138	@ 0x8a
 800da54:	601a      	str	r2, [r3, #0]
 800da56:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800da5a:	4770      	bx	lr
 800da5c:	700a      	strb	r2, [r1, #0]
 800da5e:	2001      	movs	r0, #1
 800da60:	4770      	bx	lr
	...

0800da64 <_init>:
 800da64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da66:	bf00      	nop
 800da68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da6a:	bc08      	pop	{r3}
 800da6c:	469e      	mov	lr, r3
 800da6e:	4770      	bx	lr

0800da70 <_fini>:
 800da70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da72:	bf00      	nop
 800da74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da76:	bc08      	pop	{r3}
 800da78:	469e      	mov	lr, r3
 800da7a:	4770      	bx	lr
