/*
 * Simulator of microcontrollers (t870ccl.h)
 *
 * Copyright (C) 2016 Drotos Daniel
 * 
 * To contact author send email to dr.dkdb@gmail.com
 *
 */

/* This file is part of microcontroller simulator: ucsim.

UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING.  If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/

#ifndef T870CCL_HEADER
#define T870CCL_HEADER

#include "uccl.h"

#include "glob.h"


#ifdef WORDS_BIGENDIAN
# define PAIR(h,l) u8_t h, l
#else
# define PAIR(h,l) u8_t l, h
#endif

struct rbank_870c_t
{
  union { u16_t wa; struct { PAIR(w,a); } rwa; };
  union { u16_t bc; struct { PAIR(b,c); } rbc; };
  union { u16_t de; struct { PAIR(d,e); } rde; };
  union { u16_t hl; struct { PAIR(h,l); } rhl; };
  u16_t ix, iy;
};


#define rW (rbank->rwa.w)
#define rA (rbank->rwa.a)
#define rB (rbank->rbc.b)
#define rC (rbank->rbc.c)
#define rD (rbank->rde.d)
#define rE (rbank->rde.e)
#define rH (rbank->rhl.h)
#define rL (rbank->rhl.l)
#define rF (rPSW)

#define rWA (rbank->wa)
#define rBC (rbank->bc)
#define rDE (rbank->de)
#define rHL (rbank->hl)
#define rIX (rbank->ix)
#define rIY (rbank->iy)

#define cF (cPSW)

#define MP    t_mem code
#define RD    (vc.rd++)
#define RD2   (vc.rd+=2)
#define WR    (vc.wr++)
#define WR2   (vc.wr+=2)
#define RDWR  (vc.rd++,vc.wr++)
#define WRRD  (vc.rd++,vc.wr++)


enum flag_mask_t {
  MJF= (0x80),
  MZF= (0x40),
  MCF= (0x20),
  MHF= (0x10),
  MSF= (0x08),
  MVF= (0x04),
  MRBS= (0x02),
  MALL= MJF|MZF|MCF|MHF|MSF|MVF
};

#define COND_Z		(rF&MZF)
#define COND_NZ		(!(rF&MZF))
#define COND_CS		(rF&MCF)
#define COND_CC		(!(rF&MCF))
#define COND_LE		(rF&(MCF|MZF))
#define COND_GT		(!(rF&(MCF|MZF)))
#define COND_T		(rF&MJF)
#define COND_F		(!(rF&MJF))

#define S_XOR_V		(((rF&MSF)?1:0)^((rF&MVF)?1:0))
#define COND_M		(rF&MSF)
#define COND_P		(!(rF&MSF))
#define COND_SLT	(S_XOR_V)
#define COND_SGE	(!S_XOR_V)
#define COND_SLE        (S_XOR_V || COND_Z)
#define COND_SGT	(!S_XOR_V && COND_NZ)
#define COND_VS		(rF&MVF)
#define COND_VC		(!(rF&MVF))

// bit nr to bit mask converter
extern u8_t bit_mask[8];

class cl_t870c;

class cl_t870c_psw_op: public cl_memory_operator
{
protected:
  class cl_t870c *uc;
public:
  cl_t870c_psw_op(class cl_memory_cell *acell, class cl_t870c *auc);
  virtual t_mem write(t_mem val);
};
  

class cl_t870c: public cl_uc
{
public:
  struct rbank_870c_t *rbanks, *rbank;
  u16_t rSP;
  u8_t rPSW;
  u8_t imf; // interrupt mask flag (0 or 1)
  C8 cW, cA, cB, cC, cD, cE, cH, cL, cPSW;
  C8 *regs8[8];
  C16 cWA, cBC, cDE, cHL, cIX, cIY, cSP;
  C16 *regs16[8];
  class cl_address_space *asc, *asd;
  class cl_memory_chip *ram_chip, *rom_chip, *bootrom_chip;
  u16_t sp_limit;
  u16_t vector_start;
public:
  // (src) or (dst) memory cell for 8/16 bit ops
  class cl_cell8 *sdc;
  t_addr sda;
  bool is_dst;
  int page;
public:
  cl_t870c(class cl_sim *asim);
  virtual int init(void);
  virtual void part_init(void);
  virtual void mk_rbanks();
  virtual void decode_regs(void);
  virtual void make_memories(void);
  virtual void make_cpu_hw(void);
  virtual void reset(void);
  virtual void print_regs(class cl_console_base *con);
  virtual u8_t *base_ticks(void) { return base_ticks_t870c; }
  virtual u8_t *extra_ticks(void) { return extra_ticks_t870c; }
  
  virtual struct dis_entry *dis_tbl(void);
  virtual struct dis_entry *get_dis_entry(t_addr addr);
  virtual char *disassc(t_addr addr, chars *comment);
  virtual int longest_inst(void) { return 5; }
  virtual int inst_length(t_addr addr);
  virtual u16_t aof_dstF(u32_t code32);
  virtual u16_t aof_dst5(u32_t code32);
  virtual u16_t aof_srcE(u32_t code32);
  virtual u16_t aof_srcD(u32_t code32);
  virtual void stack_check_overflow(class cl_stack_op *op);
  
  virtual int exec_inst(void);
  virtual int exec1(void);
  virtual int execS(void);
  virtual int execD(void);

  // 16 bit helpers for data op
  virtual u16_t get16(u16_t addr)
  { return asd->read(addr)+asd->read(addr+1)*256; }
  virtual u16_t rd16(u16_t addr)
  { RD2; return asd->read(addr)+asd->read(addr+1)*256; }
  virtual void set16(u16_t addr, u16_t val)
  { asd->write(addr, val); asd->write(addr+1, val>>8); }
  virtual void wr16(u16_t addr, u16_t val)
  { WR2; asd->write(addr, val); asd->write(addr+1, val>>8); }
  // 16 bit helpers for code memory
  virtual u16_t fetch16(void)
  { u16_t v; v= fetch(); return v+fetch()*256; }
  
  // Set sdc/sda for indirect addressing modes
  virtual C8 *sd_x(void);
  virtual C8 *sd_vw(void);
  virtual void sd_bc(void) { sdc= (C8 *)asd->get_cell(sda= rBC); }
  virtual void sd_de(void) { sdc= (C8 *)asd->get_cell(sda= rDE); }
  virtual C8 *sd_hl(void) { return sdc= (C8 *)asd->get_cell(sda= rHL); }
  virtual void sd_ix(void) { sdc= (C8 *)asd->get_cell(sda= rIX); }
  virtual void sd_iy(void) { sdc= (C8 *)asd->get_cell(sda= rIY); }
  virtual void sd_sp(void) { sdc= (C8 *)asd->get_cell(sda= rSP); }
  virtual void sd_ixd(void);
  virtual void sd_iyd(void);
  virtual void sd_spd(void);
  virtual void sd_hld(void);
  virtual void sd_hlc(void);
  virtual void sd_pca(void); // uses actual PC
  virtual void sd_Psp(void);
  virtual void sd_spM(void);
  virtual u16_t mn(void);
  
  // Common parametrized operations
  // data movemenet
  virtual int ld8(C8 *reg, MCELL *src);
  virtual int ldi8(C8 *reg, u8_t n);
  virtual int ldi8nz(C8 *reg, u8_t n);
  virtual int ld16(C16 *reg, u16_t addr);
  virtual int ldi16(C16 *reg, u16_t n);
  virtual int st8(MCELL *dst, u8_t n);
  virtual int st16(t_addr addr, u16_t n);
  virtual int xch8_rr(C8 *a, C8 *b);
  virtual int xch8_rm(C8 *a, C8 *b);
  virtual int xch16_rr(C16 *a, C16 *b);
  virtual int xch16_rm(C16 *a, u16_t addr);

  virtual int pop(MCELL *reg);
  virtual int push(MCELL *reg);
  
  // bit operations
  virtual int ld1m(C8 *src, u8_t bitnr);
  virtual int ld1r(C8 *src, u8_t bitnr);
  virtual int st1m(C8 *dst, u8_t bitnr);
  virtual int st1r(C8 *dst, u8_t bitnr);
  virtual int setr(C8 *reg, u8_t bitnr);
  virtual int setm(C8 *reg, u8_t bitnr);
  virtual int clrr(C8 *reg, u8_t bitnr);
  virtual int clrm(C8 *reg, u8_t bitnr);
  virtual int cplm(C8 *src, u8_t bitnr);
  virtual int cplr(C8 *src, u8_t bitnr);
  virtual int xor1m(C8 *src, u8_t bitnr);
  virtual int xor1r(C8 *src, u8_t bitnr);

  // inc/dec
  virtual int inc8r(C8 *reg);
  virtual int inc16r(C16 *reg);
  virtual int inc8m(C8 *src);
  virtual int inc16m(C16 *src);
  virtual int dec8r(C8 *reg);
  virtual int dec16r(C16 *reg);
  virtual int dec8m(C8 *src);
  virtual int dec16m(C16 *src);

  // ALU
  virtual int add8 (C8  *reg, u8_t  n, bool c);
  virtual int add16(C16 *reg, u16_t n, bool c);
  virtual int sub8 (C8  *reg, u8_t  n, bool b);
  virtual int sub16(C16 *reg, u16_t n, bool b);
  virtual int cmp8 (C8  *reg, u8_t  n);
  virtual int cmp16(C16 *reg, u16_t n);
  virtual int and8 (C8  *reg, u8_t  n);
  virtual int and16(C16 *reg, u16_t n);
  virtual int xor8 (C8  *reg, u8_t  n);
  virtual int xor16(C16 *reg, u16_t n);
  virtual int or8  (C8  *reg, u8_t  n);
  virtual int or16 (C16 *reg, u16_t n);

  virtual int mul(C16 *rr);
  virtual int div(C16 *rr);
  
  // jump
  virtual int jr(u8_t a);
  virtual int jrs(u8_t code, bool cond);
  virtual int jr_cc(u8_t a, bool cond);
  virtual int call(u16_t a);
  
#include "alias870c.h"
  // 0 00 - 0 00
  virtual int NOP(MP) { return resGO; }
  virtual int CLR_CF(MP);
  virtual int SET_CF(MP);
  virtual int CPL_CF(MP);
  virtual int CMP_x_n(MP) { sd_x(); return cmp8(sdc, fetch()); }
  virtual int LDW_mx_mn(MP);
  virtual int LDW_mhl_mn(MP);
  virtual int LD_mx_n(MP) { sd_x(); return st8(sdc, fetch()); }
  virtual int LD_mhl_n(MP) { sd_hl(); return st8(sdc, fetch()); }
  virtual int LD_A_mx(MP) { return ld8(&cA, sd_x()); }
  virtual int LD_A_mhl(MP) { return ld8(&cA, sd_hl()); }
  virtual int LD_mx_A(MP) { return st8(sd_x(), rA); }
  virtual int LD_mhl_A(MP) { return st8(sd_hl(), rA); }
  // 0 10 - 0 1f
  virtual int LD_A_rA(MP) { return ldi8(&cA, rA); }
  virtual int LD_A_rW(MP) { return ldi8(&cA, rW); }
  virtual int LD_A_rC(MP) { return ldi8(&cA, rC); }
  virtual int LD_A_rB(MP) { return ldi8(&cA, rB); }
  virtual int LD_A_rE(MP) { return ldi8(&cA, rE); }
  virtual int LD_A_rD(MP) { return ldi8(&cA, rD); }
  virtual int LD_A_rL(MP) { return ldi8(&cA, rL); }
  virtual int LD_A_rH(MP) { return ldi8(&cA, rH); }
  virtual int LD_rA_n(MP) { return ldi8nz(&cA, fetch()); }
  virtual int LD_rW_n(MP) { return ldi8nz(&cW, fetch()); }
  virtual int LD_rC_n(MP) { return ldi8nz(&cC, fetch()); }
  virtual int LD_rB_n(MP) { return ldi8nz(&cB, fetch()); }
  virtual int LD_rE_n(MP) { return ldi8nz(&cE, fetch()); }
  virtual int LD_rD_n(MP) { return ldi8nz(&cD, fetch()); }
  virtual int LD_rL_n(MP) { return ldi8nz(&cL, fetch()); }
  virtual int LD_rH_n(MP) { return ldi8nz(&cH, fetch()); }
  // 0 20 - 0 2f
  virtual int INC_rA(MP) { return inc8r(&cA); }
  virtual int INC_rW(MP) { return inc8r(&cW); }
  virtual int INC_rC(MP) { return inc8r(&cC); }
  virtual int INC_rB(MP) { return inc8r(&cB); }
  virtual int INC_rE(MP) { return inc8r(&cE); }
  virtual int INC_rD(MP) { return inc8r(&cD); }
  virtual int INC_rL(MP) { return inc8r(&cL); }
  virtual int INC_rH(MP) { return inc8r(&cH); }
  virtual int DEC_rA(MP) { return dec8r(&cA); }
  virtual int DEC_rW(MP) { return dec8r(&cW); }
  virtual int DEC_rC(MP) { return dec8r(&cC); }
  virtual int DEC_rB(MP) { return dec8r(&cB); }
  virtual int DEC_rE(MP) { return dec8r(&cE); }
  virtual int DEC_rD(MP) { return dec8r(&cD); }
  virtual int DEC_rL(MP) { return dec8r(&cL); }
  virtual int DEC_rH(MP) { return dec8r(&cH); }
  // 0 30 - 0 3f
  virtual int INC_rrWA(MP) { return inc16r(&cWA); }
  virtual int INC_rrBC(MP) { return inc16r(&cBC); }
  virtual int INC_rrDE(MP) { return inc16r(&cDE); }
  virtual int INC_rrHL(MP) { return inc16r(&cHL); }
  virtual int INC_rrIX(MP) { return inc16r(&cIX); }
  virtual int INC_rrIY(MP) { return inc16r(&cIY); }
  virtual int INC_rrSP(MP) { return inc16r(&cSP); }
  virtual int LD_SP_Pd(MP);
  virtual int DEC_rrWA(MP) { return dec16r(&cWA); }
  virtual int DEC_rrBC(MP) { return dec16r(&cBC); }
  virtual int DEC_rrDE(MP) { return dec16r(&cDE); }
  virtual int DEC_rrHL(MP) { return dec16r(&cHL); }
  virtual int DEC_rrIX(MP) { return dec16r(&cIX); }
  virtual int DEC_rrIY(MP) { return dec16r(&cIY); }
  virtual int DEC_rrSP(MP) { return dec16r(&cSP); }
  virtual int LD_SP_Md(MP);
  // 0 40 - 0 4f
  virtual int LD_rA_A(MP) { return ldi8(&cA, rA); }
  virtual int LD_rW_A(MP) { return ldi8(&cW, rA); }
  virtual int LD_rC_A(MP) { return ldi8(&cC, rA); }
  virtual int LD_rB_A(MP) { return ldi8(&cB, rA); }
  virtual int LD_rE_A(MP) { return ldi8(&cE, rA); }
  virtual int LD_rD_A(MP) { return ldi8(&cD, rA); }
  virtual int LD_rL_A(MP) { return ldi8(&cL, rA); }
  virtual int LD_rH_A(MP) { return ldi8(&cH, rA); }
  virtual int LD_rrWA_mn(MP) { return ldi16(&cWA, mn()); }
  virtual int LD_rrBC_mn(MP) { return ldi16(&cBC, mn()); }
  virtual int LD_rrDE_mn(MP) { return ldi16(&cDE, mn()); }
  virtual int LD_rrHL_mn(MP) { return ldi16(&cHL, mn()); }
  virtual int LD_rrIX_mn(MP) { return ldi16(&cIX, mn()); }
  virtual int LD_rrIY_mn(MP) { return ldi16(&cIY, mn()); }
  virtual int LD_rrSP_mn(MP) { return ldi16(&cSP, mn()); }
  virtual int instruction_4f(MP) { sd_pca(); return execS(); }
  // 0 50 - 0 5f
  virtual int PUSH_rrWA(MP) { return push(&cWA); }
  virtual int PUSH_rrBC(MP) { return push(&cBC); }
  virtual int PUSH_rrDE(MP) { return push(&cDE); }
  virtual int PUSH_rrHL(MP) { return push(&cHL); }
  virtual int instruction_54(MP) { sd_ixd(); return execD(); }
  virtual int instruction_55(MP) { sd_iyd(); return execD(); }
  virtual int instruction_56(MP) { sd_spd(); return execD(); }
  virtual int instruction_57(MP) { sd_hld(); return execD(); }
  virtual int LD_CF_mx_0(MP) { sd_x(); return ld1m(sdc, 0); }
  virtual int LD_CF_mx_1(MP) { sd_x(); return ld1m(sdc, 1); }
  virtual int LD_CF_mx_2(MP) { sd_x(); return ld1m(sdc, 2); }
  virtual int LD_CF_mx_3(MP) { sd_x(); return ld1m(sdc, 3); }
  virtual int LD_CF_mx_4(MP) { sd_x(); return ld1m(sdc, 4); }
  virtual int LD_CF_mx_5(MP) { sd_x(); return ld1m(sdc, 5); }
  virtual int LD_CF_mx_6(MP) { sd_x(); return ld1m(sdc, 6); }
  virtual int LD_CF_mx_7(MP) { sd_x(); return ld1m(sdc, 7); }
  // 0 60 - 0 6f
  virtual int ADCC_A_n(MP) { return add8(&cA, fetch(), true); }
  virtual int ADD_A_n(MP) { return add8(&cA, fetch(), false); }
  virtual int SUBB_A_n(MP) { return sub8(&cA, fetch(), true); }
  virtual int SUB_A_n(MP) { return sub8(&cA, fetch(), false); }
  virtual int AND_A_n(MP) { return and8(&cA, fetch()); }
  virtual int XOR_A_n(MP) { return xor8(&cA, fetch()); }
  virtual int OR_A_n(MP) { return or8(&cA, fetch()); }
  virtual int CMP_A_n(MP) { return cmp8(&cA, fetch()); }
  // 0 70 - 0 7f
  virtual int CALLV_0(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_1(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_2(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_3(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_4(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_5(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_6(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_7(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_8(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_9(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_a(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_b(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_c(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_d(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_e(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  virtual int CALLV_f(MP) { return call(rd16(vector_start+2*(code&0xf))); }
  // 0 80 - 0 8f
  virtual int JRS_T_a10(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a11(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a12(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a13(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a14(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a15(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a16(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a17(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a18(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a19(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a1a(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a1b(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a1c(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a1d(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a1e(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a1f(MP) { return jrs(code, rF&MJF); }
  // 0 90 - 0 9f
  virtual int JRS_T_a00(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a01(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a02(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a03(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a04(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a05(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a06(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a07(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a08(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a09(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a0a(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a0b(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a0c(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a0d(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a0e(MP) { return jrs(code, rF&MJF); }
  virtual int JRS_T_a0f(MP) { return jrs(code, rF&MJF); }
  // 0 a0 - 0 af
  virtual int JRS_F_a10(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a11(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a12(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a13(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a14(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a15(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a16(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a17(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a18(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a19(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a1a(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a1b(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a1c(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a1d(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a1e(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a1f(MP) { return jrs(code, !(rF&MJF)); }
  // 0 b0 - 0 bf
  virtual int JRS_F_a00(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a01(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a02(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a03(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a04(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a05(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a06(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a07(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a08(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a09(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a0a(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a0b(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a0c(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a0d(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a0e(MP) { return jrs(code, !(rF&MJF)); }
  virtual int JRS_F_a0f(MP) { return jrs(code, !(rF&MJF)); }
  // 0 c0 - 0 cf
  virtual int SET_mx_0(MP) { sd_x(); return setm(sdc, 0); }
  virtual int SET_mx_1(MP) { sd_x(); return setm(sdc, 1); }
  virtual int SET_mx_2(MP) { sd_x(); return setm(sdc, 2); }
  virtual int SET_mx_3(MP) { sd_x(); return setm(sdc, 3); }
  virtual int SET_mx_4(MP) { sd_x(); return setm(sdc, 4); }
  virtual int SET_mx_5(MP) { sd_x(); return setm(sdc, 5); }
  virtual int SET_mx_6(MP) { sd_x(); return setm(sdc, 6); }
  virtual int SET_mx_7(MP) { sd_x(); return setm(sdc, 7); }
  virtual int CLR_mx_0(MP) { sd_x(); return clrm(sdc, 0); }
  virtual int CLR_mx_1(MP) { sd_x(); return clrm(sdc, 1); }
  virtual int CLR_mx_2(MP) { sd_x(); return clrm(sdc, 2); }
  virtual int CLR_mx_3(MP) { sd_x(); return clrm(sdc, 3); }
  virtual int CLR_mx_4(MP) { sd_x(); return clrm(sdc, 4); }
  virtual int CLR_mx_5(MP) { sd_x(); return clrm(sdc, 5); }
  virtual int CLR_mx_6(MP) { sd_x(); return clrm(sdc, 6); }
  virtual int CLR_mx_7(MP) { sd_x(); return clrm(sdc, 7); }
  // 0 d0 - 0 df
  virtual int POP_rrWA(MP) { return pop(&cWA); }
  virtual int POP_rrBC(MP) { return pop(&cBC); }
  virtual int POP_rrDE(MP) { return pop(&cDE); }
  virtual int POP_rrHL(MP) { return pop(&cHL); }
  virtual int instruction_d4(MP) { sd_ixd(); return execS(); }
  virtual int instruction_d5(MP) { sd_iyd(); return execS(); }
  virtual int instruction_d6(MP) { sd_spd(); return execS(); }
  virtual int instruction_d7(MP) { sd_hld(); return execS(); }
  virtual int JR_Z(MP)  { return jr_cc(fetch(), COND_Z); }
  virtual int JR_NZ(MP) { return jr_cc(fetch(), COND_NZ); }
  virtual int JR_CS(MP) { return jr_cc(fetch(), COND_CS); }
  virtual int JR_CC(MP) { return jr_cc(fetch(), COND_CC); }
  virtual int JR_LE(MP) { return jr_cc(fetch(), COND_LE); }
  virtual int JR_GT(MP) { return jr_cc(fetch(), COND_GT); }
  virtual int JR_T(MP)  { return jr_cc(fetch(), COND_T); }
  virtual int JR_F(MP)  { return jr_cc(fetch(), COND_F); }
  // 0 e0 - 0 ef
  virtual int instruction_e0(MP) { sd_x(); return execS(); }
  virtual int instruction_e1(MP) { sd_vw(); return execS(); }
  virtual int instruction_e2(MP) { sd_de(); return execS(); }
  virtual int instruction_e3(MP) { sd_hl(); return execS(); }
  virtual int instruction_e4(MP) { sd_ix(); return execS(); }
  virtual int instruction_e5(MP) { sd_iy(); return execS(); }
  virtual int instruction_e6(MP) { sd_Psp(); return execS(); }
  virtual int instruction_e7(MP) { sd_hlc(); return execS(); }
  virtual int instruction_e8(MP) { sda=0; return exec1(); }
  virtual int instruction_e9(MP) { sda=1; return exec1(); }
  virtual int instruction_ea(MP) { sda=2; return exec1(); }
  virtual int instruction_eb(MP) { sda=3; return exec1(); }
  virtual int instruction_ec(MP) { sda=4; return exec1(); }
  virtual int instruction_ed(MP) { sda=5; return exec1(); }
  virtual int instruction_ee(MP) { sda=6; return exec1(); }
  virtual int instruction_ef(MP) { sda=7; return exec1(); }
  // 0 f0 - 0 ff
  virtual int instruction_f0(MP) { sd_x(); return execD(); }
  virtual int instruction_f1(MP) { sd_vw(); return execD(); }
  virtual int instruction_f2(MP) { sd_de(); return execD(); }
  virtual int instruction_f3(MP) { sd_hl(); return execD(); }
  virtual int instruction_f4(MP) { sd_ix(); return execD(); }
  virtual int instruction_f5(MP) { sd_iy(); return execD(); }
  virtual int instruction_f6(MP) { sd_spM(); return execD(); }
  virtual int instruction_f7(MP) { sd_hlc(); return execD(); }
  virtual int LD_RBS(MP);
  virtual int RET(MP) { return pop(&cPC); }
  virtual int JR_a(MP) { return jr(fetch()); }
  virtual int CALL_mn(MP) { return call(fetch16()); }
  virtual int JP_mn(MP) { PC= fetch16(); return resGO; }
  // 1 00 - 1 3f ALU r,g
  virtual int ADDC_rA_g(MP) { return add8(&cA, regs8[sda]->R(), true); }
  virtual int ADDC_rW_g(MP) { return add8(&cW, regs8[sda]->R(), true); }
  virtual int ADDC_rC_g(MP) { return add8(&cC, regs8[sda]->R(), true); }
  virtual int ADDC_rB_g(MP) { return add8(&cB, regs8[sda]->R(), true); }
  virtual int ADDC_rE_g(MP) { return add8(&cE, regs8[sda]->R(), true); }
  virtual int ADDC_rD_g(MP) { return add8(&cD, regs8[sda]->R(), true); }
  virtual int ADDC_rL_g(MP) { return add8(&cL, regs8[sda]->R(), true); }
  virtual int ADDC_rH_g(MP) { return add8(&cH, regs8[sda]->R(), true); }
  virtual int ADD_rA_g(MP) { return add8(&cA, regs8[sda]->R(), false); }
  virtual int ADD_rW_g(MP) { return add8(&cW, regs8[sda]->R(), false); }
  virtual int ADD_rC_g(MP) { return add8(&cC, regs8[sda]->R(), false); }
  virtual int ADD_rB_g(MP) { return add8(&cB, regs8[sda]->R(), false); }
  virtual int ADD_rE_g(MP) { return add8(&cE, regs8[sda]->R(), false); }
  virtual int ADD_rD_g(MP) { return add8(&cD, regs8[sda]->R(), false); }
  virtual int ADD_rL_g(MP) { return add8(&cL, regs8[sda]->R(), false); }
  virtual int ADD_rH_g(MP) { return add8(&cH, regs8[sda]->R(), false); }
  virtual int SUBB_rA_g(MP) { return sub8(&cA, regs8[sda]->R(), true); }
  virtual int SUBB_rW_g(MP) { return sub8(&cW, regs8[sda]->R(), true); }
  virtual int SUBB_rC_g(MP) { return sub8(&cC, regs8[sda]->R(), true); }
  virtual int SUBB_rB_g(MP) { return sub8(&cB, regs8[sda]->R(), true); }
  virtual int SUBB_rE_g(MP) { return sub8(&cE, regs8[sda]->R(), true); }
  virtual int SUBB_rD_g(MP) { return sub8(&cD, regs8[sda]->R(), true); }
  virtual int SUBB_rL_g(MP) { return sub8(&cH, regs8[sda]->R(), true); }
  virtual int SUBB_rH_g(MP) { return sub8(&cH, regs8[sda]->R(), true); }
  virtual int SUB_rA_g(MP) { return sub8(&cA, regs8[sda]->R(), false); }
  virtual int SUB_rW_g(MP) { return sub8(&cW, regs8[sda]->R(), false); }
  virtual int SUB_rC_g(MP) { return sub8(&cC, regs8[sda]->R(), false); }
  virtual int SUB_rB_g(MP) { return sub8(&cB, regs8[sda]->R(), false); }
  virtual int SUB_rE_g(MP) { return sub8(&cE, regs8[sda]->R(), false); }
  virtual int SUB_rD_g(MP) { return sub8(&cD, regs8[sda]->R(), false); }
  virtual int SUB_rL_g(MP) { return sub8(&cH, regs8[sda]->R(), false); }
  virtual int SUB_rH_g(MP) { return sub8(&cH, regs8[sda]->R(), false); }
  virtual int AND_rA_g(MP) { return and8(&cA, regs8[sda]->R()); }
  virtual int AND_rW_g(MP) { return and8(&cW, regs8[sda]->R()); }
  virtual int AND_rC_g(MP) { return and8(&cC, regs8[sda]->R()); }
  virtual int AND_rB_g(MP) { return and8(&cB, regs8[sda]->R()); }
  virtual int AND_rE_g(MP) { return and8(&cE, regs8[sda]->R()); }
  virtual int AND_rD_g(MP) { return and8(&cD, regs8[sda]->R()); }
  virtual int AND_rL_g(MP) { return and8(&cL, regs8[sda]->R()); }
  virtual int AND_rH_g(MP) { return and8(&cH, regs8[sda]->R()); }
  virtual int XOR_rA_g(MP) { return xor8(&cA, regs8[sda]->R()); }
  virtual int XOR_rW_g(MP) { return xor8(&cW, regs8[sda]->R()); }
  virtual int XOR_rC_g(MP) { return xor8(&cC, regs8[sda]->R()); }
  virtual int XOR_rB_g(MP) { return xor8(&cB, regs8[sda]->R()); }
  virtual int XOR_rE_g(MP) { return xor8(&cE, regs8[sda]->R()); }
  virtual int XOR_rD_g(MP) { return xor8(&cD, regs8[sda]->R()); }
  virtual int XOR_rL_g(MP) { return xor8(&cL, regs8[sda]->R()); }
  virtual int XOR_rH_g(MP) { return xor8(&cH, regs8[sda]->R()); }
  virtual int OR_rA_g(MP) { return or8(&cA, regs8[sda]->R()); }
  virtual int OR_rW_g(MP) { return or8(&cW, regs8[sda]->R()); }
  virtual int OR_rC_g(MP) { return or8(&cC, regs8[sda]->R()); }
  virtual int OR_rB_g(MP) { return or8(&cB, regs8[sda]->R()); }
  virtual int OR_rE_g(MP) { return or8(&cE, regs8[sda]->R()); }
  virtual int OR_rD_g(MP) { return or8(&cD, regs8[sda]->R()); }
  virtual int OR_rL_g(MP) { return or8(&cL, regs8[sda]->R()); }
  virtual int OR_rH_g(MP) { return or8(&cH, regs8[sda]->R()); }
  virtual int CMP_rA_g(MP) { return cmp8(&cA, regs8[sda]->R()); }
  virtual int CMP_rW_g(MP) { return cmp8(&cW, regs8[sda]->R()); }
  virtual int CMP_rC_g(MP) { return cmp8(&cC, regs8[sda]->R()); }
  virtual int CMP_rB_g(MP) { return cmp8(&cB, regs8[sda]->R()); }
  virtual int CMP_rE_g(MP) { return cmp8(&cE, regs8[sda]->R()); }
  virtual int CMP_rD_g(MP) { return cmp8(&cD, regs8[sda]->R()); }
  virtual int CMP_rL_g(MP) { return cmp8(&cL, regs8[sda]->R()); }
  virtual int CMP_rH_g(MP) { return cmp8(&cH, regs8[sda]->R()); }
  
  // 1 40 - 1 4f
  virtual int LD_rA_g(MP) { return ldi8(&cA, regs8[sda]->R()); }
  virtual int LD_rW_g(MP) { return ldi8(&cW, regs8[sda]->R()); }
  virtual int LD_rC_g(MP) { return ldi8(&cC, regs8[sda]->R()); }
  virtual int LD_rB_g(MP) { return ldi8(&cB, regs8[sda]->R()); }
  virtual int LD_rE_g(MP) { return ldi8(&cE, regs8[sda]->R()); }
  virtual int LD_rD_g(MP) { return ldi8(&cD, regs8[sda]->R()); }
  virtual int LD_rL_g(MP) { return ldi8(&cL, regs8[sda]->R()); }
  virtual int LD_rH_g(MP) { return ldi8(&cH, regs8[sda]->R()); }
  virtual int LD_rrWA_gg(MP) { return ldi16(&cWA, regs16[sda]->R()); }
  virtual int LD_rrBC_gg(MP) { return ldi16(&cBC, regs16[sda]->R()); }
  virtual int LD_rrDE_gg(MP) { return ldi16(&cDE, regs16[sda]->R()); }
  virtual int LD_rrHL_gg(MP) { return ldi16(&cHL, regs16[sda]->R()); }
  virtual int LD_rrIX_gg(MP) { return ldi16(&cIX, regs16[sda]->R()); }
  virtual int LD_rrIY_gg(MP) { return ldi16(&cIY, regs16[sda]->R()); }
  virtual int LD_rrSP_gg(MP) { return ldi16(&cSP, regs16[sda]->R()); }
  // 1 50 - 1 5f
  virtual int XOR_CF_g_0(MP) { return xor1r(regs8[sda], 0); }
  virtual int XOR_CF_g_1(MP) { return xor1r(regs8[sda], 1); }
  virtual int XOR_CF_g_2(MP) { return xor1r(regs8[sda], 2); }
  virtual int XOR_CF_g_3(MP) { return xor1r(regs8[sda], 3); }
  virtual int XOR_CF_g_4(MP) { return xor1r(regs8[sda], 4); }
  virtual int XOR_CF_g_5(MP) { return xor1r(regs8[sda], 5); }
  virtual int XOR_CF_g_6(MP) { return xor1r(regs8[sda], 6); }
  virtual int XOR_CF_g_7(MP) { return xor1r(regs8[sda], 7); }
  virtual int LD_CF_g_0(MP) { return ld1r(regs8[sda], 0); }
  virtual int LD_CF_g_1(MP) { return ld1r(regs8[sda], 1); }
  virtual int LD_CF_g_2(MP) { return ld1r(regs8[sda], 2); }
  virtual int LD_CF_g_3(MP) { return ld1r(regs8[sda], 3); }
  virtual int LD_CF_g_4(MP) { return ld1r(regs8[sda], 4); }
  virtual int LD_CF_g_5(MP) { return ld1r(regs8[sda], 5); }
  virtual int LD_CF_g_6(MP) { return ld1r(regs8[sda], 6); }
  virtual int LD_CF_g_7(MP) { return ld1r(regs8[sda], 7); }
  // 1 60 - 1 6f
  virtual int ADDC_g_n(MP) { return add8(regs8[sda], fetch(), true); }
  virtual int ADD_g_n(MP) { return add8(regs8[sda], fetch(), false); }
  virtual int SUBB_g_n(MP) { return sub8(regs8[sda], fetch(), true); }
  virtual int SUB_g_n(MP) { return sub8(regs8[sda], fetch(), false); }
  virtual int AND_g_n(MP) { return and8(regs8[sda], fetch()); }
  virtual int XOR_g_n(MP) { return xor8(regs8[sda], fetch()); }
  virtual int OR_g_n(MP) { return or8(regs8[sda], fetch()); }
  virtual int CMP_g_n(MP) { return cmp8(regs8[sda], fetch()); }
  virtual int ADDC_gg_mn(MP) { return add16(regs16[sda], fetch16(), true); }
  virtual int ADD_gg_mn(MP) { return add16(regs16[sda], fetch16(), false); }
  virtual int SUBB_gg_mn(MP) { return sub16(regs16[sda], fetch16(), true); }
  virtual int SUB_gg_mn(MP) { return sub16(regs16[sda], fetch16(), false); }
  virtual int AND_gg_mn(MP) { return and16(regs16[sda], fetch16()); }
  virtual int XOR_gg_mn(MP) { return xor16(regs16[sda], fetch16()); }
  virtual int OR_gg_mn(MP) { return or16(regs16[sda], fetch16()); }
  virtual int CMP_gg_mn(MP) { return cmp16(regs16[sda], fetch16()); }
  // 1 70 - 1 7f
  virtual int XCH_rA_g(MP) { return xch8_rr(&cA, regs8[sda]); }
  virtual int XCH_rW_g(MP) { return xch8_rr(&cW, regs8[sda]); }
  virtual int XCH_rC_g(MP) { return xch8_rr(&cC, regs8[sda]); }
  virtual int XCH_rB_g(MP) { return xch8_rr(&cB, regs8[sda]); }
  virtual int XCH_rE_g(MP) { return xch8_rr(&cE, regs8[sda]); }
  virtual int XCH_rD_g(MP) { return xch8_rr(&cD, regs8[sda]); }
  virtual int XCH_rL_g(MP) { return xch8_rr(&cL, regs8[sda]); }
  virtual int XCH_rH_g(MP) { return xch8_rr(&cH, regs8[sda]); }
  virtual int XCH_rrWA_gg(MP) { return xch16_rr(&cWA, regs16[sda]); }
  virtual int XCH_rrBC_gg(MP) { return xch16_rr(&cBC, regs16[sda]); }
  virtual int XCH_rrDE_gg(MP) { return xch16_rr(&cDE, regs16[sda]); }
  virtual int XCH_rrHL_gg(MP) { return xch16_rr(&cHL, regs16[sda]); }
  virtual int XCH_rrIX_gg(MP) { return xch16_rr(&cIX, regs16[sda]); }
  virtual int XCH_rrIY_gg(MP) { return xch16_rr(&cIY, regs16[sda]); }
  virtual int XCH_rrSP_gg(MP) { return xch16_rr(&cSP, regs16[sda]); }
  // 1 80 - 1 bf ALU rr,gg
  virtual int ADDC_rrWA_gg(MP)  { return add16(&cWA, regs16[sda]->R(), true); }
  virtual int ADDC_rrBC_gg(MP)  { return add16(&cBC, regs16[sda]->R(), true); }
  virtual int ADDC_rrDE_gg(MP)  { return add16(&cDE, regs16[sda]->R(), true); }
  virtual int ADDC_rrHL9_gg(MP) { return add16(&cHL, regs16[sda]->R(), true); }
  virtual int ADDC_rrIX_gg(MP)  { return add16(&cIX, regs16[sda]->R(), true); }
  virtual int ADDC_rrIY_gg(MP)  { return add16(&cIY, regs16[sda]->R(), true); }
  virtual int ADDC_rrSP_gg(MP)  { return add16(&cSP, regs16[sda]->R(), true); }
  virtual int ADDC_rrHLb_gg(MP) { return add16(&cHL, regs16[sda]->R(), true); }
  virtual int ADD_rrWA_gg(MP)  { return add16(&cWA, regs16[sda]->R(), false); }
  virtual int ADD_rrBC_gg(MP)  { return add16(&cBC, regs16[sda]->R(), false); }
  virtual int ADD_rrDE_gg(MP)  { return add16(&cDE, regs16[sda]->R(), false); }
  virtual int ADD_rrHL9_gg(MP) { return add16(&cHL, regs16[sda]->R(), false); }
  virtual int ADD_rrIX_gg(MP)  { return add16(&cIX, regs16[sda]->R(), false); }
  virtual int ADD_rrIY_gg(MP)  { return add16(&cIY, regs16[sda]->R(), false); }
  virtual int ADD_rrSP_gg(MP)  { return add16(&cSP, regs16[sda]->R(), false); }
  virtual int ADD_rrHLb_gg(MP) { return add16(&cHL, regs16[sda]->R(), false); }
  virtual int SUBB_rrWA_gg(MP)  { return sub16(&cWA, regs16[sda]->R(), true); }
  virtual int SUBB_rrBC_gg(MP)  { return sub16(&cBC, regs16[sda]->R(), true); }
  virtual int SUBB_rrDE_gg(MP)  { return sub16(&cDE, regs16[sda]->R(), true); }
  virtual int SUBB_rrHL9_gg(MP) { return sub16(&cHL, regs16[sda]->R(), true); }
  virtual int SUBB_rrIX_gg(MP)  { return sub16(&cIX, regs16[sda]->R(), true); }
  virtual int SUBB_rrIY_gg(MP)  { return sub16(&cIY, regs16[sda]->R(), true); }
  virtual int SUBB_rrSP_gg(MP)  { return sub16(&cSP, regs16[sda]->R(), true); }
  virtual int SUBB_rrHLb_gg(MP) { return sub16(&cHL, regs16[sda]->R(), true); }
  virtual int SUB_rrWA_gg(MP)  { return sub16(&cWA, regs16[sda]->R(), false); }
  virtual int SUB_rrBC_gg(MP)  { return sub16(&cBC, regs16[sda]->R(), false); }
  virtual int SUB_rrDE_gg(MP)  { return sub16(&cDE, regs16[sda]->R(), false); }
  virtual int SUB_rrHL9_gg(MP) { return sub16(&cHL, regs16[sda]->R(), false); }
  virtual int SUB_rrIX_gg(MP)  { return sub16(&cIX, regs16[sda]->R(), false); }
  virtual int SUB_rrIY_gg(MP)  { return sub16(&cIY, regs16[sda]->R(), false); }
  virtual int SUB_rrSP_gg(MP)  { return sub16(&cSP, regs16[sda]->R(), false); }
  virtual int SUB_rrHLb_gg(MP) { return sub16(&cHL, regs16[sda]->R(), false); }
  virtual int AND_rrWA_gg(MP)  { return and16(&cWA, regs16[sda]->R()); }
  virtual int AND_rrBC_gg(MP)  { return and16(&cBC, regs16[sda]->R()); }
  virtual int AND_rrDE_gg(MP)  { return and16(&cDE, regs16[sda]->R()); }
  virtual int AND_rrHL9_gg(MP) { return and16(&cHL, regs16[sda]->R()); }
  virtual int AND_rrIX_gg(MP)  { return and16(&cIX, regs16[sda]->R()); }
  virtual int AND_rrIY_gg(MP)  { return and16(&cIY, regs16[sda]->R()); }
  virtual int AND_rrSP_gg(MP)  { return and16(&cSP, regs16[sda]->R()); }
  virtual int AND_rrHLb_gg(MP) { return and16(&cHL, regs16[sda]->R()); }
  virtual int XOR_rrWA_gg(MP)  { return xor16(&cWA, regs16[sda]->R()); }
  virtual int XOR_rrBC_gg(MP)  { return xor16(&cBC, regs16[sda]->R()); }
  virtual int XOR_rrDE_gg(MP)  { return xor16(&cDE, regs16[sda]->R()); }
  virtual int XOR_rrHL9_gg(MP) { return xor16(&cHL, regs16[sda]->R()); }
  virtual int XOR_rrIX_gg(MP)  { return xor16(&cIX, regs16[sda]->R()); }
  virtual int XOR_rrIY_gg(MP)  { return xor16(&cIY, regs16[sda]->R()); }
  virtual int XOR_rrSP_gg(MP)  { return xor16(&cSP, regs16[sda]->R()); }
  virtual int XOR_rrHLb_gg(MP) { return xor16(&cHL, regs16[sda]->R()); }
  virtual int OR_rrWA_gg(MP)  { return or16(&cWA, regs16[sda]->R()); }
  virtual int OR_rrBC_gg(MP)  { return or16(&cBC, regs16[sda]->R()); }
  virtual int OR_rrDE_gg(MP)  { return or16(&cDE, regs16[sda]->R()); }
  virtual int OR_rrHL9_gg(MP) { return or16(&cHL, regs16[sda]->R()); }
  virtual int OR_rrIX_gg(MP)  { return or16(&cIX, regs16[sda]->R()); }
  virtual int OR_rrIY_gg(MP)  { return or16(&cIY, regs16[sda]->R()); }
  virtual int OR_rrSP_gg(MP)  { return or16(&cSP, regs16[sda]->R()); }
  virtual int OR_rrHLb_gg(MP) { return or16(&cHL, regs16[sda]->R()); }
  virtual int CMP_rrWA_gg(MP)  { return cmp16(&cWA, regs16[sda]->R()); }
  virtual int CMP_rrBC_gg(MP)  { return cmp16(&cBC, regs16[sda]->R()); }
  virtual int CMP_rrDE_gg(MP)  { return cmp16(&cDE, regs16[sda]->R()); }
  virtual int CMP_rrHL9_gg(MP) { return cmp16(&cHL, regs16[sda]->R()); }
  virtual int CMP_rrIX_gg(MP)  { return cmp16(&cIX, regs16[sda]->R()); }
  virtual int CMP_rrIY_gg(MP)  { return cmp16(&cIY, regs16[sda]->R()); }
  virtual int CMP_rrSP_gg(MP)  { return cmp16(&cSP, regs16[sda]->R()); }
  virtual int CMP_rrHLb_gg(MP) { return cmp16(&cHL, regs16[sda]->R()); }
  // 1 c0 - 1 cf
  virtual int SET_g_0(MP) { return setr(regs8[sda], 0); }
  virtual int SET_g_1(MP) { return setr(regs8[sda], 1); }
  virtual int SET_g_2(MP) { return setr(regs8[sda], 2); }
  virtual int SET_g_3(MP) { return setr(regs8[sda], 3); }
  virtual int SET_g_4(MP) { return setr(regs8[sda], 4); }
  virtual int SET_g_5(MP) { return setr(regs8[sda], 5); }
  virtual int SET_g_6(MP) { return setr(regs8[sda], 6); }
  virtual int SET_g_7(MP) { return setr(regs8[sda], 7); }
  virtual int CLR_g_0(MP) { return clrr(regs8[sda], 0); }
  virtual int CLR_g_1(MP) { return clrr(regs8[sda], 1); }
  virtual int CLR_g_2(MP) { return clrr(regs8[sda], 2); }
  virtual int CLR_g_3(MP) { return clrr(regs8[sda], 3); }
  virtual int CLR_g_4(MP) { return clrr(regs8[sda], 4); }
  virtual int CLR_g_5(MP) { return clrr(regs8[sda], 5); }
  virtual int CLR_g_6(MP) { return clrr(regs8[sda], 6); }
  virtual int CLR_g_7(MP) { return clrr(regs8[sda], 7); }
  // 1 d0 - 1 df
  virtual int JR_M(MP)   { return jr_cc(fetch(), COND_M); }
  virtual int JR_P(MP)   { return jr_cc(fetch(), COND_P); }
  virtual int JR_SLT(MP) { return jr_cc(fetch(), COND_SLT); }
  virtual int JR_SGE(MP) { return jr_cc(fetch(), COND_SGE); }
  virtual int JR_SLE(MP) { return jr_cc(fetch(), COND_SLE); }
  virtual int JR_SGT(MP) { return jr_cc(fetch(), COND_SGT); }
  virtual int JR_VS(MP)  { return jr_cc(fetch(), COND_VS); }
  virtual int JR_VC(MP)  { return jr_cc(fetch(), COND_VC); }
  virtual int PUSH_gg(MP) { return push(regs16[sda]); }
  virtual int POP_gg(MP) { return pop(regs16[sda]); }
  virtual int DAA_g(MP);
  virtual int DAS_g(MP);
  virtual int PUSH_PSW(MP);
  virtual int POP_PSW(MP);
  virtual int LD_PSW_n(MP) { cF.W(fetch()); return resGO; }
  // 1 e0 - 1 ef
  virtual int CPL_g_0(MP) { return cplr(regs8[sda], 0); }
  virtual int CPL_g_1(MP) { return cplr(regs8[sda], 1); }
  virtual int CPL_g_2(MP) { return cplr(regs8[sda], 2); }
  virtual int CPL_g_3(MP) { return cplr(regs8[sda], 3); }
  virtual int CPL_g_4(MP) { return cplr(regs8[sda], 4); }
  virtual int CPL_g_5(MP) { return cplr(regs8[sda], 5); }
  virtual int CPL_g_6(MP) { return cplr(regs8[sda], 6); }
  virtual int CPL_g_7(MP) { return cplr(regs8[sda], 7); }
  virtual int LD_g_0_CF(MP) { return st1r(regs8[sda], 0); }
  virtual int LD_g_1_CF(MP) { return st1r(regs8[sda], 1); }
  virtual int LD_g_2_CF(MP) { return st1r(regs8[sda], 2); }
  virtual int LD_g_3_CF(MP) { return st1r(regs8[sda], 3); }
  virtual int LD_g_4_CF(MP) { return st1r(regs8[sda], 4); }
  virtual int LD_g_5_CF(MP) { return st1r(regs8[sda], 5); }
  virtual int LD_g_6_CF(MP) { return st1r(regs8[sda], 6); }
  virtual int LD_g_7_CF(MP) { return st1r(regs8[sda], 7); }
  // 1 f0 - 1 ff
  virtual int SHLCA_gg(MP);
  virtual int SHRCA_gg(MP);
  virtual int MUL_gg(MP) { return mul(regs16[sda]); }
  virtual int DIV_gg(MP) { return div(regs16[sda]); }
  virtual int SHLC_g(MP);
  virtual int SHRC_g(MP);
  virtual int ROLC_g(MP);
  virtual int RORC_g(MP);
  virtual int NEG_gg(MP);
  virtual int CALL_gg(MP) { return call(regs16[sda]->get()); }
  virtual int JP_gg(MP) { PC= regs16[sda]->get(); return resGO; }
  virtual int SWAP_g(MP);
  // 2 00 - 2 3f ALU r,(src)
  virtual int ADDC_rA_src(MP) { return add8(&cA, sdc->R(), true); }
  virtual int ADDC_rW_src(MP) { return add8(&cW, sdc->R(), true); }
  virtual int ADDC_rC_src(MP) { return add8(&cC, sdc->R(), true); }
  virtual int ADDC_rB_src(MP) { return add8(&cB, sdc->R(), true); }
  virtual int ADDC_rE_src(MP) { return add8(&cE, sdc->R(), true); }
  virtual int ADDC_rD_src(MP) { return add8(&cD, sdc->R(), true); }
  virtual int ADDC_rL_src(MP) { return add8(&cL, sdc->R(), true); }
  virtual int ADDC_rH_src(MP) { return add8(&cH, sdc->R(), true); }
  virtual int ADD_rA_src(MP)  { return add8(&cA, sdc->R(), false); }
  virtual int ADD_rW_src(MP)  { return add8(&cW, sdc->R(), false); }
  virtual int ADD_rC_src(MP)  { return add8(&cC, sdc->R(), false); }
  virtual int ADD_rB_src(MP)  { return add8(&cB, sdc->R(), false); }
  virtual int ADD_rE_src(MP)  { return add8(&cE, sdc->R(), false); }
  virtual int ADD_rD_src(MP)  { return add8(&cD, sdc->R(), false); }
  virtual int ADD_rL_src(MP)  { return add8(&cL, sdc->R(), false); }
  virtual int ADD_rH_src(MP)  { return add8(&cH, sdc->R(), false); }
  virtual int SUBB_rA_src(MP) { return sub8(&cA, sdc->R(), true); }
  virtual int SUBB_rW_src(MP) { return sub8(&cW, sdc->R(), true); }
  virtual int SUBB_rC_src(MP) { return sub8(&cC, sdc->R(), true); }
  virtual int SUBB_rB_src(MP) { return sub8(&cB, sdc->R(), true); }
  virtual int SUBB_rE_src(MP) { return sub8(&cE, sdc->R(), true); }
  virtual int SUBB_rD_src(MP) { return sub8(&cD, sdc->R(), true); }
  virtual int SUBB_rL_src(MP) { return sub8(&cL, sdc->R(), true); }
  virtual int SUBB_rH_src(MP) { return sub8(&cH, sdc->R(), true); }
  virtual int SUB_rA_src(MP)  { return sub8(&cA, sdc->R(), false); }
  virtual int SUB_rW_src(MP)  { return sub8(&cW, sdc->R(), false); }
  virtual int SUB_rC_src(MP)  { return sub8(&cC, sdc->R(), false); }
  virtual int SUB_rB_src(MP)  { return sub8(&cB, sdc->R(), false); }
  virtual int SUB_rE_src(MP)  { return sub8(&cE, sdc->R(), false); }
  virtual int SUB_rD_src(MP)  { return sub8(&cD, sdc->R(), false); }
  virtual int SUB_rL_src(MP)  { return sub8(&cL, sdc->R(), false); }
  virtual int SUB_rH_src(MP)  { return sub8(&cH, sdc->R(), false); }
  virtual int AND_rA_src(MP)  { return and8(&cA, sdc->R()); }
  virtual int AND_rW_src(MP)  { return and8(&cW, sdc->R()); }
  virtual int AND_rC_src(MP)  { return and8(&cC, sdc->R()); }
  virtual int AND_rB_src(MP)  { return and8(&cB, sdc->R()); }
  virtual int AND_rE_src(MP)  { return and8(&cE, sdc->R()); }
  virtual int AND_rD_src(MP)  { return and8(&cD, sdc->R()); }
  virtual int AND_rL_src(MP)  { return and8(&cL, sdc->R()); }
  virtual int AND_rH_src(MP)  { return and8(&cH, sdc->R()); }
  virtual int XOR_rA_src(MP)  { return xor8(&cA, sdc->R()); }
  virtual int XOR_rW_src(MP)  { return xor8(&cW, sdc->R()); }
  virtual int XOR_rC_src(MP)  { return xor8(&cC, sdc->R()); }
  virtual int XOR_rB_src(MP)  { return xor8(&cB, sdc->R()); }
  virtual int XOR_rE_src(MP)  { return xor8(&cE, sdc->R()); }
  virtual int XOR_rD_src(MP)  { return xor8(&cD, sdc->R()); }
  virtual int XOR_rL_src(MP)  { return xor8(&cL, sdc->R()); }
  virtual int XOR_rH_src(MP)  { return xor8(&cH, sdc->R()); }
  virtual int OR_rA_src(MP)   { return or8(&cA, sdc->R()); }
  virtual int OR_rW_src(MP)   { return or8(&cW, sdc->R()); }
  virtual int OR_rC_src(MP)   { return or8(&cC, sdc->R()); }
  virtual int OR_rB_src(MP)   { return or8(&cB, sdc->R()); }
  virtual int OR_rE_src(MP)   { return or8(&cE, sdc->R()); }
  virtual int OR_rD_src(MP)   { return or8(&cD, sdc->R()); }
  virtual int OR_rL_src(MP)   { return or8(&cL, sdc->R()); }
  virtual int OR_rH_src(MP)   { return or8(&cH, sdc->R()); }
  virtual int CMP_rA_src(MP)  { return cmp8(&cA, sdc->R()); }
  virtual int CMP_rW_src(MP)  { return cmp8(&cW, sdc->R()); }
  virtual int CMP_rC_src(MP)  { return cmp8(&cC, sdc->R()); }
  virtual int CMP_rB_src(MP)  { return cmp8(&cB, sdc->R()); }
  virtual int CMP_rE_src(MP)  { return cmp8(&cE, sdc->R()); }
  virtual int CMP_rD_src(MP)  { return cmp8(&cD, sdc->R()); }
  virtual int CMP_rL_src(MP)  { return cmp8(&cL, sdc->R()); }
  virtual int CMP_rH_src(MP)  { return cmp8(&cH, sdc->R()); }
  // 2 40 - 2 4f
  virtual int LD_rA_src(MP) { return ld8(&cA, sdc); }
  virtual int LD_rW_src(MP) { return ld8(&cW, sdc); }
  virtual int LD_rC_src(MP) { return ld8(&cC, sdc); }
  virtual int LD_rB_src(MP) { return ld8(&cB, sdc); }
  virtual int LD_rE_src(MP) { return ld8(&cE, sdc); }
  virtual int LD_rD_src(MP) { return ld8(&cD, sdc); }
  virtual int LD_rL_src(MP) { return ld8(&cL, sdc); }
  virtual int LD_rH_src(MP) { return ld8(&cH, sdc); }
  virtual int LD_rrWA_src(MP) { return ld16(&cWA, sda); }
  virtual int LD_rrBC_src(MP) { return ld16(&cBC, sda); }
  virtual int LD_rrDE_src(MP) { return ld16(&cDE, sda); }
  virtual int LD_rrHL_src(MP) { return ld16(&cHL, sda); }
  virtual int LD_rrIX_src(MP) { return ld16(&cIX, sda); }
  virtual int LD_rrIY_src(MP) { return ld16(&cIY, sda); }
  virtual int LD_rrSP_src(MP) { return ld16(&cSP, sda); }
  // 2 50 - 2 5f
  virtual int XOR_CF_src_0(MP) { return xor1m(sdc, 0); }
  virtual int XOR_CF_src_1(MP) { return xor1m(sdc, 1); }
  virtual int XOR_CF_src_2(MP) { return xor1m(sdc, 2); }
  virtual int XOR_CF_src_3(MP) { return xor1m(sdc, 3); }
  virtual int XOR_CF_src_4(MP) { return xor1m(sdc, 4); }
  virtual int XOR_CF_src_5(MP) { return xor1m(sdc, 5); }
  virtual int XOR_CF_src_6(MP) { return xor1m(sdc, 6); }
  virtual int XOR_CF_src_7(MP) { return xor1m(sdc, 7); }
  virtual int LD_CF_src_0(MP) { return ld1m(sdc, 0); }
  virtual int LD_CF_src_1(MP) { return ld1m(sdc, 1); }
  virtual int LD_CF_src_2(MP) { return ld1m(sdc, 2); }
  virtual int LD_CF_src_3(MP) { return ld1m(sdc, 3); }
  virtual int LD_CF_src_4(MP) { return ld1m(sdc, 4); }
  virtual int LD_CF_src_5(MP) { return ld1m(sdc, 5); }
  virtual int LD_CF_src_6(MP) { return ld1m(sdc, 6); }
  virtual int LD_CF_src_7(MP) { return ld1m(sdc, 7); }
  // 2 60 - 2 6f
  virtual int ADDC_src_n(MP) { return add8(sdc, fetch(), true); }
  virtual int ADD_src_n(MP)  { return add8(sdc, fetch(), false); }
  virtual int SUBB_src_n(MP) { return sub8(sdc, fetch(), true); }
  virtual int SUB_src_n(MP)  { return sub8(sdc, fetch(), false); }
  virtual int AND_src_n(MP)  { return and8(sdc, fetch()); }
  virtual int XOR_src_n(MP)  { return xor8(sdc, fetch()); }
  virtual int OR_src_n(MP)   { return or8(sdc, fetch()); }
  virtual int CMP_src_n(MP)  { return cmp8(sdc, fetch()); }
  virtual int LD_dst_rrWA(MP) { return st16(sda, rWA); }
  virtual int LD_dst_rrBC(MP) { return st16(sda, rBC); }
  virtual int LD_dst_rrDE(MP) { return st16(sda, rDE); }
  virtual int LD_dst_rrHL(MP) { return st16(sda, rHL); }
  virtual int LD_dst_rrIX(MP) { return st16(sda, rIX); }
  virtual int LD_dst_rrIY(MP) { return st16(sda, rIY); }
  virtual int LD_dst_rrSP(MP) { return st16(sda, rSP); }
  // 2 70 - 2 7f
  virtual int XCH_rA_src(MP) { return xch8_rm(&cA, sdc); }
  virtual int XCH_rW_src(MP) { return xch8_rm(&cW, sdc); }
  virtual int XCH_rC_src(MP) { return xch8_rm(&cC, sdc); }
  virtual int XCH_rB_src(MP) { return xch8_rm(&cB, sdc); }
  virtual int XCH_rE_src(MP) { return xch8_rm(&cE, sdc); }
  virtual int XCH_rD_src(MP) { return xch8_rm(&cD, sdc); }
  virtual int XCH_rL_src(MP) { return xch8_rm(&cL, sdc); }
  virtual int XCH_rH_src(MP) { return xch8_rm(&cH, sdc); }
  virtual int LD_dst_rA(MP) { return st8(sdc, rA); }
  virtual int LD_dst_rW(MP) { return st8(sdc, rW); }
  virtual int LD_dst_rC(MP) { return st8(sdc, rC); }
  virtual int LD_dst_rB(MP) { return st8(sdc, rB); }
  virtual int LD_dst_rE(MP) { return st8(sdc, rE); }
  virtual int LD_dst_rD(MP) { return st8(sdc, rD); }
  virtual int LD_dst_rL(MP) { return st8(sdc, rL); }
  virtual int LD_dst_rH(MP) { return st8(sdc, rH); }
  // 2 80 - 2 bf ALU rr,(src)
  virtual int ADDC_rrWA_src(MP) { return add16(&cWA, rd16(sda), true); }
  virtual int ADDC_rrBC_src(MP) { return add16(&cBC, rd16(sda), true); }
  virtual int ADDC_rrDE_src(MP) { return add16(&cDE, rd16(sda), true); }
  virtual int ADDC_rrHL9_src(MP){ return add16(&cHL, rd16(sda), true); }
  virtual int ADDC_rrIX_src(MP) { return add16(&cIX, rd16(sda), true); }
  virtual int ADDC_rrIY_src(MP) { return add16(&cIY, rd16(sda), true); }
  virtual int ADDC_rrSP_src(MP) { return add16(&cSP, rd16(sda), true); }
  virtual int ADDC_rrHLb_src(MP){ return add16(&cHL, rd16(sda), true); }
  virtual int ADD_rrWA_src(MP)  { return add16(&cWA, rd16(sda), false); }
  virtual int ADD_rrBC_src(MP)  { return add16(&cBC, rd16(sda), false); }
  virtual int ADD_rrDE_src(MP)  { return add16(&cDE, rd16(sda), false); }
  virtual int ADD_rrHL9_src(MP) { return add16(&cHL, rd16(sda), false); }
  virtual int ADD_rrIX_src(MP)  { return add16(&cIX, rd16(sda), false); }
  virtual int ADD_rrIY_src(MP)  { return add16(&cIY, rd16(sda), false); }
  virtual int ADD_rrSP_src(MP)  { return add16(&cSP, rd16(sda), false); }
  virtual int ADD_rrHLb_src(MP) { return add16(&cHL, rd16(sda), false); }
  virtual int SUBB_rrWA_src(MP) { return sub16(&cWA, rd16(sda), true); }
  virtual int SUBB_rrBC_src(MP) { return sub16(&cBC, rd16(sda), true); }
  virtual int SUBB_rrDE_src(MP) { return sub16(&cDE, rd16(sda), true); }
  virtual int SUBB_rrHL9_src(MP){ return sub16(&cHL, rd16(sda), true); }
  virtual int SUBB_rrIX_src(MP) { return sub16(&cIX, rd16(sda), true); }
  virtual int SUBB_rrIY_src(MP) { return sub16(&cIY, rd16(sda), true); }
  virtual int SUBB_rrSP_src(MP) { return sub16(&cSP, rd16(sda), true); }
  virtual int SUBB_rrHLb_src(MP){ return sub16(&cHL, rd16(sda), true); }
  virtual int SUB_rrWA_src(MP)  { return sub16(&cWA, rd16(sda), false); }
  virtual int SUB_rrBC_src(MP)  { return sub16(&cBC, rd16(sda), false); }
  virtual int SUB_rrDE_src(MP)  { return sub16(&cDE, rd16(sda), false); }
  virtual int SUB_rrHL9_src(MP) { return sub16(&cHL, rd16(sda), false); }
  virtual int SUB_rrIX_src(MP)  { return sub16(&cIX, rd16(sda), false); }
  virtual int SUB_rrIY_src(MP)  { return sub16(&cIY, rd16(sda), false); }
  virtual int SUB_rrSP_src(MP)  { return sub16(&cSP, rd16(sda), false); }
  virtual int SUB_rrHLb_src(MP) { return sub16(&cHL, rd16(sda), false); }
  virtual int AND_rrWA_src(MP)  { return and16(&cWA, rd16(sda)); }
  virtual int AND_rrBC_src(MP)  { return and16(&cBC, rd16(sda)); }
  virtual int AND_rrDE_src(MP)  { return and16(&cDE, rd16(sda)); }
  virtual int AND_rrHL9_src(MP) { return and16(&cHL, rd16(sda)); }
  virtual int AND_rrIX_src(MP)  { return and16(&cIX, rd16(sda)); }
  virtual int AND_rrIY_src(MP)  { return and16(&cIY, rd16(sda)); }
  virtual int AND_rrSP_src(MP)  { return and16(&cSP, rd16(sda)); }
  virtual int AND_rrHLb_src(MP) { return and16(&cHL, rd16(sda)); }
  virtual int XOR_rrWA_src(MP)  { return xor16(&cWA, rd16(sda)); }
  virtual int XOR_rrBC_src(MP)  { return xor16(&cBC, rd16(sda)); }
  virtual int XOR_rrDE_src(MP)  { return xor16(&cDE, rd16(sda)); }
  virtual int XOR_rrHL9_src(MP) { return xor16(&cHL, rd16(sda)); }
  virtual int XOR_rrIX_src(MP)  { return xor16(&cIX, rd16(sda)); }
  virtual int XOR_rrIY_src(MP)  { return xor16(&cIY, rd16(sda)); }
  virtual int XOR_rrSP_src(MP)  { return xor16(&cSP, rd16(sda)); }
  virtual int XOR_rrHLb_src(MP) { return xor16(&cHL, rd16(sda)); }
  virtual int OR_rrWA_src(MP)   { return or16(&cWA, rd16(sda)); }
  virtual int OR_rrBC_src(MP)   { return or16(&cBC, rd16(sda)); }
  virtual int OR_rrDE_src(MP)   { return or16(&cDE, rd16(sda)); }
  virtual int OR_rrHL9_src(MP)  { return or16(&cHL, rd16(sda)); }
  virtual int OR_rrIX_src(MP)   { return or16(&cIX, rd16(sda)); }
  virtual int OR_rrIY_src(MP)   { return or16(&cIY, rd16(sda)); }
  virtual int OR_rrSP_src(MP)   { return or16(&cSP, rd16(sda)); }
  virtual int OR_rrHLb_src(MP)  { return or16(&cHL, rd16(sda)); }
  virtual int CMP_rrWA_src(MP)  { return cmp16(&cWA, rd16(sda)); }
  virtual int CMP_rrBC_src(MP)  { return cmp16(&cBC, rd16(sda)); }
  virtual int CMP_rrDE_src(MP)  { return cmp16(&cDE, rd16(sda)); }
  virtual int CMP_rrHL9_src(MP) { return cmp16(&cHL, rd16(sda)); }
  virtual int CMP_rrIX_src(MP)  { return cmp16(&cIX, rd16(sda)); }
  virtual int CMP_rrIY_src(MP)  { return cmp16(&cIY, rd16(sda)); }
  virtual int CMP_rrSP_src(MP)  { return cmp16(&cSP, rd16(sda)); }
  virtual int CMP_rrHLb_src(MP) { return cmp16(&cHL, rd16(sda)); }
  // 2 c0 - 2 cf
  virtual int SET_src_0(MP) { return setm(sdc, 0); }
  virtual int SET_src_1(MP) { return setm(sdc, 1); }
  virtual int SET_src_2(MP) { return setm(sdc, 2); }
  virtual int SET_src_3(MP) { return setm(sdc, 3); }
  virtual int SET_src_4(MP) { return setm(sdc, 4); }
  virtual int SET_src_5(MP) { return setm(sdc, 5); }
  virtual int SET_src_6(MP) { return setm(sdc, 6); }
  virtual int SET_src_7(MP) { return setm(sdc, 7); }
  virtual int CLR_src_0(MP) { return clrm(sdc, 0); }
  virtual int CLR_src_1(MP) { return clrm(sdc, 1); }
  virtual int CLR_src_2(MP) { return clrm(sdc, 2); }
  virtual int CLR_src_3(MP) { return clrm(sdc, 3); }
  virtual int CLR_src_4(MP) { return clrm(sdc, 4); }
  virtual int CLR_src_5(MP) { return clrm(sdc, 5); }
  virtual int CLR_src_6(MP) { return clrm(sdc, 6); }
  virtual int CLR_src_7(MP) { return clrm(sdc, 7); }
  // 2 c0 - c8
  virtual int XCH_rrWA_src(MP)  { return xch16_rm(&cWA, sda); }
  virtual int XCH_rrBC_src(MP)  { return xch16_rm(&cBC, sda); }
  virtual int XCH_rrDE_src(MP)  { return xch16_rm(&cDE, sda); }
  virtual int XCH_rrHL3_src(MP) { return xch16_rm(&cHL, sda); }
  virtual int XCH_rrIX_src(MP)  { return xch16_rm(&cIX, sda); }
  virtual int XCH_rrIY_src(MP)  { return xch16_rm(&cIY, sda); }
  virtual int XCH_rrSP_src(MP)  { return xch16_rm(&cSP, sda); }
  virtual int XCH_rrHL7_src(MP) { return xch16_rm(&cHL, sda); }
  // 2 e0 - 2 ef
  virtual int CPL_src_0(MP) { return cplm(sdc, 0); }
  virtual int CPL_src_1(MP) { return cplm(sdc, 1); }
  virtual int CPL_src_2(MP) { return cplm(sdc, 2); }
  virtual int CPL_src_3(MP) { return cplm(sdc, 3); }
  virtual int CPL_src_4(MP) { return cplm(sdc, 4); }
  virtual int CPL_src_5(MP) { return cplm(sdc, 5); }
  virtual int CPL_src_6(MP) { return cplm(sdc, 6); }
  virtual int CPL_src_7(MP) { return cplm(sdc, 7); }
  virtual int LD_src_0_CF(MP) { return st1m(sdc, 0); }
  virtual int LD_src_1_CF(MP) { return st1m(sdc, 1); }
  virtual int LD_src_2_CF(MP) { return st1m(sdc, 2); }
  virtual int LD_src_3_CF(MP) { return st1m(sdc, 3); }
  virtual int LD_src_4_CF(MP) { return st1m(sdc, 4); }
  virtual int LD_src_5_CF(MP) { return st1m(sdc, 5); }
  virtual int LD_src_6_CF(MP) { return st1m(sdc, 6); }
  virtual int LD_src_7_CF(MP) { return st1m(sdc, 7); }
  // 2 f0 - 2 ff
  virtual int INC_src(MP) { return inc8m(sdc); }
  virtual int SET_src_A(MP) { return setm(sdc, rA&7); }
  virtual int LD_src_A_CF(MP);
  virtual int ROLD_A_src(MP);
  virtual int RORD_A_src(MP);
  virtual int DEC_src(MP) { return dec8m(sdc); }
  virtual int LD_dst_n(MP) { return st8(sdc, fetch()); }
  virtual int CPL_src_A(MP) { return cplm(sdc, rA&7); }
  virtual int CLR_src_A(MP) { return clrm(sdc, rA&7); }
  virtual int LD_CF_src_A(MP);
  virtual int CALL_src(MP) { return call(rd16(sda)); }
  virtual int JP_src(MP) { PC= rd16(sda); return resGO; }
};


enum t870c_cpu_cfg
  {
    t870c_sp_limit 	= 0,
    t870c_bootmode	= 1,
    t870c_nuof     	= 2
  };
  
class cl_t870c_cpu: public cl_hw
{
public:
  class cl_t870c *uc;
  class cl_memory_cell *psw;
public:
  cl_t870c_cpu(class cl_uc *auc);
  virtual int init(void);
  virtual unsigned int cfg_size(void) { return t870c_nuof; }
  virtual void write(class cl_memory_cell *cell, t_mem *val);
  virtual t_mem read(class cl_memory_cell *cell);
  virtual t_mem conf_op(cl_memory_cell *cell, t_addr addr, t_mem *val);
  virtual const char *cfg_help(t_addr addr);
};


#endif

/* End of tlcs.src/tl870ccl.h */
