Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11563: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11668: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11677: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11733: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11774: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11880: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11911: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11939: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11970: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11998: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12029: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12057: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12088: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12116: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12147: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12175: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12206: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12234: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12265: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12293: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12324: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12352: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12383: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12411: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12442: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12470: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12501: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12529: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12560: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12588: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12619: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12647: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12678: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12706: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12737: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12765: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12796: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12824: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12850: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 75: Using initial value of netsoc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 88: Using initial value of netsoc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 107: Using initial value of netsoc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 124: Using initial value of netsoc_netsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 125: Using initial value of netsoc_netsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 161: Using initial value of netsoc_netsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 162: Using initial value of netsoc_netsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 176: Using initial value of netsoc_netsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 209: Using initial value of netsoc_netsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 236: Using initial value of netsoc_netsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 264: Using initial value of netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 268: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 275: Using initial value of netsoc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 310: Using initial value of netsoc_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 513: Using initial value of netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 529: Using initial value of netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 637: Using initial value of netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 638: Using initial value of netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 666: Using initial value of netsoc_sdram_bankmachine0_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 667: Using initial value of netsoc_sdram_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 683: Using initial value of netsoc_sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 731: Using initial value of netsoc_sdram_bankmachine1_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 732: Using initial value of netsoc_sdram_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 748: Using initial value of netsoc_sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 796: Using initial value of netsoc_sdram_bankmachine2_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 797: Using initial value of netsoc_sdram_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 813: Using initial value of netsoc_sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 861: Using initial value of netsoc_sdram_bankmachine3_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 862: Using initial value of netsoc_sdram_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 878: Using initial value of netsoc_sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 926: Using initial value of netsoc_sdram_bankmachine4_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 927: Using initial value of netsoc_sdram_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 943: Using initial value of netsoc_sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 991: Using initial value of netsoc_sdram_bankmachine5_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 992: Using initial value of netsoc_sdram_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1008: Using initial value of netsoc_sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1056: Using initial value of netsoc_sdram_bankmachine6_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1057: Using initial value of netsoc_sdram_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1073: Using initial value of netsoc_sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1121: Using initial value of netsoc_sdram_bankmachine7_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1122: Using initial value of netsoc_sdram_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1138: Using initial value of netsoc_sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1165: Using initial value of netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1166: Using initial value of netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1167: Using initial value of netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1184: Using initial value of netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1199: Using initial value of netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1200: Using initial value of netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1201: Using initial value of netsoc_sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1202: Using initial value of netsoc_sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1203: Using initial value of netsoc_sdram_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1217: Using initial value of netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1220: Using initial value of netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1333: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1334: Using initial value of ethphy_liteethphygmiimiitx_converter_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1393: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1396: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1397: Using initial value of ethphy_liteethphygmiimiirx_gmii_rx_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1404: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_last_be1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1405: Using initial value of ethphy_liteethphygmiimiirx_source_source_payload_error1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1408: Using initial value of ethphy_liteethphygmiimiirx_converter_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1482: Using initial value of ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1499: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1554: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1590: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1665: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1668: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1669: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1873: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1905: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1906: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1922: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1950: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1954: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1957: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1982: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1983: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 1999: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2037: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2050: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2063: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2078: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11604: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2842: Assignment to netsoc_netsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2843: Assignment to netsoc_netsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2847: Assignment to netsoc_netsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2950: Assignment to netsoc_netsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 2951: Assignment to netsoc_netsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3036: Assignment to netsoc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3037: Assignment to netsoc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3040: Assignment to netsoc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3041: Assignment to netsoc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3097: Assignment to netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3112: Assignment to netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3412: Assignment to netsoc_sdram_bankmachine0_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3413: Assignment to netsoc_sdram_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3563: Assignment to netsoc_sdram_bankmachine1_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3564: Assignment to netsoc_sdram_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3714: Assignment to netsoc_sdram_bankmachine2_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3715: Assignment to netsoc_sdram_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3865: Assignment to netsoc_sdram_bankmachine3_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 3866: Assignment to netsoc_sdram_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4016: Assignment to netsoc_sdram_bankmachine4_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4017: Assignment to netsoc_sdram_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4167: Assignment to netsoc_sdram_bankmachine5_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4168: Assignment to netsoc_sdram_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4318: Assignment to netsoc_sdram_bankmachine6_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4319: Assignment to netsoc_sdram_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4469: Assignment to netsoc_sdram_bankmachine7_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4470: Assignment to netsoc_sdram_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4627: Assignment to netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4692: Assignment to netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4950: Assignment to roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4951: Assignment to roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4955: Assignment to roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4956: Assignment to roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4960: Assignment to roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4961: Assignment to roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4965: Assignment to roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4966: Assignment to roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4970: Assignment to roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4971: Assignment to roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4975: Assignment to roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4976: Assignment to roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4980: Assignment to roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4981: Assignment to roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4985: Assignment to roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 4986: Assignment to roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5068: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5073: Assignment to netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5143: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5151: Assignment to netsoc_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5254: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5255: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5257: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5258: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5261: Assignment to ethphy_liteethphygmiimiitx_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5262: Assignment to ethphy_liteethphygmiimiitx_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5264: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_last_be1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5265: Assignment to ethphy_liteethphygmiimiitx_sink_sink_payload_error1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5288: Assignment to ethphy_liteethphygmiimiitx_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5289: Assignment to ethphy_liteethphygmiimiitx_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5321: Assignment to ethphy_liteethphygmiimiitx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5366: Assignment to ethphy_liteethphygmiimiirx_gmii_rx_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5396: Assignment to ethphy_liteethphygmiimiirx_converter_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5640: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5809: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5862: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5863: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 5864: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6078: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6261: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6265: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6345: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6399: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6402: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6406: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6409: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6444: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6445: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6613: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6614: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6739: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6740: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6742: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6743: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6744: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6746: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6747: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6749: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6750: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6751: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6757: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6758: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6764: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6765: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6779: Assignment to netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6780: Assignment to netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6784: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6818: Assignment to netsoc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6819: Assignment to netsoc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6821: Assignment to netsoc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6822: Assignment to netsoc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6823: Assignment to netsoc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6829: Assignment to netsoc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6830: Assignment to netsoc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6833: Assignment to netsoc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6836: Assignment to netsoc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6837: Assignment to netsoc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6839: Assignment to netsoc_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6840: Assignment to netsoc_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6842: Assignment to netsoc_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6843: Assignment to netsoc_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6844: Assignment to netsoc_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6869: Assignment to netsoc_csrbank0_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6870: Assignment to netsoc_csrbank0_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6871: Assignment to netsoc_csrbank0_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6872: Assignment to netsoc_csrbank0_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6873: Assignment to netsoc_csrbank0_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6874: Assignment to netsoc_csrbank0_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6875: Assignment to netsoc_csrbank0_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6876: Assignment to netsoc_csrbank0_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6877: Assignment to netsoc_csrbank0_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6878: Assignment to netsoc_csrbank0_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6879: Assignment to netsoc_csrbank0_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6880: Assignment to netsoc_csrbank0_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6881: Assignment to netsoc_csrbank0_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6882: Assignment to netsoc_csrbank0_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6883: Assignment to netsoc_csrbank0_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6884: Assignment to netsoc_csrbank0_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6885: Assignment to netsoc_csrbank0_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6886: Assignment to netsoc_csrbank0_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6887: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6888: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6893: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6895: Assignment to netsoc_csrbank0_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6896: Assignment to netsoc_csrbank0_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6897: Assignment to netsoc_csrbank0_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6898: Assignment to netsoc_csrbank0_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6905: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6906: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6911: Assignment to netsoc_csrbank0_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6912: Assignment to netsoc_csrbank0_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6913: Assignment to netsoc_csrbank0_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6914: Assignment to netsoc_csrbank0_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6915: Assignment to netsoc_csrbank0_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6916: Assignment to netsoc_csrbank0_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6917: Assignment to netsoc_csrbank0_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6918: Assignment to netsoc_csrbank0_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6919: Assignment to netsoc_csrbank0_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6920: Assignment to netsoc_csrbank0_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6921: Assignment to netsoc_csrbank0_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6922: Assignment to netsoc_csrbank0_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6923: Assignment to netsoc_csrbank0_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6924: Assignment to netsoc_csrbank0_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6925: Assignment to netsoc_csrbank0_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6926: Assignment to netsoc_csrbank0_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6927: Assignment to netsoc_csrbank0_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6928: Assignment to netsoc_csrbank0_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6959: Assignment to netsoc_csrbank1_mode_detection_mode_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6960: Assignment to netsoc_csrbank1_mode_detection_mode_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6965: Assignment to netsoc_csrbank1_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6966: Assignment to netsoc_csrbank1_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6989: Assignment to netsoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6990: Assignment to netsoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6991: Assignment to netsoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6992: Assignment to netsoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6993: Assignment to netsoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6994: Assignment to netsoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6995: Assignment to netsoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6996: Assignment to netsoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6997: Assignment to netsoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6998: Assignment to netsoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 6999: Assignment to netsoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7000: Assignment to netsoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7001: Assignment to netsoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7002: Assignment to netsoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7003: Assignment to netsoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7004: Assignment to netsoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7005: Assignment to netsoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7006: Assignment to netsoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7007: Assignment to netsoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7008: Assignment to netsoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7009: Assignment to netsoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7010: Assignment to netsoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7011: Assignment to netsoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7012: Assignment to netsoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7013: Assignment to netsoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7014: Assignment to netsoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7015: Assignment to netsoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7016: Assignment to netsoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7017: Assignment to netsoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7018: Assignment to netsoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7019: Assignment to netsoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7020: Assignment to netsoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7021: Assignment to netsoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7022: Assignment to netsoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7023: Assignment to netsoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7024: Assignment to netsoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7025: Assignment to netsoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7026: Assignment to netsoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7027: Assignment to netsoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7028: Assignment to netsoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7029: Assignment to netsoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7030: Assignment to netsoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7031: Assignment to netsoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7032: Assignment to netsoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7033: Assignment to netsoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7034: Assignment to netsoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7035: Assignment to netsoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7036: Assignment to netsoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7037: Assignment to netsoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7038: Assignment to netsoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7039: Assignment to netsoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7040: Assignment to netsoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7041: Assignment to netsoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7042: Assignment to netsoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7043: Assignment to netsoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7044: Assignment to netsoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7045: Assignment to netsoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7046: Assignment to netsoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7047: Assignment to netsoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7048: Assignment to netsoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7049: Assignment to netsoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7050: Assignment to netsoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7051: Assignment to netsoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7052: Assignment to netsoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7053: Assignment to netsoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7054: Assignment to netsoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7055: Assignment to netsoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7056: Assignment to netsoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7057: Assignment to netsoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7058: Assignment to netsoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7059: Assignment to netsoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7060: Assignment to netsoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7061: Assignment to netsoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7062: Assignment to netsoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7063: Assignment to netsoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7064: Assignment to netsoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7065: Assignment to netsoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7066: Assignment to netsoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7067: Assignment to netsoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7068: Assignment to netsoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7069: Assignment to netsoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7070: Assignment to netsoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7071: Assignment to netsoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7072: Assignment to netsoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7073: Assignment to netsoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7074: Assignment to netsoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7075: Assignment to netsoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7076: Assignment to netsoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7126: Assignment to netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7142: Assignment to netsoc_csrbank3_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7143: Assignment to netsoc_csrbank3_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7144: Assignment to netsoc_csrbank3_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7145: Assignment to netsoc_csrbank3_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7146: Assignment to netsoc_csrbank3_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7147: Assignment to netsoc_csrbank3_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7148: Assignment to netsoc_csrbank3_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7149: Assignment to netsoc_csrbank3_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7152: Assignment to netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7168: Assignment to netsoc_csrbank3_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7169: Assignment to netsoc_csrbank3_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7170: Assignment to netsoc_csrbank3_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7171: Assignment to netsoc_csrbank3_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7172: Assignment to netsoc_csrbank3_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7173: Assignment to netsoc_csrbank3_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7174: Assignment to netsoc_csrbank3_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7175: Assignment to netsoc_csrbank3_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7176: Assignment to netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7178: Assignment to netsoc_csrbank3_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7179: Assignment to netsoc_csrbank3_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7180: Assignment to netsoc_csrbank3_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7181: Assignment to netsoc_csrbank3_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7182: Assignment to netsoc_csrbank3_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7183: Assignment to netsoc_csrbank3_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7184: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7185: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7186: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7187: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7188: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7189: Assignment to netsoc_csrbank3_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7190: Assignment to netsoc_csrbank3_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7191: Assignment to netsoc_csrbank3_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7236: Assignment to netsoc_csrbank4_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7237: Assignment to netsoc_csrbank4_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7264: Assignment to netsoc_netsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7266: Assignment to netsoc_csrbank5_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7267: Assignment to netsoc_csrbank5_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7268: Assignment to netsoc_csrbank5_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7269: Assignment to netsoc_csrbank5_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7270: Assignment to netsoc_csrbank5_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7271: Assignment to netsoc_csrbank5_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7272: Assignment to netsoc_csrbank5_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7273: Assignment to netsoc_csrbank5_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7274: Assignment to netsoc_netsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7275: Assignment to netsoc_netsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7301: Assignment to netsoc_csrbank6_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7302: Assignment to netsoc_csrbank6_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7303: Assignment to netsoc_csrbank6_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7304: Assignment to netsoc_csrbank6_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7305: Assignment to netsoc_netsoc_uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7306: Assignment to netsoc_netsoc_uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7346: Assignment to netsoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 7355: Assignment to netsoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9188: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9176: Assignment to ethphy_liteethphygmiimiirx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9355: Assignment to ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_er ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9494: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9461: Assignment to netsoc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9538: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9539: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9683: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9703: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 9528: Assignment to ethmac_writer_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11634: Assignment to netsoc_netsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11648: Assignment to netsoc_netsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11711: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11714: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 11723: Assignment to netsoc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12887: Assignment to netsoc_sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12901: Assignment to netsoc_sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12915: Assignment to netsoc_sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12929: Assignment to netsoc_sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12943: Assignment to netsoc_sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12957: Assignment to netsoc_sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12971: Assignment to netsoc_sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 12985: Assignment to netsoc_sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used

Elaborating module <BUFGMUX>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13043: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13059: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13075: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13089: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13105: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13121: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13135: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13323: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" Line 13343: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_rx_er> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <eth_crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11565: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11565: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11565: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11565: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11565: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/atlys_net_lm32/gateware/top.v" line 11565: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <netsoc_ddrphy_record1_cke> equivalent to <netsoc_ddrphy_record0_cke> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <netsoc_ddrphy_record1_odt> equivalent to <netsoc_ddrphy_record0_odt> has been removed
    Register <ethphy_liteethphygmiimiirx_gmii_rx_source_valid> equivalent to <ethphy_liteethphygmiimiirx_gmii_rx_dv_d> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Found 1-bit register for signal <ethphy_toggle_i>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_dv>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_pads_d_rx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_dv_d>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_reset>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_valid>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiirx_converter_sink_payload_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_strobe_all>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_first>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_last>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiirx_converter_converter_source_payload_data>.
    Found 1-bit register for signal <liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <liteethmaccrc32checker_state>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <eth_tx_en>.
    Found 8-bit register for signal <eth_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en>.
    Found 8-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_gmii_tx_sink_ready>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiitx_converter_converter_sink_ready>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 11-bit register for signal <netsoc_crg_por>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_sel>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_half>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_odt>.
    Found 13-bit register for signal <netsoc_ddrphy_record0_address>.
    Found 3-bit register for signal <netsoc_ddrphy_record0_bank>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_cke>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <netsoc_ddrphy_record1_address>.
    Found 3-bit register for signal <netsoc_ddrphy_record1_bank>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <netsoc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <netsoc_ddrphy_postamble>.
    Found 2-bit register for signal <netsoc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 1-bit register for signal <netsoc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <netsoc_netsoc_sram_bus_ack>.
    Found 1-bit register for signal <netsoc_netsoc_interface_we>.
    Found 8-bit register for signal <netsoc_netsoc_interface_dat_w>.
    Found 14-bit register for signal <netsoc_netsoc_interface_adr>.
    Found 32-bit register for signal <netsoc_netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <netsoc_netsoc_counter>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <netsoc_netsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <netsoc_netsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <netsoc_netsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <netsoc_netsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <netsoc_netsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <netsoc_netsoc_uart_tx_pending>.
    Found 1-bit register for signal <netsoc_netsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <netsoc_netsoc_uart_rx_pending>.
    Found 1-bit register for signal <netsoc_netsoc_uart_rx_old_trigger>.
    Found 4-bit register for signal <netsoc_netsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <netsoc_netsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <netsoc_netsoc_uart_tx_fifo_level>.
    Found 4-bit register for signal <netsoc_netsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <netsoc_netsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <netsoc_netsoc_uart_rx_fifo_level>.
    Found 32-bit register for signal <netsoc_netsoc_timer0_value>.
    Found 32-bit register for signal <netsoc_netsoc_timer0_value_status>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_zero_pending>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <netsoc_dna_cnt>.
    Found 57-bit register for signal <netsoc_dna_status>.
    Found 1-bit register for signal <netsoc_clk>.
    Found 4-bit register for signal <netsoc_dqi>.
    Found 2-bit register for signal <netsoc_i1>.
    Found 32-bit register for signal <netsoc_sr>.
    Found 1-bit register for signal <netsoc_dq_oe>.
    Found 1-bit register for signal <netsoc_cs_n>.
    Found 1-bit register for signal <netsoc_bus_ack>.
    Found 8-bit register for signal <netsoc_counter>.
    Found 1-bit register for signal <netsoc_ddrphy_phase_sys>.
    Found 1-bit register for signal <netsoc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <netsoc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <netsoc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <netsoc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <netsoc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <netsoc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <netsoc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <netsoc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <netsoc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <netsoc_sdram_phaseinjector1_status>.
    Found 13-bit register for signal <netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <netsoc_sdram_seq_done>.
    Found 4-bit register for signal <netsoc_sdram_counter>.
    Found 10-bit register for signal <netsoc_sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine0_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine0_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine1_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine1_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine2_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine2_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine3_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine3_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine4_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine4_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine4_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine4_count>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine5_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine5_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine5_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine5_count>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine6_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine6_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine6_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine6_count>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <netsoc_sdram_bankmachine7_has_openrow>.
    Found 13-bit register for signal <netsoc_sdram_bankmachine7_openrow>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_produce>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_consume>.
    Found 4-bit register for signal <netsoc_sdram_bankmachine7_level>.
    Found 3-bit register for signal <netsoc_sdram_bankmachine7_count>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <netsoc_sdram_time0>.
    Found 4-bit register for signal <netsoc_sdram_time1>.
    Found 3-bit register for signal <netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <netsoc_sdram_choose_req_grant>.
    Found 13-bit register for signal <netsoc_sdram_dfi_p0_address>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p0_bank>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p0_wrdata_en>.
    Found 13-bit register for signal <netsoc_sdram_dfi_p1_address>.
    Found 3-bit register for signal <netsoc_sdram_dfi_p1_bank>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <netsoc_sdram_dfi_p1_wrdata_en>.
    Found 4-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid5>.
    Found 1-bit register for signal <netsoc_adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 1-bit register for signal <ethphy_liteethphygmiimiirx_mux_sel>.
    Found 24-bit register for signal <ethphy_sys_counter>.
    Found 1-bit register for signal <ethphy_toggle_o_r>.
    Found 2-bit register for signal <liteethphygmiimii_state>.
    Found 9-bit register for signal <ethphy_counter>.
    Found 32-bit register for signal <ethmac_preamble_errors_status>.
    Found 32-bit register for signal <ethmac_crc_errors_status>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 3-bit register for signal <liteethmacsramwriter_state>.
    Found 32-bit register for signal <ethmac_writer_errors_status>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <netsoc_grant>.
    Found 6-bit register for signal <netsoc_slave_sel_r>.
    Found 8-bit register for signal <netsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ethphy_reset_storage_full>.
    Found 3-bit register for signal <ethphy_storage_full>.
    Found 1-bit register for signal <netsoc_sel_r>.
    Found 8-bit register for signal <netsoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <netsoc_interface3_bank_bus_dat_r>.
    Found 4-bit register for signal <netsoc_sdram_storage_full>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <netsoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <netsoc_bitbang_storage_full>.
    Found 1-bit register for signal <netsoc_bitbang_en_storage_full>.
    Found 8-bit register for signal <netsoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <netsoc_netsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <netsoc_interface6_bank_bus_dat_r>.
    Found 2-bit register for signal <netsoc_netsoc_uart_storage_full>.
    Found 8-bit register for signal <netsoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <netsoc_netsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 12-bit register for signal <memadr_1>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found 10-bit register for signal <ethphy_eth_counter>.
    Found 4-bit register for signal <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data>.
    Found finite state machine <FSM_0> for signal <liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <liteethphygmiimii_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1714_OUT> created at line 9262.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_1770_OUT> created at line 9397.
    Found 11-bit subtractor for signal <netsoc_crg_por[10]_GND_1_o_sub_1806_OUT> created at line 9454.
    Found 5-bit subtractor for signal <netsoc_netsoc_uart_tx_fifo_level[4]_GND_1_o_sub_1863_OUT> created at line 9643.
    Found 5-bit subtractor for signal <netsoc_netsoc_uart_rx_fifo_level[4]_GND_1_o_sub_1872_OUT> created at line 9658.
    Found 32-bit subtractor for signal <netsoc_netsoc_timer0_value[31]_GND_1_o_sub_1876_OUT> created at line 9665.
    Found 10-bit subtractor for signal <netsoc_sdram_count[9]_GND_1_o_sub_1920_OUT> created at line 9778.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine0_level[3]_GND_1_o_sub_1931_OUT> created at line 9804.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine0_count[2]_GND_1_o_sub_1934_OUT> created at line 9809.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine1_level[3]_GND_1_o_sub_1945_OUT> created at line 9835.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine1_count[2]_GND_1_o_sub_1948_OUT> created at line 9840.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine2_level[3]_GND_1_o_sub_1959_OUT> created at line 9866.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine2_count[2]_GND_1_o_sub_1962_OUT> created at line 9871.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine3_level[3]_GND_1_o_sub_1973_OUT> created at line 9897.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine3_count[2]_GND_1_o_sub_1976_OUT> created at line 9902.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine4_level[3]_GND_1_o_sub_1987_OUT> created at line 9928.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine4_count[2]_GND_1_o_sub_1990_OUT> created at line 9933.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine5_level[3]_GND_1_o_sub_2001_OUT> created at line 9959.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine5_count[2]_GND_1_o_sub_2004_OUT> created at line 9964.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine6_level[3]_GND_1_o_sub_2015_OUT> created at line 9990.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine6_count[2]_GND_1_o_sub_2018_OUT> created at line 9995.
    Found 4-bit subtractor for signal <netsoc_sdram_bankmachine7_level[3]_GND_1_o_sub_2029_OUT> created at line 10021.
    Found 3-bit subtractor for signal <netsoc_sdram_bankmachine7_count[2]_GND_1_o_sub_2032_OUT> created at line 10026.
    Found 5-bit subtractor for signal <netsoc_sdram_time0[4]_GND_1_o_sub_2035_OUT> created at line 10036.
    Found 4-bit subtractor for signal <netsoc_sdram_time1[3]_GND_1_o_sub_2038_OUT> created at line 10043.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_2203_OUT> created at line 10616.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_2214_OUT> created at line 10649.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_822_OUT> created at line 6170.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_825_OUT> created at line 6186.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_844_OUT> created at line 6227.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_847_OUT> created at line 6243.
    Found 32-bit adder for signal <ethmac_writer_errors_status[31]_GND_1_o_add_898_OUT> created at line 6525.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_927_OUT> created at line 6566.
    Found 10-bit adder for signal <ethphy_eth_counter[9]_GND_1_o_add_1692_OUT> created at line 9177.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiirx_converter_converter_demux_PWR_1_o_add_1694_OUT<0>> created at line 9197.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1704_OUT> created at line 9246.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1708_OUT> created at line 9253.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1711_OUT> created at line 9258.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1720_OUT> created at line 9285.
    Found 1-bit adder for signal <ethphy_liteethphygmiimiitx_converter_converter_mux_PWR_1_o_add_1762_OUT<0>> created at line 9374.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_1763_OUT> created at line 9381.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_1766_OUT> created at line 9389.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_1774_OUT> created at line 9411.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_1777_OUT> created at line 9428.
    Found 1-bit adder for signal <netsoc_ddrphy_phase_sel_PWR_1_o_add_1811_OUT<0>> created at line 9465.
    Found 1-bit adder for signal <netsoc_ddrphy_phase_half_PWR_1_o_add_1812_OUT<0>> created at line 9467.
    Found 2-bit adder for signal <netsoc_netsoc_counter[1]_GND_1_o_add_1825_OUT> created at line 9551.
    Found 4-bit adder for signal <netsoc_netsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_1828_OUT> created at line 9565.
    Found 33-bit adder for signal <n6337> created at line 9581.
    Found 4-bit adder for signal <netsoc_netsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_1840_OUT> created at line 9594.
    Found 33-bit adder for signal <n6342> created at line 9613.
    Found 4-bit adder for signal <netsoc_netsoc_uart_tx_fifo_produce[3]_GND_1_o_add_1856_OUT> created at line 9632.
    Found 4-bit adder for signal <netsoc_netsoc_uart_tx_fifo_consume[3]_GND_1_o_add_1858_OUT> created at line 9635.
    Found 5-bit adder for signal <netsoc_netsoc_uart_tx_fifo_level[4]_GND_1_o_add_1860_OUT> created at line 9639.
    Found 4-bit adder for signal <netsoc_netsoc_uart_rx_fifo_produce[3]_GND_1_o_add_1865_OUT> created at line 9647.
    Found 4-bit adder for signal <netsoc_netsoc_uart_rx_fifo_consume[3]_GND_1_o_add_1867_OUT> created at line 9650.
    Found 5-bit adder for signal <netsoc_netsoc_uart_rx_fifo_level[4]_GND_1_o_add_1869_OUT> created at line 9654.
    Found 7-bit adder for signal <netsoc_dna_cnt[6]_GND_1_o_add_1880_OUT> created at line 9681.
    Found 2-bit adder for signal <netsoc_i1[1]_GND_1_o_add_1887_OUT> created at line 9695.
    Found 8-bit adder for signal <netsoc_counter[7]_GND_1_o_add_1900_OUT> created at line 9721.
    Found 4-bit adder for signal <netsoc_ddrphy_bitslip_cnt[3]_GND_1_o_add_1906_OUT> created at line 9732.
    Found 4-bit adder for signal <netsoc_sdram_counter[3]_GND_1_o_add_1915_OUT> created at line 9769.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_produce[2]_GND_1_o_add_1924_OUT> created at line 9793.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine0_consume[2]_GND_1_o_add_1926_OUT> created at line 9796.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine0_level[3]_GND_1_o_add_1928_OUT> created at line 9800.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_produce[2]_GND_1_o_add_1938_OUT> created at line 9824.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine1_consume[2]_GND_1_o_add_1940_OUT> created at line 9827.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine1_level[3]_GND_1_o_add_1942_OUT> created at line 9831.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_produce[2]_GND_1_o_add_1952_OUT> created at line 9855.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine2_consume[2]_GND_1_o_add_1954_OUT> created at line 9858.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine2_level[3]_GND_1_o_add_1956_OUT> created at line 9862.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_produce[2]_GND_1_o_add_1966_OUT> created at line 9886.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine3_consume[2]_GND_1_o_add_1968_OUT> created at line 9889.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine3_level[3]_GND_1_o_add_1970_OUT> created at line 9893.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_produce[2]_GND_1_o_add_1980_OUT> created at line 9917.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine4_consume[2]_GND_1_o_add_1982_OUT> created at line 9920.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine4_level[3]_GND_1_o_add_1984_OUT> created at line 9924.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_produce[2]_GND_1_o_add_1994_OUT> created at line 9948.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine5_consume[2]_GND_1_o_add_1996_OUT> created at line 9951.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine5_level[3]_GND_1_o_add_1998_OUT> created at line 9955.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_produce[2]_GND_1_o_add_2008_OUT> created at line 9979.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine6_consume[2]_GND_1_o_add_2010_OUT> created at line 9982.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine6_level[3]_GND_1_o_add_2012_OUT> created at line 9986.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_produce[2]_GND_1_o_add_2022_OUT> created at line 10010.
    Found 3-bit adder for signal <netsoc_sdram_bankmachine7_consume[2]_GND_1_o_add_2024_OUT> created at line 10013.
    Found 4-bit adder for signal <netsoc_sdram_bankmachine7_level[3]_GND_1_o_add_2026_OUT> created at line 10017.
    Found 25-bit adder for signal <n6414> created at line 10537.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2157_OUT> created at line 10546.
    Found 24-bit adder for signal <netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2159_OUT> created at line 10549.
    Found 24-bit adder for signal <ethphy_sys_counter[23]_GND_1_o_add_2185_OUT> created at line 10574.
    Found 9-bit adder for signal <ethphy_counter[8]_GND_1_o_add_2188_OUT> created at line 10580.
    Found 32-bit adder for signal <ethmac_preamble_errors_status[31]_GND_1_o_add_2190_OUT> created at line 10583.
    Found 32-bit adder for signal <ethmac_crc_errors_status[31]_GND_1_o_add_2192_OUT> created at line 10586.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_2194_OUT> created at line 10598.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_2197_OUT<0>> created at line 10602.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_2198_OUT<0>> created at line 10605.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_2199_OUT<0>> created at line 10608.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_2200_OUT> created at line 10612.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_2209_OUT<0>> created at line 10638.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_2210_OUT<0>> created at line 10641.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_2211_OUT> created at line 10645.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_729_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 1-bit 3-to-1 multiplexer for signal <netsoc_interface_ack> created at line 5159.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_751_OUT> created at line 5720.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 6060.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed0> created at line 7435.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed1> created at line 7471.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed3> created at line 7543.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed4> created at line 7579.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed0> created at line 7651.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed1> created at line 7687.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed2> created at line 7723.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed6> created at line 7759.
    Found 13-bit 8-to-1 multiplexer for signal <rhs_array_muxed7> created at line 7795.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed9> created at line 7867.
    Found 1-bit 8-to-1 multiplexer for signal <rhs_array_muxed10> created at line 7903.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed3> created at line 7975.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed4> created at line 8011.
    Found 1-bit 8-to-1 multiplexer for signal <t_array_muxed5> created at line 8047.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed7> created at line 8833.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed8> created at line 8857.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed9> created at line 8881.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed10> created at line 8905.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed11> created at line 8929.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed12> created at line 8953.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed13> created at line 8977.
    Found 13-bit 4-to-1 multiplexer for signal <array_muxed14> created at line 9001.
    Found 3-bit 4-to-1 multiplexer for signal <array_muxed15> created at line 9025.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed16> created at line 9049.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed17> created at line 9073.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed18> created at line 9097.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed19> created at line 9121.
    Found 1-bit 4-to-1 multiplexer for signal <array_muxed20> created at line 9145.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1723_OUT> created at line 9303.
    Found 8-bit 31-to-1 multiplexer for signal <netsoc_interface0_bank_bus_adr[4]_GND_1_o_wide_mux_2216_OUT> created at line 10689.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface1_bank_bus_adr[1]_GND_1_o_wide_mux_2218_OUT> created at line 10803.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface4_bank_bus_adr[1]_GND_1_o_wide_mux_2230_OUT> created at line 11136.
    Found 8-bit 21-to-1 multiplexer for signal <netsoc_interface5_bank_bus_adr[4]_GND_1_o_wide_mux_2233_OUT> created at line 11158.
    Found 8-bit 7-to-1 multiplexer for signal <netsoc_interface6_bank_bus_adr[2]_GND_1_o_wide_mux_2235_OUT> created at line 11248.
    Found 8-bit 4-to-1 multiplexer for signal <netsoc_interface7_bank_bus_adr[1]_netsoc_csrbank7_tuning_word0_w[7]_wide_mux_2238_OUT> created at line 11275.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 11803
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 11803
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 11803
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 11803
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 13029
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine0_hit> created at line 3385
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine1_hit> created at line 3536
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine2_hit> created at line 3687
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine3_hit> created at line 3838
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine4_hit> created at line 3989
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine5_hit> created at line 4140
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine6_hit> created at line 4291
    Found 13-bit comparator equal for signal <netsoc_sdram_bankmachine7_hit> created at line 4442
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_424_o> created at line 4674
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine0_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_425_o> created at line 4674
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_426_o> created at line 4675
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine1_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_427_o> created at line 4675
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_428_o> created at line 4676
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine2_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_429_o> created at line 4676
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_430_o> created at line 4677
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine3_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_431_o> created at line 4677
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_432_o> created at line 4678
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine4_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_433_o> created at line 4678
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_434_o> created at line 4679
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine5_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_435_o> created at line 4679
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_436_o> created at line 4680
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine6_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_437_o> created at line 4680
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_read_netsoc_sdram_choose_req_want_reads_equal_438_o> created at line 4681
    Found 1-bit comparator equal for signal <netsoc_sdram_bankmachine7_cmd_payload_is_write_netsoc_sdram_choose_req_want_writes_equal_439_o> created at line 4681
    Found 21-bit comparator equal for signal <netsoc_tag_do_tag[20]_GND_1_o_equal_652_o> created at line 5088
    Found 24-bit comparator greater for signal <GND_1_o_ethphy_sys_counter[23]_LessThan_691_o> created at line 5220
    Found 16-bit comparator greater for signal <_n8818> created at line 5928
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_815_o> created at line 6156
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_816_o> created at line 6156
    Found 5-bit comparator not equal for signal <n1869> created at line 6156
    Found 7-bit comparator not equal for signal <n1872> created at line 6157
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_837_o> created at line 6213
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_838_o> created at line 6213
    Found 5-bit comparator not equal for signal <n1904> created at line 6213
    Found 7-bit comparator equal for signal <n1907> created at line 6214
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_168_o> created at line 6566
    Found 11-bit comparator greater for signal <GND_1_o_netsoc_crg_por[10]_LessThan_1687_o> created at line 9165
    Found 1-bit comparator equal for signal <netsoc_ddrphy_phase_half_netsoc_ddrphy_phase_sys_equal_1811_o> created at line 9462
    Found 7-bit comparator greater for signal <netsoc_dna_cnt[6]_PWR_1_o_LessThan_1880_o> created at line 9680
    Found 7-bit comparator greater for signal <netsoc_dna_cnt[6]_GND_1_o_LessThan_2574_o> created at line 11798
    WARNING:Xst:2404 -  FFs/Latches <ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data<7:4>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred  88 Adder/Subtractor(s).
	inferred 1994 D-type flip-flop(s).
	inferred  40 Comparator(s).
	inferred 617 Multiplexer(s).
	inferred   5 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_3_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_4_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_4_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_20> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_5_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_5_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_9_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_21> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_22> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_17_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 45
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 16x10-bit dual-port RAM                               : 2
 256x21-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 4096x32-bit dual-port RAM                             : 1
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 103
 1-bit adder                                           : 9
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 8
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 3
 25-bit adder                                          : 1
 3-bit adder                                           : 19
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 5
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 9
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 1
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
 7-bit adder                                           : 5
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
 9-bit adder                                           : 1
# Registers                                            : 486
 1-bit register                                        : 237
 10-bit register                                       : 5
 11-bit register                                       : 2
 12-bit register                                       : 1
 13-bit register                                       : 15
 14-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 17
 23-bit register                                       : 1
 24-bit register                                       : 7
 25-bit register                                       : 1
 3-bit register                                        : 41
 30-bit register                                       : 10
 32-bit register                                       : 41
 4-bit register                                        : 29
 40-bit register                                       : 1
 5-bit register                                        : 7
 57-bit register                                       : 1
 6-bit register                                        : 6
 7-bit register                                        : 17
 8-bit register                                        : 42
 9-bit register                                        : 3
# Comparators                                          : 51
 1-bit comparator equal                                : 22
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 765
 1-bit 2-to-1 multiplexer                              : 487
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 2
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 11
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 24-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 17
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 57
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 13
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 6-bit 2-to-1 multiplexer                              : 1
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 69
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 5
 1-bit tristate buffer                                 : 5
# FSMs                                                 : 23
# Xors                                                 : 111
 1-bit xor2                                            : 69
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <ethphy_eth_counter>: 1 register on signal <ethphy_eth_counter>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiirx_converter_converter_demux>: 1 register on signal <ethphy_liteethphygmiimiirx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into counter <ethphy_liteethphygmiimiitx_converter_converter_mux>: 1 register on signal <ethphy_liteethphygmiimiitx_converter_converter_mux>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <netsoc_crg_por>: 1 register on signal <netsoc_crg_por>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <netsoc_ddrphy_phase_half>: 1 register on signal <netsoc_ddrphy_phase_half>.
The following registers are absorbed into counter <netsoc_ddrphy_phase_sel>: 1 register on signal <netsoc_ddrphy_phase_sel>.
The following registers are absorbed into counter <netsoc_i1>: 1 register on signal <netsoc_i1>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <netsoc_sdram_count>: 1 register on signal <netsoc_sdram_count>.
The following registers are absorbed into counter <netsoc_netsoc_uart_phy_tx_bitcount>: 1 register on signal <netsoc_netsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <netsoc_netsoc_counter>: 1 register on signal <netsoc_netsoc_counter>.
The following registers are absorbed into counter <netsoc_netsoc_uart_phy_rx_bitcount>: 1 register on signal <netsoc_netsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_produce>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_consume>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_produce>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <netsoc_netsoc_uart_tx_fifo_level>: 1 register on signal <netsoc_netsoc_uart_tx_fifo_level>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_consume>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <netsoc_netsoc_uart_rx_fifo_level>: 1 register on signal <netsoc_netsoc_uart_rx_fifo_level>.
The following registers are absorbed into counter <netsoc_dna_cnt>: 1 register on signal <netsoc_dna_cnt>.
The following registers are absorbed into counter <netsoc_ddrphy_bitslip_cnt>: 1 register on signal <netsoc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_produce>: 1 register on signal <netsoc_sdram_bankmachine0_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_consume>: 1 register on signal <netsoc_sdram_bankmachine0_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_produce>: 1 register on signal <netsoc_sdram_bankmachine1_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_level>: 1 register on signal <netsoc_sdram_bankmachine0_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_consume>: 1 register on signal <netsoc_sdram_bankmachine1_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_produce>: 1 register on signal <netsoc_sdram_bankmachine2_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_level>: 1 register on signal <netsoc_sdram_bankmachine1_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_consume>: 1 register on signal <netsoc_sdram_bankmachine2_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_level>: 1 register on signal <netsoc_sdram_bankmachine2_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_produce>: 1 register on signal <netsoc_sdram_bankmachine3_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_level>: 1 register on signal <netsoc_sdram_bankmachine3_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_consume>: 1 register on signal <netsoc_sdram_bankmachine3_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_produce>: 1 register on signal <netsoc_sdram_bankmachine4_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_level>: 1 register on signal <netsoc_sdram_bankmachine4_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_consume>: 1 register on signal <netsoc_sdram_bankmachine4_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_produce>: 1 register on signal <netsoc_sdram_bankmachine5_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_level>: 1 register on signal <netsoc_sdram_bankmachine5_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_consume>: 1 register on signal <netsoc_sdram_bankmachine5_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_produce>: 1 register on signal <netsoc_sdram_bankmachine6_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_consume>: 1 register on signal <netsoc_sdram_bankmachine6_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_level>: 1 register on signal <netsoc_sdram_bankmachine6_level>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_consume>: 1 register on signal <netsoc_sdram_bankmachine7_consume>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_produce>: 1 register on signal <netsoc_sdram_bankmachine7_produce>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_level>: 1 register on signal <netsoc_sdram_bankmachine7_level>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nwrites>: 1 register on signal <netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <netsoc_sdram_bandwidth_nreads>: 1 register on signal <netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <ethphy_sys_counter>: 1 register on signal <ethphy_sys_counter>.
The following registers are absorbed into counter <ethphy_counter>: 1 register on signal <ethphy_counter>.
The following registers are absorbed into counter <ethmac_preamble_errors_status>: 1 register on signal <ethmac_preamble_errors_status>.
The following registers are absorbed into counter <ethmac_crc_errors_status>: 1 register on signal <ethmac_crc_errors_status>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <netsoc_sdram_time0>: 1 register on signal <netsoc_sdram_time0>.
The following registers are absorbed into counter <netsoc_sdram_time1>: 1 register on signal <netsoc_sdram_time1>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine0_count>: 1 register on signal <netsoc_sdram_bankmachine0_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine2_count>: 1 register on signal <netsoc_sdram_bankmachine2_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine1_count>: 1 register on signal <netsoc_sdram_bankmachine1_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine3_count>: 1 register on signal <netsoc_sdram_bankmachine3_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine4_count>: 1 register on signal <netsoc_sdram_bankmachine4_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine5_count>: 1 register on signal <netsoc_sdram_bankmachine5_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine7_count>: 1 register on signal <netsoc_sdram_bankmachine7_count>.
The following registers are absorbed into counter <netsoc_sdram_bankmachine6_count>: 1 register on signal <netsoc_sdram_bankmachine6_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_371_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_tx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_first,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <netsoc_interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<10:1>> |          |
    |     diA            | connected to signal <(netsoc_tag_di_dirty,"00",rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_netsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_netsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <netsoc_netsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <netsoc_netsoc_uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <netsoc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <netsoc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <netsoc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <netsoc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<11:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45> |          |
    |     doA            | connected to signal <netsoc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<8:0>> |          |
    |     diA            | connected to signal <rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <netsoc_netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,ethmac_preamble_checker_source_first,"00",ethphy_liteethphygmiimiirx_mux_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_729_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_netsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_netsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",netsoc_netsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <netsoc_netsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <netsoc_netsoc_uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine0_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine1_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine2_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine3_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine4_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine5_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine6_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <netsoc_sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <netsoc_sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <("00",_n6692<13:1>,rhs_array_muxed44<8:1>,netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <netsoc_sdram_bankmachine7_consume> |          |
    |     doB            | connected to signal <netsoc_sdram_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <netsoc_netsoc_interface_adr_8> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 37
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 16x10-bit dual-port distributed RAM                   : 2
 256x21-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 4096x32-bit single-port block RAM                     : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 21
 11-bit adder                                          : 1
 2-bit adder                                           : 4
 25-bit adder                                          : 1
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 82
 1-bit up counter                                      : 9
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 3
 3-bit down counter                                    : 8
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 1
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 6-bit down counter                                    : 1
 7-bit up counter                                      : 5
 8-bit down counter                                    : 2
 9-bit up counter                                      : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 2706
 Flip-Flops                                            : 2706
# Comparators                                          : 51
 1-bit comparator equal                                : 22
 11-bit comparator greater                             : 2
 13-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 21-bit comparator equal                               : 3
 24-bit comparator greater                             : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 2
 7-bit comparator equal                                : 1
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1265
 1-bit 2-to-1 multiplexer                              : 1016
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 68
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 1
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 9
 13-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 3-bit 2-to-1 multiplexer                              : 5
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 46
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 11
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 3
 64-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 46
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 4
 8-bit 7-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 23
# Xors                                                 : 111
 1-bit xor2                                            : 69
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethphy_liteethphygmiimiirx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_1> 
INFO:Xst:2261 - The FF/Latch <netsoc_netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <netsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_0> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_3> 
INFO:Xst:2261 - The FF/Latch <ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethphy_liteethphygmiimiirx_converter_sink_payload_data_2> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <multiplexer_state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 0011  | 000001000
 0100  | 000010000
 0101  | 000100000
 0110  | 001000000
 0111  | 010000000
 1000  | 100000000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <liteethphygmiimii_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_20> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_21> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_22> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface4_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface4_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface4_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_interface4_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <netsoc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <netsoc_ddrphy_record2_wrdata_mask_1> <netsoc_ddrphy_record2_wrdata_mask_2> <netsoc_ddrphy_record2_wrdata_mask_3> <netsoc_ddrphy_record3_wrdata_mask_0> <netsoc_ddrphy_record3_wrdata_mask_1> <netsoc_ddrphy_record3_wrdata_mask_2> <netsoc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_dfi_p0_wrdata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <netsoc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <netsoc_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <netsoc_sdram_bandwidth_counter_0> <netsoc_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <netsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <netsoc_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <netsoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <netsoc_sdram_count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 25.
Forward register balancing over carry chain Madd_n6414_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB2.
	Register(s) netsoc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_1_BRB0 netsoc_ddrphy_rddata_sr_1_BRB1 netsoc_ddrphy_rddata_sr_1_BRB2 netsoc_ddrphy_rddata_sr_1_BRB3 netsoc_ddrphy_rddata_sr_1_BRB4 netsoc_ddrphy_rddata_sr_1_BRB5.
	Register(s) netsoc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_2_BRB0 netsoc_ddrphy_rddata_sr_2_BRB1 netsoc_ddrphy_rddata_sr_2_BRB2 netsoc_ddrphy_rddata_sr_2_BRB3 netsoc_ddrphy_rddata_sr_2_BRB4 netsoc_ddrphy_rddata_sr_2_BRB6 netsoc_ddrphy_rddata_sr_2_BRB7 netsoc_ddrphy_rddata_sr_2_BRB8 netsoc_ddrphy_rddata_sr_2_BRB9 netsoc_ddrphy_rddata_sr_2_BRB10 netsoc_ddrphy_rddata_sr_2_BRB11 netsoc_ddrphy_rddata_sr_2_BRB12 netsoc_ddrphy_rddata_sr_2_BRB13.
	Register(s) netsoc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_3_BRB0 netsoc_ddrphy_rddata_sr_3_BRB1 netsoc_ddrphy_rddata_sr_3_BRB2 netsoc_ddrphy_rddata_sr_3_BRB3 netsoc_ddrphy_rddata_sr_3_BRB4 netsoc_ddrphy_rddata_sr_3_BRB5 netsoc_ddrphy_rddata_sr_3_BRB6 netsoc_ddrphy_rddata_sr_3_BRB7 netsoc_ddrphy_rddata_sr_3_BRB8 netsoc_ddrphy_rddata_sr_3_BRB10 netsoc_ddrphy_rddata_sr_3_BRB11 netsoc_ddrphy_rddata_sr_3_BRB12 netsoc_ddrphy_rddata_sr_3_BRB13 netsoc_ddrphy_rddata_sr_3_BRB14 netsoc_ddrphy_rddata_sr_3_BRB15 netsoc_ddrphy_rddata_sr_3_BRB16 netsoc_ddrphy_rddata_sr_3_BRB17 netsoc_ddrphy_rddata_sr_3_BRB18 netsoc_ddrphy_rddata_sr_3_BRB19 netsoc_ddrphy_rddata_sr_3_BRB20 netsoc_ddrphy_rddata_sr_3_BRB21 netsoc_ddrphy_rddata_sr_3_BRB22.
	Register(s) netsoc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : netsoc_ddrphy_rddata_sr_4_BRB0 netsoc_ddrphy_rddata_sr_4_BRB1 netsoc_ddrphy_rddata_sr_4_BRB2 netsoc_ddrphy_rddata_sr_4_BRB3 netsoc_ddrphy_rddata_sr_4_BRB4 netsoc_ddrphy_rddata_sr_4_BRB5 netsoc_ddrphy_rddata_sr_4_BRB6 netsoc_ddrphy_rddata_sr_4_BRB7 netsoc_ddrphy_rddata_sr_4_BRB8 netsoc_ddrphy_rddata_sr_4_BRB9 netsoc_ddrphy_rddata_sr_4_BRB10 netsoc_ddrphy_rddata_sr_4_BRB11 netsoc_ddrphy_rddata_sr_4_BRB12 netsoc_ddrphy_rddata_sr_4_BRB13 netsoc_ddrphy_rddata_sr_4_BRB15 netsoc_ddrphy_rddata_sr_4_BRB16 netsoc_ddrphy_rddata_sr_4_BRB17 netsoc_ddrphy_rddata_sr_4_BRB18 netsoc_ddrphy_rddata_sr_4_BRB19 netsoc_ddrphy_rddata_sr_4_BRB20 netsoc_ddrphy_rddata_sr_4_BRB21 netsoc_ddrphy_rddata_sr_4_BRB22 netsoc_ddrphy_rddata_sr_4_BRB23 netsoc_ddrphy_rddata_sr_4_BRB24 netsoc_ddrphy_rddata_sr_4_BRB25 netsoc_ddrphy_rddata_sr_4_BRB26 netsoc_ddrphy_rddata_sr_4_BRB27 netsoc_ddrphy_rddata_sr_4_BRB28 netsoc_ddrphy_rddata_sr_4_BRB29
netsoc_ddrphy_rddata_sr_4_BRB30 netsoc_ddrphy_rddata_sr_4_BRB31 netsoc_ddrphy_rddata_sr_4_BRB32.
	Register(s) netsoc_ddrphy_record0_cke has(ve) been backward balanced into : netsoc_ddrphy_record0_cke_BRB0 .
	Register(s) netsoc_ddrphy_record0_odt has(ve) been backward balanced into : netsoc_ddrphy_record0_odt_BRB0 netsoc_ddrphy_record0_odt_BRB1.
	Register(s) netsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : netsoc_sdram_dfi_p0_rddata_en_BRB0 netsoc_sdram_dfi_p0_rddata_en_BRB1 netsoc_sdram_dfi_p0_rddata_en_BRB2 netsoc_sdram_dfi_p0_rddata_en_BRB3 netsoc_sdram_dfi_p0_rddata_en_BRB4 netsoc_sdram_dfi_p0_rddata_en_BRB5 netsoc_sdram_dfi_p0_rddata_en_BRB6 netsoc_sdram_dfi_p0_rddata_en_BRB8 netsoc_sdram_dfi_p0_rddata_en_BRB9 netsoc_sdram_dfi_p0_rddata_en_BRB10 netsoc_sdram_dfi_p0_rddata_en_BRB11 netsoc_sdram_dfi_p0_rddata_en_BRB12 netsoc_sdram_dfi_p0_rddata_en_BRB13 netsoc_sdram_dfi_p0_rddata_en_BRB14 netsoc_sdram_dfi_p0_rddata_en_BRB15 netsoc_sdram_dfi_p0_rddata_en_BRB16 netsoc_sdram_dfi_p0_rddata_en_BRB17 netsoc_sdram_dfi_p0_rddata_en_BRB18 netsoc_sdram_dfi_p0_rddata_en_BRB19 netsoc_sdram_dfi_p0_rddata_en_BRB20 netsoc_sdram_dfi_p0_rddata_en_BRB21 netsoc_sdram_dfi_p0_rddata_en_BRB22 netsoc_sdram_dfi_p0_rddata_en_BRB23 netsoc_sdram_dfi_p0_rddata_en_BRB24 netsoc_sdram_dfi_p0_rddata_en_BRB25.
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB18 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB20 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24.
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20 new_master_rdata_valid2_BRB21 new_master_rdata_valid2_BRB22 new_master_rdata_valid2_BRB23 new_master_rdata_valid2_BRB24.
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5 new_master_rdata_valid3_BRB6 new_master_rdata_valid3_BRB7 new_master_rdata_valid3_BRB8 new_master_rdata_valid3_BRB9 new_master_rdata_valid3_BRB10 new_master_rdata_valid3_BRB11 new_master_rdata_valid3_BRB12 new_master_rdata_valid3_BRB13 new_master_rdata_valid3_BRB14 new_master_rdata_valid3_BRB15 new_master_rdata_valid3_BRB16 new_master_rdata_valid3_BRB17 new_master_rdata_valid3_BRB18 new_master_rdata_valid3_BRB19 new_master_rdata_valid3_BRB20 new_master_rdata_valid3_BRB21 new_master_rdata_valid3_BRB22 new_master_rdata_valid3_BRB23 new_master_rdata_valid3_BRB24.
	Register(s) new_master_rdata_valid4 has(ve) been backward balanced into : new_master_rdata_valid4_BRB0 new_master_rdata_valid4_BRB1 new_master_rdata_valid4_BRB2 new_master_rdata_valid4_BRB3.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <netsoc_ddrphy_r_dfi_wrdata_en_1>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB0>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB1>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB2>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB7>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB4>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <netsoc_ddrphy_rddata_sr_2_BRB12>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB5>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB11>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB13>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB1>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB15>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB16>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB18>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB20>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB21>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB22>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB23>.
	Found 4-bit shift register for signal <new_master_rdata_valid3_BRB24>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB18>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB19>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB20>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB21>.
	Found 3-bit shift register for signal <netsoc_ddrphy_rddata_sr_3_BRB22>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB9>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB23>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB24>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB25>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB26>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB27>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB5>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB28>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB29>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB30>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB31>.
	Found 2-bit shift register for signal <netsoc_ddrphy_rddata_sr_4_BRB32>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3096
 Flip-Flops                                            : 3096
# Shift Registers                                      : 57
 2-bit shift register                                  : 13
 3-bit shift register                                  : 13
 4-bit shift register                                  : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6121
#      GND                         : 1
#      INV                         : 122
#      LUT1                        : 235
#      LUT2                        : 620
#      LUT3                        : 756
#      LUT4                        : 575
#      LUT5                        : 660
#      LUT6                        : 1904
#      MUXCY                       : 644
#      MUXF7                       : 47
#      VCC                         : 1
#      XORCY                       : 556
# FlipFlops/Latches                : 3175
#      FD                          : 203
#      FDE                         : 246
#      FDP                         : 10
#      FDPE                        : 2
#      FDR                         : 760
#      FDRE                        : 1776
#      FDS                         : 16
#      FDSE                        : 156
#      ODDR2                       : 6
# RAMS                             : 359
#      RAM16X1D                    : 245
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 35
#      RAMB8BWER                   : 15
# Shift Registers                  : 57
#      SRLC16E                     : 57
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGMUX                     : 1
# IO Buffers                       : 78
#      BUFIO2                      : 1
#      IBUF                        : 11
#      IBUFG                       : 3
#      IOBUF                       : 21
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 3
#      DSP48A1                     : 3
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3175  out of  54576     5%  
 Number of Slice LUTs:                 5547  out of  27288    20%  
    Number used as Logic:              4872  out of  27288    17%  
    Number used as Memory:              675  out of   6408    10%  
       Number used as RAM:              618
       Number used as SRL:               57

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6442
   Number with an unused Flip Flop:    3267  out of   6442    50%  
   Number with an unused LUT:           895  out of   6442    13%  
   Number of fully used LUT-FF pairs:  2280  out of   6442    35%  
   Number of unique control sets:       160

IO Utilization: 
 Number of IOs:                          84
 Number of bonded IOBs:                  80  out of    218    36%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               43  out of    116    37%  
    Number using Block RAM only:         43
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of DSP48A1s:                      3  out of     58     5%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
eth_clocks_rx                      | IBUFG+BUFGMUX          | 295   |
clk100                             | PLL_ADV:CLKOUT5        | 3228  |
clk100                             | PLL_ADV:CLKOUT2        | 75    |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 20.648ns (Maximum Frequency: 48.430MHz)
   Minimum input arrival time before clock: 3.176ns
   Maximum output required time after clock: 5.617ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 8.999ns (frequency: 111.120MHz)
  Total number of paths / destination ports: 12989 / 739
-------------------------------------------------------------------------
Delay:               8.999ns (Levels of Logic = 8)
  Source:            ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0 (FF)
  Destination:       ethmac_ps_crc_error_toggle_i (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0 to ethmac_ps_crc_error_toggle_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.788  ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0 (ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0)
     LUT3:I1->O            7   0.203   1.021  mux111 (ethphy_liteethphygmiimiirx_mux_source_payload_data<0>)
     LUT6:I2->O           11   0.203   1.247  Mxor__n9233_xo<0>1 (_n9233)
     LUT6:I0->O            2   0.203   0.617  Mxor_ethmac_crc32_checker_crc_next<6>_xo<0>1 (ethmac_crc32_checker_crc_next<6>)
     LUT5:I4->O            1   0.205   0.580  n1522<31>6_SW0 (N1475)
     LUT6:I5->O            1   0.205   0.684  n1522<31>6 (n1522<31>5)
     LUT6:I4->O            5   0.203   1.059  n1522<31>9 (n1522)
     LUT5:I0->O            1   0.203   0.827  ethmac_ps_crc_error_toggle_i_rstpot_SW0 (N1473)
     LUT6:I2->O            1   0.203   0.000  ethmac_ps_crc_error_toggle_i_rstpot (ethmac_ps_crc_error_toggle_i_rstpot)
     FD:D                      0.102          ethmac_ps_crc_error_toggle_i
    ----------------------------------------
    Total                      8.999ns (2.177ns logic, 6.822ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 20.648ns (frequency: 48.430MHz)
  Total number of paths / destination ports: 1038414 / 11469
-------------------------------------------------------------------------
Delay:               3.441ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           2491   0.447   2.564  FDPE_3 (sys_rst)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      3.441ns (0.877ns logic, 2.564ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            eth_rx_data<0> (PAD)
  Destination:       ethphy_liteethphygmiimiirx_pads_d_rx_data_0 (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: eth_rx_data<0> to ethphy_liteethphygmiimiirx_pads_d_rx_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  eth_rx_data_0_IBUF (eth_rx_data_0_IBUF)
     FD:D                      0.102          ethphy_liteethphygmiimiirx_pads_d_rx_data_0
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 202 / 202
-------------------------------------------------------------------------
Offset:              3.176ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       netsoc_interface4_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to netsoc_interface4_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash4x_dq_1_IOBUF (N1150)
     LUT6:I2->O            1   0.203   0.580  Mmux_GND_1_o_netsoc_interface4_bank_bus_adr[1]_mux_2231_OUT1_SW0 (N1022)
     LUT6:I5->O            1   0.205   0.000  Mmux_GND_1_o_netsoc_interface4_bank_bus_adr[1]_mux_2231_OUT1 (GND_1_o_netsoc_interface4_bank_bus_adr[1]_mux_2231_OUT<0>)
     FDR:D                     0.102          netsoc_interface4_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.176ns (1.732ns logic, 1.444ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (netsoc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  xilinxasyncresetsynchronizerimpl21 (xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 188
-------------------------------------------------------------------------
Offset:              5.617ns (Levels of Logic = 3)
  Source:            ethphy_counter_0 (FF)
  Destination:       eth_rst_n (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: ethphy_counter_0 to eth_rst_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  ethphy_counter_0 (ethphy_counter_0)
     LUT5:I0->O            2   0.203   0.617  ethphy_reset0_SW0 (N1038)
     LUT6:I5->O            1   0.205   0.579  eth_rst_n1 (eth_rst_n_OBUF)
     OBUF:I->O                 2.571          eth_rst_n_OBUF (eth_rst_n)
    ----------------------------------------
    Total                      5.617ns (3.426ns logic, 2.191ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            eth_tx_data_7 (FF)
  Destination:       eth_tx_data<7> (PAD)
  Source Clock:      eth_clocks_rx rising

  Data Path: eth_tx_data_7 to eth_tx_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  eth_tx_data_7 (eth_tx_data_7)
     OBUF:I->O                 2.571          eth_tx_data_7_OBUF (eth_tx_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 126 / 110
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (netsoc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.264|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   17.313|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   10.056|         |    2.060|         |
eth_clocks_rx  |    8.999|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 70.80 secs
 
--> 


Total memory usage is 511996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  640 (   0 filtered)
Number of infos    :  112 (   0 filtered)

