

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_VITIS_LOOP_248_1'
================================================================
* Date:           Sun Oct 12 10:03:39 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32770|    32770|  0.328 ms|  0.328 ms|  32770|  32770|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_248_1  |    32768|    32768|         3|          1|          1|  32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     132|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      65|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     122|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     122|     251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_164_32_1_1_U397  |mux_164_32_1_1  |        0|   0|  0|  65|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0|  65|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln248_fu_366_p2     |         +|   0|  0|  23|          16|           1|
    |and_ln250_1_fu_495_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln250_fu_489_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln248_fu_326_p2    |      icmp|   0|  0|  13|          16|          17|
    |icmp_ln250_1_fu_459_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln250_2_fu_471_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln250_3_fu_477_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln250_fu_453_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln250_1_fu_483_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln250_fu_465_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_3_fu_501_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 132|         100|          62|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|   16|         32|
    |ap_sig_allocacmp_max_val_1_load_1  |   9|          2|   32|         64|
    |i_fu_84                            |   9|          2|   16|         32|
    |max_val_1_fu_80                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   98|        196|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_84                           |  16|   0|   16|          0|
    |icmp_ln248_reg_531                |   1|   0|    1|          0|
    |max_val_1_fu_80                   |  32|   0|   32|          0|
    |max_val_1_load_1_reg_620          |  32|   0|   32|          0|
    |max_val_2_reg_627                 |  32|   0|   32|          0|
    |trunc_ln250_reg_615               |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 122|   0|  122|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_din0    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_din1    |  out|   32|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_opcode  |  out|    5|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_dout0   |   in|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|grp_fu_1017_p_ce      |  out|    1|  ap_ctrl_hs|  float_safe_softmax_Pipeline_VITIS_LOOP_248_1|  return value|
|max_val               |   in|   32|     ap_none|                                       max_val|        scalar|
|x_0_address0          |  out|   11|   ap_memory|                                           x_0|         array|
|x_0_ce0               |  out|    1|   ap_memory|                                           x_0|         array|
|x_0_q0                |   in|   32|   ap_memory|                                           x_0|         array|
|x_1_address0          |  out|   11|   ap_memory|                                           x_1|         array|
|x_1_ce0               |  out|    1|   ap_memory|                                           x_1|         array|
|x_1_q0                |   in|   32|   ap_memory|                                           x_1|         array|
|x_2_address0          |  out|   11|   ap_memory|                                           x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                           x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                           x_2|         array|
|x_3_address0          |  out|   11|   ap_memory|                                           x_3|         array|
|x_3_ce0               |  out|    1|   ap_memory|                                           x_3|         array|
|x_3_q0                |   in|   32|   ap_memory|                                           x_3|         array|
|x_4_address0          |  out|   11|   ap_memory|                                           x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                           x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                           x_4|         array|
|x_5_address0          |  out|   11|   ap_memory|                                           x_5|         array|
|x_5_ce0               |  out|    1|   ap_memory|                                           x_5|         array|
|x_5_q0                |   in|   32|   ap_memory|                                           x_5|         array|
|x_6_address0          |  out|   11|   ap_memory|                                           x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                           x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                           x_6|         array|
|x_7_address0          |  out|   11|   ap_memory|                                           x_7|         array|
|x_7_ce0               |  out|    1|   ap_memory|                                           x_7|         array|
|x_7_q0                |   in|   32|   ap_memory|                                           x_7|         array|
|x_8_address0          |  out|   11|   ap_memory|                                           x_8|         array|
|x_8_ce0               |  out|    1|   ap_memory|                                           x_8|         array|
|x_8_q0                |   in|   32|   ap_memory|                                           x_8|         array|
|x_9_address0          |  out|   11|   ap_memory|                                           x_9|         array|
|x_9_ce0               |  out|    1|   ap_memory|                                           x_9|         array|
|x_9_q0                |   in|   32|   ap_memory|                                           x_9|         array|
|x_10_address0         |  out|   11|   ap_memory|                                          x_10|         array|
|x_10_ce0              |  out|    1|   ap_memory|                                          x_10|         array|
|x_10_q0               |   in|   32|   ap_memory|                                          x_10|         array|
|x_11_address0         |  out|   11|   ap_memory|                                          x_11|         array|
|x_11_ce0              |  out|    1|   ap_memory|                                          x_11|         array|
|x_11_q0               |   in|   32|   ap_memory|                                          x_11|         array|
|x_12_address0         |  out|   11|   ap_memory|                                          x_12|         array|
|x_12_ce0              |  out|    1|   ap_memory|                                          x_12|         array|
|x_12_q0               |   in|   32|   ap_memory|                                          x_12|         array|
|x_13_address0         |  out|   11|   ap_memory|                                          x_13|         array|
|x_13_ce0              |  out|    1|   ap_memory|                                          x_13|         array|
|x_13_q0               |   in|   32|   ap_memory|                                          x_13|         array|
|x_14_address0         |  out|   11|   ap_memory|                                          x_14|         array|
|x_14_ce0              |  out|    1|   ap_memory|                                          x_14|         array|
|x_14_q0               |   in|   32|   ap_memory|                                          x_14|         array|
|x_15_address0         |  out|   11|   ap_memory|                                          x_15|         array|
|x_15_ce0              |  out|    1|   ap_memory|                                          x_15|         array|
|x_15_q0               |   in|   32|   ap_memory|                                          x_15|         array|
|max_val_1_out         |  out|   32|      ap_vld|                                 max_val_1_out|       pointer|
|max_val_1_out_ap_vld  |  out|    1|      ap_vld|                                 max_val_1_out|       pointer|
+----------------------+-----+-----+------------+----------------------------------------------+--------------+

