TimeQuest Timing Analyzer report for lab4
Thu Jun 11 16:45:44 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'
 13. Slow Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'
 14. Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Hold: 'CLOCK_50'
 16. Slow Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'
 17. Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'
 19. Slow Model Minimum Pulse Width: 'KEY[0]'
 20. Slow Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'
 21. Slow Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'
 22. Slow Model Minimum Pulse Width: 'CLOCK_50'
 23. Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Fast Model Setup Summary
 29. Fast Model Hold Summary
 30. Fast Model Recovery Summary
 31. Fast Model Removal Summary
 32. Fast Model Minimum Pulse Width Summary
 33. Fast Model Setup: 'CLOCK_50'
 34. Fast Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'
 35. Fast Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'
 36. Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 37. Fast Model Hold: 'CLOCK_50'
 38. Fast Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'
 39. Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 40. Fast Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'
 41. Fast Model Minimum Pulse Width: 'KEY[0]'
 42. Fast Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'
 43. Fast Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'
 44. Fast Model Minimum Pulse Width: 'CLOCK_50'
 45. Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lab4                                                               ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                     ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { CLOCK_50 }                                          ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { fsm_challenge:fsm_challenge0|curr_state.INIT_LINE } ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { fsm_challenge:fsm_challenge0|curr_state.LOAD_X }    ;
; KEY[0]                                            ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                            ; { KEY[0] }                                            ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; vga_u0|mypll|altpll_component|pll|inclk[0] ; { vga_u0|mypll|altpll_component|pll|clk[0] }          ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                    ;
+------------+-----------------+---------------------------------------------------+-------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                    ;
+------------+-----------------+---------------------------------------------------+-------------------------+
; INF MHz    ; 216.73 MHz      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; limit due to hold check ;
; 96.88 MHz  ; 96.88 MHz       ; CLOCK_50                                          ;                         ;
; 133.94 MHz ; 133.94 MHz      ; vga_u0|mypll|altpll_component|pll|clk[0]          ;                         ;
+------------+-----------------+---------------------------------------------------+-------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow Model Setup Summary                                                   ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; -8.206 ; -346.641      ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; -3.539 ; -3.539        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.678  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; 32.534 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow Model Hold Summary                                                    ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; -2.417 ; -114.856      ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -2.307 ; -6.452        ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; 0.391  ; 0.000         ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 2.524  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; KEY[0]                                            ; -1.222 ; -1.222        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500  ; 0.000         ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 0.500  ; 0.000         ;
; CLOCK_50                                          ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; 17.873 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.206 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.584      ;
; -8.135 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.513      ;
; -8.131 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.511      ;
; -8.064 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.442      ;
; -8.060 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.440      ;
; -8.059 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.437      ;
; -7.993 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.371      ;
; -7.989 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.369      ;
; -7.988 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.366      ;
; -7.918 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.298      ;
; -7.917 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.295      ;
; -7.914 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.294      ;
; -7.896 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.274      ;
; -7.882 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 5.241      ;
; -7.879 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.259      ;
; -7.846 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.224      ;
; -7.843 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.223      ;
; -7.825 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.203      ;
; -7.821 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.201      ;
; -7.811 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 5.170      ;
; -7.808 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.188      ;
; -7.803 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 5.182      ;
; -7.801 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 5.199      ;
; -7.772 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.152      ;
; -7.750 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.130      ;
; -7.749 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.127      ;
; -7.737 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.117      ;
; -7.734 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 5.092      ;
; -7.732 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 5.111      ;
; -7.730 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 5.128      ;
; -7.726 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 5.124      ;
; -7.711 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.974      ;
; -7.707 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 5.066      ;
; -7.701 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.081      ;
; -7.678 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 5.056      ;
; -7.666 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 5.046      ;
; -7.663 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 5.021      ;
; -7.661 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 5.040      ;
; -7.655 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 5.053      ;
; -7.640 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.903      ;
; -7.634 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.993      ;
; -7.627 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.985      ;
; -7.626 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 5.024      ;
; -7.604 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.984      ;
; -7.590 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 4.969      ;
; -7.584 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.982      ;
; -7.569 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.949      ;
; -7.559 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.917      ;
; -7.556 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.914      ;
; -7.553 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.951      ;
; -7.552 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.910      ;
; -7.536 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.799      ;
; -7.533 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.913      ;
; -7.526 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.884      ;
; -7.525 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 4.903      ;
; -7.519 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.878      ;
; -7.513 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.911      ;
; -7.498 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.878      ;
; -7.493 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 4.872      ;
; -7.486 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.844      ;
; -7.481 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.839      ;
; -7.463 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.726      ;
; -7.455 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.813      ;
; -7.452 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.810      ;
; -7.450 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.830      ;
; -7.441 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.800      ;
; -7.438 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.836      ;
; -7.422 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 4.801      ;
; -7.416 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.814      ;
; -7.416 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.775      ;
; -7.379 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.737      ;
; -7.378 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 4.756      ;
; -7.377 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.735      ;
; -7.371 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.729      ;
; -7.363 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.722      ;
; -7.360 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.758      ;
; -7.351 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.709      ;
; -7.348 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.611      ;
; -7.345 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.743      ;
; -7.345 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.704      ;
; -7.304 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.662      ;
; -7.293 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.651      ;
; -7.282 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.680      ;
; -7.278 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.636      ;
; -7.270 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.533      ;
; -7.264 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.622      ;
; -7.243 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.658     ; 4.621      ;
; -7.241 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.600      ;
; -7.236 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.595      ;
; -7.233 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.613      ;
; -7.215 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.573      ;
; -7.198 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.578      ;
; -7.192 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.773     ; 4.455      ;
; -7.189 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.547      ;
; -7.186 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.544      ;
; -7.168 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.677     ; 4.527      ;
; -7.168 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.656     ; 4.548      ;
; -7.163 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.678     ; 4.521      ;
; -7.155 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.638     ; 4.553      ;
; -7.122 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -3.657     ; 4.501      ;
+--------+-----------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'                                                                                                                                      ;
+--------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.539 ; fsm_challenge:fsm_challenge0|curr_state.START ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; 0.500        ; -1.653     ; 1.439      ;
; -2.471 ; fsm_challenge:fsm_challenge0|loadCount[0]     ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; 0.500        ; -0.930     ; 1.094      ;
+--------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'                                                                                                                                                                               ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.678 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500        ; 3.621      ; 2.009      ;
; 1.773 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500        ; 3.647      ; 1.614      ;
; 1.979 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500        ; 3.648      ; 1.591      ;
; 2.178 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.000        ; 3.621      ; 2.009      ;
; 2.273 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.000        ; 3.647      ; 1.614      ;
; 2.479 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.000        ; 3.648      ; 1.591      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.534 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.518      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.655 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.369      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.690 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.087      ; 7.362      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.790 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.266      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.811 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 7.213      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.831 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.184      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.911 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.063      ; 7.117      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.987 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 7.028      ;
; 32.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.063      ;
; 32.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.063      ;
; 32.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.063      ;
; 32.993 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.091      ; 7.063      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -2.417 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_Y    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 3.392      ; 1.491      ;
; -1.917 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_Y    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; -0.500       ; 3.392      ; 1.491      ;
; -1.527 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.659      ; 1.648      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.489 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[7]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.696      ;
; -1.488 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.697      ;
; -1.488 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.697      ;
; -1.488 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.697      ;
; -1.480 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 1.703      ;
; -1.480 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 1.703      ;
; -1.480 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 1.703      ;
; -1.480 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[7]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 1.703      ;
; -1.405 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|ydone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.769      ;
; -1.405 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|xdone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.769      ;
; -1.378 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|ldone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.807      ;
; -1.366 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.DRAW_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.669      ; 1.819      ;
; -1.246 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.940      ;
; -1.246 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.940      ;
; -1.246 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.940      ;
; -1.246 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.940      ;
; -1.246 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.940      ;
; -1.246 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.940      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.235 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.951      ;
; -1.234 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.670      ; 1.952      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.212 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.657      ; 1.961      ;
; -1.208 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.966      ;
; -1.208 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.966      ;
; -1.208 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.966      ;
; -1.208 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.966      ;
; -1.208 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.966      ;
; -1.208 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[7]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 1.966      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[0]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[1]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[2]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[3]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[5]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[6]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[7]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[4]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.031 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[8]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.668      ; 2.153      ;
; -1.027 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.659      ; 1.648      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.989 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[7]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.696      ;
; -0.988 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 2.658      ; 2.186      ;
; -0.988 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.697      ;
; -0.988 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.697      ;
; -0.988 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.697      ;
; -0.987 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 2.187      ;
; -0.987 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.658      ; 2.187      ;
; -0.980 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.667      ; 1.703      ;
; -0.980 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.667      ; 1.703      ;
; -0.980 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.667      ; 1.703      ;
; -0.980 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[7]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.667      ; 1.703      ;
; -0.951 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.659      ; 2.224      ;
; -0.951 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|sy[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.659      ; 2.224      ;
; -0.920 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_DONE ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 3.081      ; 2.677      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.911 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[7]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.667      ; 2.272      ;
; -0.905 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|ydone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.658      ; 1.769      ;
; -0.905 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|xdone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.658      ; 1.769      ;
; -0.902 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|sx[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 2.678      ; 2.292      ;
; -0.878 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|ldone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.807      ;
; -0.866 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.DRAW_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.669      ; 1.819      ;
; -0.746 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.940      ;
; -0.746 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.940      ;
; -0.746 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.940      ;
; -0.746 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.940      ;
; -0.746 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.940      ;
; -0.746 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.940      ;
; -0.735 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; -0.500       ; 2.670      ; 1.951      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.307 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000        ; 3.648      ; 1.591      ;
; -2.283 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000        ; 3.647      ; 1.614      ;
; -1.862 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000        ; 3.621      ; 2.009      ;
; -1.807 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.500       ; 3.648      ; 1.591      ;
; -1.783 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.500       ; 3.647      ; 1.614      ;
; -1.362 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.500       ; 3.621      ; 2.009      ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.666 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.932      ;
; 0.698 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.964      ;
; 0.731 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.996      ;
; 0.740 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.005      ;
; 0.740 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.005      ;
; 0.820 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.825 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.091      ;
; 0.828 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.845 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]            ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.109      ;
; 0.851 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.851 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.861 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.127      ;
; 0.868 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.134      ;
; 1.005 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.270      ;
; 1.010 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.276      ;
; 1.017 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.283      ;
; 1.080 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]            ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.345      ;
; 1.098 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]            ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.363      ;
; 1.143 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.408      ;
; 1.146 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.411      ;
; 1.181 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.447      ;
; 1.233 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.499      ;
; 1.247 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.513      ;
; 1.252 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.518      ;
; 1.254 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.520      ;
; 1.259 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.524      ;
; 1.306 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.572      ;
; 1.318 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.584      ;
; 1.323 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.589      ;
; 1.325 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.591      ;
; 1.377 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.643      ;
; 1.389 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.655      ;
; 1.394 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.660      ;
; 1.400 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 1.672      ;
; 1.400 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.666      ;
; 1.404 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.669      ;
; 1.435 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.700      ;
; 1.440 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.705      ;
; 1.460 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.733      ;
; 1.484 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.492 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.757      ;
; 1.527 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.793      ;
; 1.537 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.802      ;
; 1.552 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.818      ;
; 1.555 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.821      ;
; 1.559 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.824      ;
; 1.581 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.851      ;
; 1.582 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.852      ;
; 1.582 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.852      ;
; 1.583 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.849      ;
; 1.584 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.850      ;
; 1.599 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.865      ;
; 1.616 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.882      ;
; 1.619 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.885      ;
; 1.623 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.889      ;
; 1.624 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.890      ;
; 1.675 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.940      ;
; 1.678 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.943      ;
; 1.685 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.095      ; 2.014      ;
; 1.687 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.690 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.956      ;
; 1.695 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.956      ;
; 1.695 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.700 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.973      ;
; 1.700 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.973      ;
; 1.701 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.974      ;
; 1.703 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.976      ;
; 1.733 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 2.006      ;
; 1.777 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.044      ;
; 1.782 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.047      ;
; 1.801 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 2.062      ;
; 1.817 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.082      ;
; 1.818 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.084      ;
; 1.823 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.834 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.100      ;
; 1.835 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.100      ;
; 1.838 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 2.103      ;
; 1.849 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.116      ;
; 1.863 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 2.167      ;
; 1.864 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.130      ;
; 1.890 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.156      ;
; 1.896 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 2.200      ;
; 1.900 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.166      ;
; 1.900 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.166      ;
; 1.901 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.167      ;
; 1.906 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.172      ;
; 1.915 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.192      ;
; 1.917 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.183      ;
; 1.918 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 2.195      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'                                                                                                                                      ;
+-------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.524 ; fsm_challenge:fsm_challenge0|loadCount[0]     ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; -0.500       ; -0.930     ; 1.094      ;
; 3.592 ; fsm_challenge:fsm_challenge0|curr_state.START ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; -0.500       ; -1.653     ; 1.439      ;
+-------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[2]|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[2]|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[7]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[7]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[2]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[2]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[6]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[6]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[7]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[7]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[6]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[6]                     ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|inclk[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|inclk[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|outclk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|outclk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|curr_state.INIT_LINE|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|curr_state.INIT_LINE|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[2]     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|datab            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|datab            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|curr_state.LOAD_X|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|curr_state.LOAD_X|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|initLoad|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|initLoad|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Fall       ; fsm_challenge:fsm_challenge0|initLoad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Fall       ; fsm_challenge:fsm_challenge0|initLoad   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50                                          ; 5.567  ; 5.567  ; Rise       ; CLOCK_50                                          ;
;  KEY[0]   ; CLOCK_50                                          ; 1.222  ; 1.222  ; Rise       ; CLOCK_50                                          ;
;  KEY[3]   ; CLOCK_50                                          ; 5.567  ; 5.567  ; Rise       ; CLOCK_50                                          ;
; SW[*]     ; KEY[0]                                            ; 2.563  ; 2.563  ; Rise       ; KEY[0]                                            ;
;  SW[3]    ; KEY[0]                                            ; -1.916 ; -1.916 ; Rise       ; KEY[0]                                            ;
;  SW[4]    ; KEY[0]                                            ; -2.248 ; -2.248 ; Rise       ; KEY[0]                                            ;
;  SW[5]    ; KEY[0]                                            ; -2.236 ; -2.236 ; Rise       ; KEY[0]                                            ;
;  SW[6]    ; KEY[0]                                            ; -0.429 ; -0.429 ; Rise       ; KEY[0]                                            ;
;  SW[7]    ; KEY[0]                                            ; 0.441  ; 0.441  ; Rise       ; KEY[0]                                            ;
;  SW[8]    ; KEY[0]                                            ; 0.747  ; 0.747  ; Rise       ; KEY[0]                                            ;
;  SW[9]    ; KEY[0]                                            ; 0.942  ; 0.942  ; Rise       ; KEY[0]                                            ;
;  SW[10]   ; KEY[0]                                            ; -1.427 ; -1.427 ; Rise       ; KEY[0]                                            ;
;  SW[11]   ; KEY[0]                                            ; -2.093 ; -2.093 ; Rise       ; KEY[0]                                            ;
;  SW[12]   ; KEY[0]                                            ; -1.925 ; -1.925 ; Rise       ; KEY[0]                                            ;
;  SW[13]   ; KEY[0]                                            ; 1.533  ; 1.533  ; Rise       ; KEY[0]                                            ;
;  SW[14]   ; KEY[0]                                            ; 1.738  ; 1.738  ; Rise       ; KEY[0]                                            ;
;  SW[15]   ; KEY[0]                                            ; 2.419  ; 2.419  ; Rise       ; KEY[0]                                            ;
;  SW[16]   ; KEY[0]                                            ; 2.563  ; 2.563  ; Rise       ; KEY[0]                                            ;
;  SW[17]   ; KEY[0]                                            ; 2.546  ; 2.546  ; Rise       ; KEY[0]                                            ;
; SW[*]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.368  ; 1.368  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[0]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.925  ; 0.925  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[1]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.368  ; 1.368  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[2]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.035  ; 1.035  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50                                          ; -0.476 ; -0.476 ; Rise       ; CLOCK_50                                          ;
;  KEY[0]   ; CLOCK_50                                          ; -0.476 ; -0.476 ; Rise       ; CLOCK_50                                          ;
;  KEY[3]   ; CLOCK_50                                          ; -4.173 ; -4.173 ; Rise       ; CLOCK_50                                          ;
; SW[*]     ; KEY[0]                                            ; 3.299  ; 3.299  ; Rise       ; KEY[0]                                            ;
;  SW[3]    ; KEY[0]                                            ; 2.596  ; 2.596  ; Rise       ; KEY[0]                                            ;
;  SW[4]    ; KEY[0]                                            ; 3.080  ; 3.080  ; Rise       ; KEY[0]                                            ;
;  SW[5]    ; KEY[0]                                            ; 2.922  ; 2.922  ; Rise       ; KEY[0]                                            ;
;  SW[6]    ; KEY[0]                                            ; 2.970  ; 2.970  ; Rise       ; KEY[0]                                            ;
;  SW[7]    ; KEY[0]                                            ; 3.299  ; 3.299  ; Rise       ; KEY[0]                                            ;
;  SW[8]    ; KEY[0]                                            ; 3.186  ; 3.186  ; Rise       ; KEY[0]                                            ;
;  SW[9]    ; KEY[0]                                            ; 3.019  ; 3.019  ; Rise       ; KEY[0]                                            ;
;  SW[10]   ; KEY[0]                                            ; 2.473  ; 2.473  ; Rise       ; KEY[0]                                            ;
;  SW[11]   ; KEY[0]                                            ; 2.775  ; 2.775  ; Rise       ; KEY[0]                                            ;
;  SW[12]   ; KEY[0]                                            ; 2.606  ; 2.606  ; Rise       ; KEY[0]                                            ;
;  SW[13]   ; KEY[0]                                            ; -0.843 ; -0.843 ; Rise       ; KEY[0]                                            ;
;  SW[14]   ; KEY[0]                                            ; -0.907 ; -0.907 ; Rise       ; KEY[0]                                            ;
;  SW[15]   ; KEY[0]                                            ; -1.117 ; -1.117 ; Rise       ; KEY[0]                                            ;
;  SW[16]   ; KEY[0]                                            ; -0.831 ; -0.831 ; Rise       ; KEY[0]                                            ;
;  SW[17]   ; KEY[0]                                            ; -0.394 ; -0.394 ; Rise       ; KEY[0]                                            ;
; SW[*]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.207 ; -0.207 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[0]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.241 ; -0.241 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[1]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.358 ; -0.358 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[2]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.207 ; -0.207 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                          ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                                          ;
;  LEDG[0]  ; CLOCK_50                                          ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                                          ;
;  LEDG[1]  ; CLOCK_50                                          ; 10.007 ; 10.007 ; Rise       ; CLOCK_50                                          ;
;  LEDG[2]  ; CLOCK_50                                          ; 10.001 ; 10.001 ; Rise       ; CLOCK_50                                          ;
;  LEDG[3]  ; CLOCK_50                                          ; 9.767  ; 9.767  ; Rise       ; CLOCK_50                                          ;
;  LEDG[4]  ; CLOCK_50                                          ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                                          ;
;  LEDG[5]  ; CLOCK_50                                          ; 8.453  ; 8.453  ; Rise       ; CLOCK_50                                          ;
;  LEDG[6]  ; CLOCK_50                                          ; 8.862  ; 8.862  ; Rise       ; CLOCK_50                                          ;
;  LEDG[7]  ; CLOCK_50                                          ; 8.812  ; 8.812  ; Rise       ; CLOCK_50                                          ;
; LEDR[*]   ; KEY[0]                                            ; 12.396 ; 12.396 ; Rise       ; KEY[0]                                            ;
;  LEDR[3]  ; KEY[0]                                            ; 11.658 ; 11.658 ; Rise       ; KEY[0]                                            ;
;  LEDR[4]  ; KEY[0]                                            ; 11.986 ; 11.986 ; Rise       ; KEY[0]                                            ;
;  LEDR[5]  ; KEY[0]                                            ; 12.270 ; 12.270 ; Rise       ; KEY[0]                                            ;
;  LEDR[6]  ; KEY[0]                                            ; 12.069 ; 12.069 ; Rise       ; KEY[0]                                            ;
;  LEDR[7]  ; KEY[0]                                            ; 12.396 ; 12.396 ; Rise       ; KEY[0]                                            ;
;  LEDR[8]  ; KEY[0]                                            ; 10.644 ; 10.644 ; Rise       ; KEY[0]                                            ;
;  LEDR[9]  ; KEY[0]                                            ; 10.907 ; 10.907 ; Rise       ; KEY[0]                                            ;
;  LEDR[10] ; KEY[0]                                            ; 10.832 ; 10.832 ; Rise       ; KEY[0]                                            ;
;  LEDR[11] ; KEY[0]                                            ; 10.895 ; 10.895 ; Rise       ; KEY[0]                                            ;
;  LEDR[12] ; KEY[0]                                            ; 10.960 ; 10.960 ; Rise       ; KEY[0]                                            ;
;  LEDR[13] ; KEY[0]                                            ; 10.899 ; 10.899 ; Rise       ; KEY[0]                                            ;
;  LEDR[14] ; KEY[0]                                            ; 10.904 ; 10.904 ; Rise       ; KEY[0]                                            ;
;  LEDR[15] ; KEY[0]                                            ; 10.639 ; 10.639 ; Rise       ; KEY[0]                                            ;
;  LEDR[16] ; KEY[0]                                            ; 10.790 ; 10.790 ; Rise       ; KEY[0]                                            ;
;  LEDR[17] ; KEY[0]                                            ; 10.648 ; 10.648 ; Rise       ; KEY[0]                                            ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 7.065  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 7.065  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;        ; 7.065  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;        ; 7.065  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 7.064  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 7.064  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;        ; 7.064  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;        ; 7.064  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; VGA_B[*]  ; CLOCK_50                                          ; 9.402  ; 9.402  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[0] ; CLOCK_50                                          ; 9.176  ; 9.176  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[1] ; CLOCK_50                                          ; 9.176  ; 9.176  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[2] ; CLOCK_50                                          ; 8.936  ; 8.936  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[3] ; CLOCK_50                                          ; 8.926  ; 8.926  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[4] ; CLOCK_50                                          ; 8.996  ; 8.996  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[5] ; CLOCK_50                                          ; 8.986  ; 8.986  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[6] ; CLOCK_50                                          ; 9.402  ; 9.402  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[7] ; CLOCK_50                                          ; 9.402  ; 9.402  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[8] ; CLOCK_50                                          ; 9.392  ; 9.392  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[9] ; CLOCK_50                                          ; 9.392  ; 9.392  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_BLANK ; CLOCK_50                                          ; 7.000  ; 7.000  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ; 2.937  ;        ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_G[*]  ; CLOCK_50                                          ; 10.156 ; 10.156 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[0] ; CLOCK_50                                          ; 10.156 ; 10.156 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[1] ; CLOCK_50                                          ; 10.156 ; 10.156 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[2] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[3] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[4] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[5] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[6] ; CLOCK_50                                          ; 10.106 ; 10.106 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[7] ; CLOCK_50                                          ; 10.126 ; 10.126 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[8] ; CLOCK_50                                          ; 9.905  ; 9.905  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[9] ; CLOCK_50                                          ; 9.905  ; 9.905  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_HS    ; CLOCK_50                                          ; 7.011  ; 7.011  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_R[*]  ; CLOCK_50                                          ; 9.686  ; 9.686  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[0] ; CLOCK_50                                          ; 9.686  ; 9.686  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[1] ; CLOCK_50                                          ; 9.666  ; 9.666  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[2] ; CLOCK_50                                          ; 9.666  ; 9.666  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[3] ; CLOCK_50                                          ; 9.667  ; 9.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[4] ; CLOCK_50                                          ; 9.667  ; 9.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[5] ; CLOCK_50                                          ; 9.677  ; 9.677  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[6] ; CLOCK_50                                          ; 9.649  ; 9.649  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[7] ; CLOCK_50                                          ; 9.659  ; 9.659  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[8] ; CLOCK_50                                          ; 9.639  ; 9.639  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[9] ; CLOCK_50                                          ; 9.639  ; 9.639  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_VS    ; CLOCK_50                                          ; 6.809  ; 6.809  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ;        ; 2.937  ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                    ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                          ; 8.229  ; 8.229  ; Rise       ; CLOCK_50                                          ;
;  LEDG[0]  ; CLOCK_50                                          ; 9.293  ; 9.293  ; Rise       ; CLOCK_50                                          ;
;  LEDG[1]  ; CLOCK_50                                          ; 9.647  ; 9.647  ; Rise       ; CLOCK_50                                          ;
;  LEDG[2]  ; CLOCK_50                                          ; 9.247  ; 9.247  ; Rise       ; CLOCK_50                                          ;
;  LEDG[3]  ; CLOCK_50                                          ; 9.555  ; 9.555  ; Rise       ; CLOCK_50                                          ;
;  LEDG[4]  ; CLOCK_50                                          ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                                          ;
;  LEDG[5]  ; CLOCK_50                                          ; 8.229  ; 8.229  ; Rise       ; CLOCK_50                                          ;
;  LEDG[6]  ; CLOCK_50                                          ; 8.798  ; 8.798  ; Rise       ; CLOCK_50                                          ;
;  LEDG[7]  ; CLOCK_50                                          ; 8.748  ; 8.748  ; Rise       ; CLOCK_50                                          ;
; LEDR[*]   ; KEY[0]                                            ; 10.639 ; 10.639 ; Rise       ; KEY[0]                                            ;
;  LEDR[3]  ; KEY[0]                                            ; 11.658 ; 11.658 ; Rise       ; KEY[0]                                            ;
;  LEDR[4]  ; KEY[0]                                            ; 11.986 ; 11.986 ; Rise       ; KEY[0]                                            ;
;  LEDR[5]  ; KEY[0]                                            ; 12.270 ; 12.270 ; Rise       ; KEY[0]                                            ;
;  LEDR[6]  ; KEY[0]                                            ; 12.069 ; 12.069 ; Rise       ; KEY[0]                                            ;
;  LEDR[7]  ; KEY[0]                                            ; 12.396 ; 12.396 ; Rise       ; KEY[0]                                            ;
;  LEDR[8]  ; KEY[0]                                            ; 10.644 ; 10.644 ; Rise       ; KEY[0]                                            ;
;  LEDR[9]  ; KEY[0]                                            ; 10.907 ; 10.907 ; Rise       ; KEY[0]                                            ;
;  LEDR[10] ; KEY[0]                                            ; 10.832 ; 10.832 ; Rise       ; KEY[0]                                            ;
;  LEDR[11] ; KEY[0]                                            ; 10.895 ; 10.895 ; Rise       ; KEY[0]                                            ;
;  LEDR[12] ; KEY[0]                                            ; 10.960 ; 10.960 ; Rise       ; KEY[0]                                            ;
;  LEDR[13] ; KEY[0]                                            ; 10.899 ; 10.899 ; Rise       ; KEY[0]                                            ;
;  LEDR[14] ; KEY[0]                                            ; 10.904 ; 10.904 ; Rise       ; KEY[0]                                            ;
;  LEDR[15] ; KEY[0]                                            ; 10.639 ; 10.639 ; Rise       ; KEY[0]                                            ;
;  LEDR[16] ; KEY[0]                                            ; 10.790 ; 10.790 ; Rise       ; KEY[0]                                            ;
;  LEDR[17] ; KEY[0]                                            ; 10.648 ; 10.648 ; Rise       ; KEY[0]                                            ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 7.065  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 7.065  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;        ; 7.065  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;        ; 7.065  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 7.064  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 7.064  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;        ; 7.064  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;        ; 7.064  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; VGA_B[*]  ; CLOCK_50                                          ; 6.199  ; 6.199  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[0] ; CLOCK_50                                          ; 6.449  ; 6.449  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[1] ; CLOCK_50                                          ; 6.449  ; 6.449  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[2] ; CLOCK_50                                          ; 6.209  ; 6.209  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[3] ; CLOCK_50                                          ; 6.199  ; 6.199  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[4] ; CLOCK_50                                          ; 6.269  ; 6.269  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[5] ; CLOCK_50                                          ; 6.259  ; 6.259  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[6] ; CLOCK_50                                          ; 6.675  ; 6.675  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[7] ; CLOCK_50                                          ; 6.675  ; 6.675  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[8] ; CLOCK_50                                          ; 6.665  ; 6.665  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[9] ; CLOCK_50                                          ; 6.665  ; 6.665  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_BLANK ; CLOCK_50                                          ; 7.000  ; 7.000  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ; 2.937  ;        ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_G[*]  ; CLOCK_50                                          ; 7.426  ; 7.426  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[0] ; CLOCK_50                                          ; 7.677  ; 7.677  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[1] ; CLOCK_50                                          ; 7.677  ; 7.677  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[2] ; CLOCK_50                                          ; 7.667  ; 7.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[3] ; CLOCK_50                                          ; 7.667  ; 7.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[4] ; CLOCK_50                                          ; 7.667  ; 7.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[5] ; CLOCK_50                                          ; 7.667  ; 7.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[6] ; CLOCK_50                                          ; 7.627  ; 7.627  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[7] ; CLOCK_50                                          ; 7.647  ; 7.647  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[8] ; CLOCK_50                                          ; 7.426  ; 7.426  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[9] ; CLOCK_50                                          ; 7.426  ; 7.426  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_HS    ; CLOCK_50                                          ; 7.011  ; 7.011  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_R[*]  ; CLOCK_50                                          ; 7.322  ; 7.322  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[0] ; CLOCK_50                                          ; 7.369  ; 7.369  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[1] ; CLOCK_50                                          ; 7.349  ; 7.349  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[2] ; CLOCK_50                                          ; 7.349  ; 7.349  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[3] ; CLOCK_50                                          ; 7.350  ; 7.350  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[4] ; CLOCK_50                                          ; 7.350  ; 7.350  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[5] ; CLOCK_50                                          ; 7.360  ; 7.360  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[6] ; CLOCK_50                                          ; 7.332  ; 7.332  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[7] ; CLOCK_50                                          ; 7.342  ; 7.342  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[8] ; CLOCK_50                                          ; 7.322  ; 7.322  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[9] ; CLOCK_50                                          ; 7.322  ; 7.322  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_VS    ; CLOCK_50                                          ; 6.809  ; 6.809  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ;        ; 2.937  ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------+
; Fast Model Setup Summary                                                   ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; -3.146 ; -116.497      ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; -1.624 ; -1.624        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.387  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; 36.612 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast Model Hold Summary                                                    ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; -1.401 ; -100.793      ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -1.362 ; -3.867        ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; 0.215  ; 0.000         ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 1.920  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; KEY[0]                                            ; -1.222 ; -1.222        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500  ; 0.000         ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 0.500  ; 0.000         ;
; CLOCK_50                                          ; 7.620  ; 0.000         ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; 17.873 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.146 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.401      ;
; -3.108 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.364      ;
; -3.102 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.357      ;
; -3.072 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 2.326      ;
; -3.067 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.322      ;
; -3.064 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.320      ;
; -3.032 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.287      ;
; -3.029 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.285      ;
; -3.028 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 2.282      ;
; -3.014 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.270      ;
; -2.996 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.233      ;
; -2.994 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.250      ;
; -2.993 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 2.247      ;
; -2.990 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.246      ;
; -2.988 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.243      ;
; -2.970 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.226      ;
; -2.969 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.231      ;
; -2.961 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.198      ;
; -2.958 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 2.212      ;
; -2.953 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.208      ;
; -2.951 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.206      ;
; -2.950 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.206      ;
; -2.946 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.202      ;
; -2.935 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.191      ;
; -2.934 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.196      ;
; -2.922 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.159      ;
; -2.915 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.171      ;
; -2.914 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 2.168      ;
; -2.912 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.149      ;
; -2.911 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.167      ;
; -2.910 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.771     ; 2.171      ;
; -2.907 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.162      ;
; -2.906 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 2.113      ;
; -2.900 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.156      ;
; -2.887 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.124      ;
; -2.885 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.147      ;
; -2.879 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 2.133      ;
; -2.876 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.132      ;
; -2.875 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.112      ;
; -2.872 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.127      ;
; -2.872 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.109      ;
; -2.871 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 2.078      ;
; -2.866 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.771     ; 2.127      ;
; -2.856 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.112      ;
; -2.848 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.110      ;
; -2.838 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.075      ;
; -2.838 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.075      ;
; -2.837 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.092      ;
; -2.837 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.074      ;
; -2.836 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.073      ;
; -2.832 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.088      ;
; -2.831 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.771     ; 2.092      ;
; -2.822 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 2.029      ;
; -2.821 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.077      ;
; -2.820 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.057      ;
; -2.818 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.073      ;
; -2.809 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.071      ;
; -2.803 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.040      ;
; -2.801 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.038      ;
; -2.801 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.038      ;
; -2.797 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.053      ;
; -2.796 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.771     ; 2.057      ;
; -2.793 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.048      ;
; -2.788 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.025      ;
; -2.785 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.022      ;
; -2.785 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 1.992      ;
; -2.780 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 2.036      ;
; -2.774 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.036      ;
; -2.771 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[8] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.008      ;
; -2.766 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 2.003      ;
; -2.762 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.999      ;
; -2.758 ; fsm_challenge:fsm_challenge0|y[5] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.013      ;
; -2.755 ; fsm_challenge:fsm_challenge0|y[0] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.777     ; 2.010      ;
; -2.754 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.991      ;
; -2.752 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.771     ; 2.013      ;
; -2.751 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.988      ;
; -2.746 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 1.953      ;
; -2.744 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 1.998      ;
; -2.739 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 2.001      ;
; -2.736 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[7] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.973      ;
; -2.736 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.973      ;
; -2.731 ; fsm_challenge:fsm_challenge0|x[1] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.968      ;
; -2.727 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.964      ;
; -2.717 ; fsm_challenge:fsm_challenge0|y[6] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.771     ; 1.978      ;
; -2.717 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.954      ;
; -2.717 ; fsm_challenge:fsm_challenge0|y[1] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 1.973      ;
; -2.712 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.949      ;
; -2.711 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 1.918      ;
; -2.704 ; fsm_challenge:fsm_challenge0|x[0] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.770     ; 1.966      ;
; -2.699 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[5] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.936      ;
; -2.692 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.929      ;
; -2.687 ; fsm_challenge:fsm_challenge0|x[7] ; datapath_challenge:datapath_challenge0|err[6] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.924      ;
; -2.686 ; fsm_challenge:fsm_challenge0|y[3] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 1.942      ;
; -2.681 ; fsm_challenge:fsm_challenge0|y[2] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.778     ; 1.935      ;
; -2.678 ; fsm_challenge:fsm_challenge0|x[5] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.915      ;
; -2.677 ; fsm_challenge:fsm_challenge0|x[4] ; datapath_challenge:datapath_challenge0|err[3] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.914      ;
; -2.676 ; fsm_challenge:fsm_challenge0|x[2] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.825     ; 1.883      ;
; -2.662 ; fsm_challenge:fsm_challenge0|y[4] ; datapath_challenge:datapath_challenge0|err[2] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.776     ; 1.918      ;
; -2.660 ; fsm_challenge:fsm_challenge0|x[6] ; datapath_challenge:datapath_challenge0|err[4] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.897      ;
; -2.657 ; fsm_challenge:fsm_challenge0|x[3] ; datapath_challenge:datapath_challenge0|err[1] ; KEY[0]       ; CLOCK_50    ; 1.000        ; -1.795     ; 1.894      ;
+--------+-----------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'                                                                                                                                      ;
+--------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.624 ; fsm_challenge:fsm_challenge0|curr_state.START ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; 0.500        ; -1.076     ; 0.658      ;
; -1.310 ; fsm_challenge:fsm_challenge0|loadCount[0]     ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; 0.500        ; -0.888     ; 0.532      ;
+--------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'                                                                                                                                                                               ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.387 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500        ; 1.953      ; 0.933      ;
; 1.415 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500        ; 1.972      ; 0.769      ;
; 1.520 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.500        ; 1.974      ; 0.753      ;
; 1.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.000        ; 1.953      ; 0.933      ;
; 1.915 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.000        ; 1.972      ; 0.769      ;
; 2.020 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.000        ; 1.974      ; 0.753      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                                                                                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.612 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.476      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.679 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.384      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.697 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.089      ; 3.391      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.714 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.340      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.335      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.764 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.064      ; 3.299      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.799 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.055      ; 3.255      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg7  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg6  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg5  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg4  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg3  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg2  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.823 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.067      ; 3.243      ;
; 36.826 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg11 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.265      ;
; 36.826 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg10 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.265      ;
; 36.826 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg9  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.265      ;
; 36.826 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1~porta_address_reg8  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.092      ; 3.265      ;
+--------+----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                               ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.401 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_Y    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 1.833      ; 0.725      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.084 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x0[7]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.854      ;
; -1.082 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.DRAW_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.856      ;
; -1.065 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.863      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 0.886      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 0.886      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 0.886      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.887      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.887      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.887      ;
; -1.051 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[7]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 0.886      ;
; -1.027 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|ydone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.900      ;
; -1.027 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|xdone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.900      ;
; -1.019 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|ldone      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.919      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[3]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.970 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y0[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 0.969      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.946 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_tmp[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.634      ; 0.981      ;
; -0.944 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.994      ;
; -0.944 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x1[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.994      ;
; -0.944 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.994      ;
; -0.944 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.994      ;
; -0.944 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[4]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.994      ;
; -0.944 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[6]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 0.994      ;
; -0.941 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.987      ;
; -0.941 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.987      ;
; -0.941 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.987      ;
; -0.941 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.987      ;
; -0.941 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.987      ;
; -0.941 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[7]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 0.987      ;
; -0.937 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y1[5]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.646      ; 1.002      ;
; -0.901 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_Y    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; -0.500       ; 1.833      ; 0.725      ;
; -0.899 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 1.635      ; 1.029      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[0]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[1]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[2]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[3]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[5]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[6]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[7]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[4]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.887 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|err[8]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.050      ;
; -0.845 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 1.083      ;
; -0.845 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_tmp[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 1.083      ;
; -0.791 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 1.137      ;
; -0.791 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|sy[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.635      ; 1.137      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[3]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.782 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x_old[7]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.155      ;
; -0.776 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; datapath_challenge:datapath_challenge0|x_tmp[2]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 1.635      ; 1.152      ;
; -0.776 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|sx[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.171      ;
; -0.740 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; datapath_challenge:datapath_challenge0|x_tmp[3]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 1.635      ; 1.188      ;
; -0.734 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; datapath_challenge:datapath_challenge0|x_tmp[1]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 1.635      ; 1.194      ;
; -0.716 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[2]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.221      ;
; -0.716 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[5]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.221      ;
; -0.715 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[0]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.223      ;
; -0.715 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[1]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.223      ;
; -0.715 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[7]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.223      ;
; -0.715 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[3]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.223      ;
; -0.715 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[4]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.223      ;
; -0.715 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y[6]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.223      ;
; -0.713 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[5]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.234      ;
; -0.713 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[6]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.234      ;
; -0.713 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[4]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.234      ;
; -0.713 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[3]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.234      ;
; -0.713 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[1]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.234      ;
; -0.713 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[0]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.234      ;
; -0.707 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|x[2]       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.654      ; 1.240      ;
; -0.704 ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; fsm_challenge:fsm_challenge0|curr_state.LOAD_DONE ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50    ; 0.000        ; 1.641      ; 1.230      ;
; -0.683 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[0]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.255      ;
; -0.683 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[1]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.255      ;
; -0.683 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[2]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.255      ;
; -0.683 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[4]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.255      ;
; -0.683 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[5]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.255      ;
; -0.683 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|y_old[6]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.645      ; 1.255      ;
; -0.673 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|dy[1]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.264      ;
; -0.673 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|dy[0]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.264      ;
; -0.673 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; datapath_challenge:datapath_challenge0|dy[2]      ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50    ; 0.000        ; 1.644      ; 1.264      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.362 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000        ; 1.974      ; 0.753      ;
; -1.344 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000        ; 1.972      ; 0.769      ;
; -1.161 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000        ; 1.953      ; 0.933      ;
; -0.862 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[2] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.500       ; 1.974      ; 0.753      ;
; -0.844 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[1] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.500       ; 1.972      ; 0.769      ;
; -0.661 ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|colour[0] ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.500       ; 1.953      ; 0.933      ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                              ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK                                                                               ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.400      ;
; 0.319 ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.471      ;
; 0.330 ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS                                                                                  ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.482      ;
; 0.337 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.487      ;
; 0.338 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.489      ;
; 0.359 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.510      ;
; 0.371 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.380 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_BLANK1                                                                              ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.386 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.538      ;
; 0.388 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.540      ;
; 0.410 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[2]            ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.560      ;
; 0.455 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.605      ;
; 0.458 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.459 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.611      ;
; 0.496 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.513 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[0] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[0]            ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.664      ;
; 0.519 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.670      ;
; 0.522 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.673      ;
; 0.525 ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[1] ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|out_address_reg_a[1]            ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.676      ;
; 0.526 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.528 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.557 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.709      ;
; 0.561 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.563 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.713      ;
; 0.566 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.569 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.596 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.596 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.601 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.604 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.605 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.757      ;
; 0.623 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.778      ;
; 0.636 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.786      ;
; 0.643 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.793      ;
; 0.645 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.796      ;
; 0.657 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.809      ;
; 0.658 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.815      ;
; 0.664 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.664 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.816      ;
; 0.665 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.817      ;
; 0.679 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.830      ;
; 0.691 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.692 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.842      ;
; 0.692 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.844      ;
; 0.693 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_HS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.844      ;
; 0.695 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.847      ;
; 0.715 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.870      ;
; 0.716 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.871      ;
; 0.716 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.871      ;
; 0.725 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.877      ;
; 0.726 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.726 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.878      ;
; 0.730 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.730 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.882      ;
; 0.741 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6~porta_address_reg2 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.094      ; 0.973      ;
; 0.756 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.910      ;
; 0.760 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.912      ;
; 0.765 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.917      ;
; 0.774 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.931      ;
; 0.774 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.931      ;
; 0.774 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.921      ;
; 0.775 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.932      ;
; 0.775 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.926      ;
; 0.776 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.933      ;
; 0.777 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.934      ;
; 0.778 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.929      ;
; 0.783 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.792 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.946      ;
; 0.796 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[4]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.946      ;
; 0.798 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.950      ;
; 0.800 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.950      ;
; 0.802 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.954      ;
; 0.807 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|VGA_VS1                                                                                 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 0.954      ;
; 0.810 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.962      ;
; 0.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.971      ;
; 0.819 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.971      ;
; 0.822 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg0 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.032      ;
; 0.838 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|xCounter[5]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.990      ;
; 0.838 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[6]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.990      ;
; 0.841 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5~porta_address_reg1 ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 1.051      ;
; 0.848 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[9]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.008      ;
; 0.849 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|address_reg_a[2]                ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.998      ;
; 0.850 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[8]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.002      ;
; 0.851 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[3]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.011      ;
; 0.851 ; vga_adapter:vga_u0|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[2]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.011      ;
; 0.852 ; vga_adapter:vga_u0|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:vga_u0|vga_controller:controller|yCounter[0]                                                                             ; vga_u0|mypll|altpll_component|pll|clk[0] ; vga_u0|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.004      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'                                                                                                                                      ;
+-------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.920 ; fsm_challenge:fsm_challenge0|loadCount[0]     ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; -0.500       ; -0.888     ; 0.532      ;
; 2.234 ; fsm_challenge:fsm_challenge0|curr_state.START ; fsm_challenge:fsm_challenge0|initLoad ; CLOCK_50     ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; -0.500       ; -1.076     ; 0.658      ;
+-------+-----------------------------------------------+---------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|next_state.INIT_LINE~0|datad           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[2]|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[2]|datac                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|x[7]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|x[7]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[0]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[1]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[2]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[2]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[3]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[4]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[5]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge0|y[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge0|y[6]|datad                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[6]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[6]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[7]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|x[7]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[0]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[1]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[2]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[3]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[4]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[5]                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[6]                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; fsm_challenge:fsm_challenge0|y[6]                     ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.INIT_LINE'                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|inclk[0]   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|inclk[0]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|outclk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0clkctrl|outclk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|combout           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|WideOr2~0|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[0]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[1]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|colour[2]|datad             ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|curr_state.INIT_LINE|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Rise       ; fsm_challenge0|curr_state.INIT_LINE|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[0]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[0]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[1]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[1]     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[2]     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; Fall       ; fsm_challenge:fsm_challenge0|colour[2]     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fsm_challenge:fsm_challenge0|curr_state.LOAD_X'                                                                                 ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|combout          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|datab            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|WideOr0|datab            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|curr_state.LOAD_X|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|curr_state.LOAD_X|regout ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|initLoad|datac           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Rise       ; fsm_challenge0|initLoad|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Fall       ; fsm_challenge:fsm_challenge0|initLoad   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X ; Fall       ; fsm_challenge:fsm_challenge0|initLoad   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vga_u0|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                                                                                                                 ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; vga_u0|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:vga_u0|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50                                          ; 2.975  ; 2.975  ; Rise       ; CLOCK_50                                          ;
;  KEY[0]   ; CLOCK_50                                          ; 0.380  ; 0.380  ; Rise       ; CLOCK_50                                          ;
;  KEY[3]   ; CLOCK_50                                          ; 2.975  ; 2.975  ; Rise       ; CLOCK_50                                          ;
; SW[*]     ; KEY[0]                                            ; 1.373  ; 1.373  ; Rise       ; KEY[0]                                            ;
;  SW[3]    ; KEY[0]                                            ; -1.300 ; -1.300 ; Rise       ; KEY[0]                                            ;
;  SW[4]    ; KEY[0]                                            ; -1.488 ; -1.488 ; Rise       ; KEY[0]                                            ;
;  SW[5]    ; KEY[0]                                            ; -1.494 ; -1.494 ; Rise       ; KEY[0]                                            ;
;  SW[6]    ; KEY[0]                                            ; -0.611 ; -0.611 ; Rise       ; KEY[0]                                            ;
;  SW[7]    ; KEY[0]                                            ; -0.060 ; -0.060 ; Rise       ; KEY[0]                                            ;
;  SW[8]    ; KEY[0]                                            ; 0.081  ; 0.081  ; Rise       ; KEY[0]                                            ;
;  SW[9]    ; KEY[0]                                            ; 0.198  ; 0.198  ; Rise       ; KEY[0]                                            ;
;  SW[10]   ; KEY[0]                                            ; -1.075 ; -1.075 ; Rise       ; KEY[0]                                            ;
;  SW[11]   ; KEY[0]                                            ; -1.388 ; -1.388 ; Rise       ; KEY[0]                                            ;
;  SW[12]   ; KEY[0]                                            ; -1.294 ; -1.294 ; Rise       ; KEY[0]                                            ;
;  SW[13]   ; KEY[0]                                            ; 0.879  ; 0.879  ; Rise       ; KEY[0]                                            ;
;  SW[14]   ; KEY[0]                                            ; 0.987  ; 0.987  ; Rise       ; KEY[0]                                            ;
;  SW[15]   ; KEY[0]                                            ; 1.301  ; 1.301  ; Rise       ; KEY[0]                                            ;
;  SW[16]   ; KEY[0]                                            ; 1.373  ; 1.373  ; Rise       ; KEY[0]                                            ;
;  SW[17]   ; KEY[0]                                            ; 1.369  ; 1.369  ; Rise       ; KEY[0]                                            ;
; SW[*]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.449  ; 0.449  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[0]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.273  ; 0.273  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[1]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.449  ; 0.449  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[2]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.313  ; 0.313  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50                                          ; -0.201 ; -0.201 ; Rise       ; CLOCK_50                                          ;
;  KEY[0]   ; CLOCK_50                                          ; -0.201 ; -0.201 ; Rise       ; CLOCK_50                                          ;
;  KEY[3]   ; CLOCK_50                                          ; -2.350 ; -2.350 ; Rise       ; CLOCK_50                                          ;
; SW[*]     ; KEY[0]                                            ; 1.837  ; 1.837  ; Rise       ; KEY[0]                                            ;
;  SW[3]    ; KEY[0]                                            ; 1.577  ; 1.577  ; Rise       ; KEY[0]                                            ;
;  SW[4]    ; KEY[0]                                            ; 1.837  ; 1.837  ; Rise       ; KEY[0]                                            ;
;  SW[5]    ; KEY[0]                                            ; 1.773  ; 1.773  ; Rise       ; KEY[0]                                            ;
;  SW[6]    ; KEY[0]                                            ; 1.788  ; 1.788  ; Rise       ; KEY[0]                                            ;
;  SW[7]    ; KEY[0]                                            ; 1.788  ; 1.788  ; Rise       ; KEY[0]                                            ;
;  SW[8]    ; KEY[0]                                            ; 1.733  ; 1.733  ; Rise       ; KEY[0]                                            ;
;  SW[9]    ; KEY[0]                                            ; 1.633  ; 1.633  ; Rise       ; KEY[0]                                            ;
;  SW[10]   ; KEY[0]                                            ; 1.527  ; 1.527  ; Rise       ; KEY[0]                                            ;
;  SW[11]   ; KEY[0]                                            ; 1.667  ; 1.667  ; Rise       ; KEY[0]                                            ;
;  SW[12]   ; KEY[0]                                            ; 1.571  ; 1.571  ; Rise       ; KEY[0]                                            ;
;  SW[13]   ; KEY[0]                                            ; -0.597 ; -0.597 ; Rise       ; KEY[0]                                            ;
;  SW[14]   ; KEY[0]                                            ; -0.638 ; -0.638 ; Rise       ; KEY[0]                                            ;
;  SW[15]   ; KEY[0]                                            ; -0.730 ; -0.730 ; Rise       ; KEY[0]                                            ;
;  SW[16]   ; KEY[0]                                            ; -0.607 ; -0.607 ; Rise       ; KEY[0]                                            ;
;  SW[17]   ; KEY[0]                                            ; -0.434 ; -0.434 ; Rise       ; KEY[0]                                            ;
; SW[*]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.029  ; 0.029  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[0]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.001  ; 0.001  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[1]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.020 ; -0.020 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[2]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.029  ; 0.029  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                          ; 5.641 ; 5.641 ; Rise       ; CLOCK_50                                          ;
;  LEDG[0]  ; CLOCK_50                                          ; 5.641 ; 5.641 ; Rise       ; CLOCK_50                                          ;
;  LEDG[1]  ; CLOCK_50                                          ; 5.313 ; 5.313 ; Rise       ; CLOCK_50                                          ;
;  LEDG[2]  ; CLOCK_50                                          ; 5.136 ; 5.136 ; Rise       ; CLOCK_50                                          ;
;  LEDG[3]  ; CLOCK_50                                          ; 5.177 ; 5.177 ; Rise       ; CLOCK_50                                          ;
;  LEDG[4]  ; CLOCK_50                                          ; 4.816 ; 4.816 ; Rise       ; CLOCK_50                                          ;
;  LEDG[5]  ; CLOCK_50                                          ; 4.650 ; 4.650 ; Rise       ; CLOCK_50                                          ;
;  LEDG[6]  ; CLOCK_50                                          ; 4.836 ; 4.836 ; Rise       ; CLOCK_50                                          ;
;  LEDG[7]  ; CLOCK_50                                          ; 4.786 ; 4.786 ; Rise       ; CLOCK_50                                          ;
; LEDR[*]   ; KEY[0]                                            ; 6.539 ; 6.539 ; Rise       ; KEY[0]                                            ;
;  LEDR[3]  ; KEY[0]                                            ; 6.194 ; 6.194 ; Rise       ; KEY[0]                                            ;
;  LEDR[4]  ; KEY[0]                                            ; 6.314 ; 6.314 ; Rise       ; KEY[0]                                            ;
;  LEDR[5]  ; KEY[0]                                            ; 6.417 ; 6.417 ; Rise       ; KEY[0]                                            ;
;  LEDR[6]  ; KEY[0]                                            ; 6.331 ; 6.331 ; Rise       ; KEY[0]                                            ;
;  LEDR[7]  ; KEY[0]                                            ; 6.539 ; 6.539 ; Rise       ; KEY[0]                                            ;
;  LEDR[8]  ; KEY[0]                                            ; 5.668 ; 5.668 ; Rise       ; KEY[0]                                            ;
;  LEDR[9]  ; KEY[0]                                            ; 5.798 ; 5.798 ; Rise       ; KEY[0]                                            ;
;  LEDR[10] ; KEY[0]                                            ; 5.760 ; 5.760 ; Rise       ; KEY[0]                                            ;
;  LEDR[11] ; KEY[0]                                            ; 5.802 ; 5.802 ; Rise       ; KEY[0]                                            ;
;  LEDR[12] ; KEY[0]                                            ; 5.812 ; 5.812 ; Rise       ; KEY[0]                                            ;
;  LEDR[13] ; KEY[0]                                            ; 5.801 ; 5.801 ; Rise       ; KEY[0]                                            ;
;  LEDR[14] ; KEY[0]                                            ; 5.805 ; 5.805 ; Rise       ; KEY[0]                                            ;
;  LEDR[15] ; KEY[0]                                            ; 5.689 ; 5.689 ; Rise       ; KEY[0]                                            ;
;  LEDR[16] ; KEY[0]                                            ; 5.759 ; 5.759 ; Rise       ; KEY[0]                                            ;
;  LEDR[17] ; KEY[0]                                            ; 5.692 ; 5.692 ; Rise       ; KEY[0]                                            ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 3.493 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 3.493 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;       ; 3.493 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;       ; 3.493 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 3.528 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 3.528 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;       ; 3.528 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;       ; 3.528 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; VGA_B[*]  ; CLOCK_50                                          ; 4.571 ; 4.571 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[0] ; CLOCK_50                                          ; 4.463 ; 4.463 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[1] ; CLOCK_50                                          ; 4.463 ; 4.463 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[2] ; CLOCK_50                                          ; 4.345 ; 4.345 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[3] ; CLOCK_50                                          ; 4.335 ; 4.335 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[4] ; CLOCK_50                                          ; 4.405 ; 4.405 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[5] ; CLOCK_50                                          ; 4.395 ; 4.395 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[6] ; CLOCK_50                                          ; 4.571 ; 4.571 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[7] ; CLOCK_50                                          ; 4.571 ; 4.571 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[8] ; CLOCK_50                                          ; 4.561 ; 4.561 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[9] ; CLOCK_50                                          ; 4.561 ; 4.561 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_BLANK ; CLOCK_50                                          ; 3.601 ; 3.601 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_G[*]  ; CLOCK_50                                          ; 4.880 ; 4.880 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[0] ; CLOCK_50                                          ; 4.880 ; 4.880 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[1] ; CLOCK_50                                          ; 4.880 ; 4.880 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[2] ; CLOCK_50                                          ; 4.870 ; 4.870 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[3] ; CLOCK_50                                          ; 4.870 ; 4.870 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[4] ; CLOCK_50                                          ; 4.872 ; 4.872 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[5] ; CLOCK_50                                          ; 4.872 ; 4.872 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[6] ; CLOCK_50                                          ; 4.832 ; 4.832 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[7] ; CLOCK_50                                          ; 4.852 ; 4.852 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[8] ; CLOCK_50                                          ; 4.758 ; 4.758 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[9] ; CLOCK_50                                          ; 4.758 ; 4.758 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_HS    ; CLOCK_50                                          ; 3.476 ; 3.476 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_R[*]  ; CLOCK_50                                          ; 4.733 ; 4.733 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[0] ; CLOCK_50                                          ; 4.733 ; 4.733 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[1] ; CLOCK_50                                          ; 4.713 ; 4.713 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[2] ; CLOCK_50                                          ; 4.713 ; 4.713 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[3] ; CLOCK_50                                          ; 4.715 ; 4.715 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[4] ; CLOCK_50                                          ; 4.715 ; 4.715 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[5] ; CLOCK_50                                          ; 4.725 ; 4.725 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[6] ; CLOCK_50                                          ; 4.698 ; 4.698 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[7] ; CLOCK_50                                          ; 4.708 ; 4.708 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[8] ; CLOCK_50                                          ; 4.688 ; 4.688 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[9] ; CLOCK_50                                          ; 4.688 ; 4.688 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_VS    ; CLOCK_50                                          ; 3.411 ; 3.411 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                          ; 4.554 ; 4.554 ; Rise       ; CLOCK_50                                          ;
;  LEDG[0]  ; CLOCK_50                                          ; 4.995 ; 4.995 ; Rise       ; CLOCK_50                                          ;
;  LEDG[1]  ; CLOCK_50                                          ; 5.153 ; 5.153 ; Rise       ; CLOCK_50                                          ;
;  LEDG[2]  ; CLOCK_50                                          ; 4.972 ; 4.972 ; Rise       ; CLOCK_50                                          ;
;  LEDG[3]  ; CLOCK_50                                          ; 5.082 ; 5.082 ; Rise       ; CLOCK_50                                          ;
;  LEDG[4]  ; CLOCK_50                                          ; 4.816 ; 4.816 ; Rise       ; CLOCK_50                                          ;
;  LEDG[5]  ; CLOCK_50                                          ; 4.554 ; 4.554 ; Rise       ; CLOCK_50                                          ;
;  LEDG[6]  ; CLOCK_50                                          ; 4.800 ; 4.800 ; Rise       ; CLOCK_50                                          ;
;  LEDG[7]  ; CLOCK_50                                          ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                                          ;
; LEDR[*]   ; KEY[0]                                            ; 5.668 ; 5.668 ; Rise       ; KEY[0]                                            ;
;  LEDR[3]  ; KEY[0]                                            ; 6.194 ; 6.194 ; Rise       ; KEY[0]                                            ;
;  LEDR[4]  ; KEY[0]                                            ; 6.314 ; 6.314 ; Rise       ; KEY[0]                                            ;
;  LEDR[5]  ; KEY[0]                                            ; 6.417 ; 6.417 ; Rise       ; KEY[0]                                            ;
;  LEDR[6]  ; KEY[0]                                            ; 6.331 ; 6.331 ; Rise       ; KEY[0]                                            ;
;  LEDR[7]  ; KEY[0]                                            ; 6.539 ; 6.539 ; Rise       ; KEY[0]                                            ;
;  LEDR[8]  ; KEY[0]                                            ; 5.668 ; 5.668 ; Rise       ; KEY[0]                                            ;
;  LEDR[9]  ; KEY[0]                                            ; 5.798 ; 5.798 ; Rise       ; KEY[0]                                            ;
;  LEDR[10] ; KEY[0]                                            ; 5.760 ; 5.760 ; Rise       ; KEY[0]                                            ;
;  LEDR[11] ; KEY[0]                                            ; 5.802 ; 5.802 ; Rise       ; KEY[0]                                            ;
;  LEDR[12] ; KEY[0]                                            ; 5.812 ; 5.812 ; Rise       ; KEY[0]                                            ;
;  LEDR[13] ; KEY[0]                                            ; 5.801 ; 5.801 ; Rise       ; KEY[0]                                            ;
;  LEDR[14] ; KEY[0]                                            ; 5.805 ; 5.805 ; Rise       ; KEY[0]                                            ;
;  LEDR[15] ; KEY[0]                                            ; 5.689 ; 5.689 ; Rise       ; KEY[0]                                            ;
;  LEDR[16] ; KEY[0]                                            ; 5.759 ; 5.759 ; Rise       ; KEY[0]                                            ;
;  LEDR[17] ; KEY[0]                                            ; 5.692 ; 5.692 ; Rise       ; KEY[0]                                            ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 3.493 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 3.493 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;       ; 3.493 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;       ; 3.493 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 3.528 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 3.528 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;       ; 3.528 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;       ; 3.528 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; VGA_B[*]  ; CLOCK_50                                          ; 3.071 ; 3.071 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[0] ; CLOCK_50                                          ; 3.199 ; 3.199 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[1] ; CLOCK_50                                          ; 3.199 ; 3.199 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[2] ; CLOCK_50                                          ; 3.081 ; 3.081 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[3] ; CLOCK_50                                          ; 3.071 ; 3.071 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[4] ; CLOCK_50                                          ; 3.141 ; 3.141 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[5] ; CLOCK_50                                          ; 3.131 ; 3.131 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[6] ; CLOCK_50                                          ; 3.307 ; 3.307 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[7] ; CLOCK_50                                          ; 3.307 ; 3.307 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[8] ; CLOCK_50                                          ; 3.297 ; 3.297 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[9] ; CLOCK_50                                          ; 3.297 ; 3.297 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_BLANK ; CLOCK_50                                          ; 3.601 ; 3.601 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_G[*]  ; CLOCK_50                                          ; 3.602 ; 3.602 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[0] ; CLOCK_50                                          ; 3.724 ; 3.724 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[1] ; CLOCK_50                                          ; 3.724 ; 3.724 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[2] ; CLOCK_50                                          ; 3.714 ; 3.714 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[3] ; CLOCK_50                                          ; 3.714 ; 3.714 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[4] ; CLOCK_50                                          ; 3.716 ; 3.716 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[5] ; CLOCK_50                                          ; 3.716 ; 3.716 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[6] ; CLOCK_50                                          ; 3.676 ; 3.676 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[7] ; CLOCK_50                                          ; 3.696 ; 3.696 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[8] ; CLOCK_50                                          ; 3.602 ; 3.602 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[9] ; CLOCK_50                                          ; 3.602 ; 3.602 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_HS    ; CLOCK_50                                          ; 3.476 ; 3.476 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_R[*]  ; CLOCK_50                                          ; 3.635 ; 3.635 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[0] ; CLOCK_50                                          ; 3.680 ; 3.680 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[1] ; CLOCK_50                                          ; 3.660 ; 3.660 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[2] ; CLOCK_50                                          ; 3.660 ; 3.660 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[3] ; CLOCK_50                                          ; 3.662 ; 3.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[4] ; CLOCK_50                                          ; 3.662 ; 3.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[5] ; CLOCK_50                                          ; 3.672 ; 3.672 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[6] ; CLOCK_50                                          ; 3.645 ; 3.645 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[7] ; CLOCK_50                                          ; 3.655 ; 3.655 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[8] ; CLOCK_50                                          ; 3.635 ; 3.635 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[9] ; CLOCK_50                                          ; 3.635 ; 3.635 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_VS    ; CLOCK_50                                          ; 3.411 ; 3.411 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.206   ; -2.417   ; N/A      ; N/A     ; -1.222              ;
;  CLOCK_50                                          ; -8.206   ; -2.417   ; N/A      ; N/A     ; 7.620               ;
;  KEY[0]                                            ; N/A      ; N/A      ; N/A      ; N/A     ; -1.222              ;
;  fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.387    ; -2.307   ; N/A      ; N/A     ; 0.500               ;
;  fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; -3.539   ; 1.920    ; N/A      ; N/A     ; 0.500               ;
;  vga_u0|mypll|altpll_component|pll|clk[0]          ; 32.534   ; 0.215    ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                                    ; -350.18  ; -121.308 ; 0.0      ; 0.0     ; -1.222              ;
;  CLOCK_50                                          ; -346.641 ; -114.856 ; N/A      ; N/A     ; 0.000               ;
;  KEY[0]                                            ; N/A      ; N/A      ; N/A      ; N/A     ; -1.222              ;
;  fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.000    ; -6.452   ; N/A      ; N/A     ; 0.000               ;
;  fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; -3.539   ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  vga_u0|mypll|altpll_component|pll|clk[0]          ; 0.000    ; 0.000    ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+----------+----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                      ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50                                          ; 5.567  ; 5.567  ; Rise       ; CLOCK_50                                          ;
;  KEY[0]   ; CLOCK_50                                          ; 1.222  ; 1.222  ; Rise       ; CLOCK_50                                          ;
;  KEY[3]   ; CLOCK_50                                          ; 5.567  ; 5.567  ; Rise       ; CLOCK_50                                          ;
; SW[*]     ; KEY[0]                                            ; 2.563  ; 2.563  ; Rise       ; KEY[0]                                            ;
;  SW[3]    ; KEY[0]                                            ; -1.300 ; -1.300 ; Rise       ; KEY[0]                                            ;
;  SW[4]    ; KEY[0]                                            ; -1.488 ; -1.488 ; Rise       ; KEY[0]                                            ;
;  SW[5]    ; KEY[0]                                            ; -1.494 ; -1.494 ; Rise       ; KEY[0]                                            ;
;  SW[6]    ; KEY[0]                                            ; -0.429 ; -0.429 ; Rise       ; KEY[0]                                            ;
;  SW[7]    ; KEY[0]                                            ; 0.441  ; 0.441  ; Rise       ; KEY[0]                                            ;
;  SW[8]    ; KEY[0]                                            ; 0.747  ; 0.747  ; Rise       ; KEY[0]                                            ;
;  SW[9]    ; KEY[0]                                            ; 0.942  ; 0.942  ; Rise       ; KEY[0]                                            ;
;  SW[10]   ; KEY[0]                                            ; -1.075 ; -1.075 ; Rise       ; KEY[0]                                            ;
;  SW[11]   ; KEY[0]                                            ; -1.388 ; -1.388 ; Rise       ; KEY[0]                                            ;
;  SW[12]   ; KEY[0]                                            ; -1.294 ; -1.294 ; Rise       ; KEY[0]                                            ;
;  SW[13]   ; KEY[0]                                            ; 1.533  ; 1.533  ; Rise       ; KEY[0]                                            ;
;  SW[14]   ; KEY[0]                                            ; 1.738  ; 1.738  ; Rise       ; KEY[0]                                            ;
;  SW[15]   ; KEY[0]                                            ; 2.419  ; 2.419  ; Rise       ; KEY[0]                                            ;
;  SW[16]   ; KEY[0]                                            ; 2.563  ; 2.563  ; Rise       ; KEY[0]                                            ;
;  SW[17]   ; KEY[0]                                            ; 2.546  ; 2.546  ; Rise       ; KEY[0]                                            ;
; SW[*]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.368  ; 1.368  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[0]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.925  ; 0.925  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[1]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.368  ; 1.368  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[2]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 1.035  ; 1.035  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                       ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50                                          ; -0.201 ; -0.201 ; Rise       ; CLOCK_50                                          ;
;  KEY[0]   ; CLOCK_50                                          ; -0.201 ; -0.201 ; Rise       ; CLOCK_50                                          ;
;  KEY[3]   ; CLOCK_50                                          ; -2.350 ; -2.350 ; Rise       ; CLOCK_50                                          ;
; SW[*]     ; KEY[0]                                            ; 3.299  ; 3.299  ; Rise       ; KEY[0]                                            ;
;  SW[3]    ; KEY[0]                                            ; 2.596  ; 2.596  ; Rise       ; KEY[0]                                            ;
;  SW[4]    ; KEY[0]                                            ; 3.080  ; 3.080  ; Rise       ; KEY[0]                                            ;
;  SW[5]    ; KEY[0]                                            ; 2.922  ; 2.922  ; Rise       ; KEY[0]                                            ;
;  SW[6]    ; KEY[0]                                            ; 2.970  ; 2.970  ; Rise       ; KEY[0]                                            ;
;  SW[7]    ; KEY[0]                                            ; 3.299  ; 3.299  ; Rise       ; KEY[0]                                            ;
;  SW[8]    ; KEY[0]                                            ; 3.186  ; 3.186  ; Rise       ; KEY[0]                                            ;
;  SW[9]    ; KEY[0]                                            ; 3.019  ; 3.019  ; Rise       ; KEY[0]                                            ;
;  SW[10]   ; KEY[0]                                            ; 2.473  ; 2.473  ; Rise       ; KEY[0]                                            ;
;  SW[11]   ; KEY[0]                                            ; 2.775  ; 2.775  ; Rise       ; KEY[0]                                            ;
;  SW[12]   ; KEY[0]                                            ; 2.606  ; 2.606  ; Rise       ; KEY[0]                                            ;
;  SW[13]   ; KEY[0]                                            ; -0.597 ; -0.597 ; Rise       ; KEY[0]                                            ;
;  SW[14]   ; KEY[0]                                            ; -0.638 ; -0.638 ; Rise       ; KEY[0]                                            ;
;  SW[15]   ; KEY[0]                                            ; -0.730 ; -0.730 ; Rise       ; KEY[0]                                            ;
;  SW[16]   ; KEY[0]                                            ; -0.607 ; -0.607 ; Rise       ; KEY[0]                                            ;
;  SW[17]   ; KEY[0]                                            ; -0.394 ; -0.394 ; Rise       ; KEY[0]                                            ;
; SW[*]     ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.029  ; 0.029  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[0]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.001  ; 0.001  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[1]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; -0.020 ; -0.020 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  SW[2]    ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0.029  ; 0.029  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                            ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                          ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                                          ;
;  LEDG[0]  ; CLOCK_50                                          ; 10.980 ; 10.980 ; Rise       ; CLOCK_50                                          ;
;  LEDG[1]  ; CLOCK_50                                          ; 10.007 ; 10.007 ; Rise       ; CLOCK_50                                          ;
;  LEDG[2]  ; CLOCK_50                                          ; 10.001 ; 10.001 ; Rise       ; CLOCK_50                                          ;
;  LEDG[3]  ; CLOCK_50                                          ; 9.767  ; 9.767  ; Rise       ; CLOCK_50                                          ;
;  LEDG[4]  ; CLOCK_50                                          ; 8.883  ; 8.883  ; Rise       ; CLOCK_50                                          ;
;  LEDG[5]  ; CLOCK_50                                          ; 8.453  ; 8.453  ; Rise       ; CLOCK_50                                          ;
;  LEDG[6]  ; CLOCK_50                                          ; 8.862  ; 8.862  ; Rise       ; CLOCK_50                                          ;
;  LEDG[7]  ; CLOCK_50                                          ; 8.812  ; 8.812  ; Rise       ; CLOCK_50                                          ;
; LEDR[*]   ; KEY[0]                                            ; 12.396 ; 12.396 ; Rise       ; KEY[0]                                            ;
;  LEDR[3]  ; KEY[0]                                            ; 11.658 ; 11.658 ; Rise       ; KEY[0]                                            ;
;  LEDR[4]  ; KEY[0]                                            ; 11.986 ; 11.986 ; Rise       ; KEY[0]                                            ;
;  LEDR[5]  ; KEY[0]                                            ; 12.270 ; 12.270 ; Rise       ; KEY[0]                                            ;
;  LEDR[6]  ; KEY[0]                                            ; 12.069 ; 12.069 ; Rise       ; KEY[0]                                            ;
;  LEDR[7]  ; KEY[0]                                            ; 12.396 ; 12.396 ; Rise       ; KEY[0]                                            ;
;  LEDR[8]  ; KEY[0]                                            ; 10.644 ; 10.644 ; Rise       ; KEY[0]                                            ;
;  LEDR[9]  ; KEY[0]                                            ; 10.907 ; 10.907 ; Rise       ; KEY[0]                                            ;
;  LEDR[10] ; KEY[0]                                            ; 10.832 ; 10.832 ; Rise       ; KEY[0]                                            ;
;  LEDR[11] ; KEY[0]                                            ; 10.895 ; 10.895 ; Rise       ; KEY[0]                                            ;
;  LEDR[12] ; KEY[0]                                            ; 10.960 ; 10.960 ; Rise       ; KEY[0]                                            ;
;  LEDR[13] ; KEY[0]                                            ; 10.899 ; 10.899 ; Rise       ; KEY[0]                                            ;
;  LEDR[14] ; KEY[0]                                            ; 10.904 ; 10.904 ; Rise       ; KEY[0]                                            ;
;  LEDR[15] ; KEY[0]                                            ; 10.639 ; 10.639 ; Rise       ; KEY[0]                                            ;
;  LEDR[16] ; KEY[0]                                            ; 10.790 ; 10.790 ; Rise       ; KEY[0]                                            ;
;  LEDR[17] ; KEY[0]                                            ; 10.648 ; 10.648 ; Rise       ; KEY[0]                                            ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 7.065  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 7.065  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;        ; 7.065  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;        ; 7.065  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 7.064  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 7.064  ;        ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;        ; 7.064  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;        ; 7.064  ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; VGA_B[*]  ; CLOCK_50                                          ; 9.402  ; 9.402  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[0] ; CLOCK_50                                          ; 9.176  ; 9.176  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[1] ; CLOCK_50                                          ; 9.176  ; 9.176  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[2] ; CLOCK_50                                          ; 8.936  ; 8.936  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[3] ; CLOCK_50                                          ; 8.926  ; 8.926  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[4] ; CLOCK_50                                          ; 8.996  ; 8.996  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[5] ; CLOCK_50                                          ; 8.986  ; 8.986  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[6] ; CLOCK_50                                          ; 9.402  ; 9.402  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[7] ; CLOCK_50                                          ; 9.402  ; 9.402  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[8] ; CLOCK_50                                          ; 9.392  ; 9.392  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[9] ; CLOCK_50                                          ; 9.392  ; 9.392  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_BLANK ; CLOCK_50                                          ; 7.000  ; 7.000  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ; 2.937  ;        ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_G[*]  ; CLOCK_50                                          ; 10.156 ; 10.156 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[0] ; CLOCK_50                                          ; 10.156 ; 10.156 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[1] ; CLOCK_50                                          ; 10.156 ; 10.156 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[2] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[3] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[4] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[5] ; CLOCK_50                                          ; 10.146 ; 10.146 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[6] ; CLOCK_50                                          ; 10.106 ; 10.106 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[7] ; CLOCK_50                                          ; 10.126 ; 10.126 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[8] ; CLOCK_50                                          ; 9.905  ; 9.905  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[9] ; CLOCK_50                                          ; 9.905  ; 9.905  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_HS    ; CLOCK_50                                          ; 7.011  ; 7.011  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_R[*]  ; CLOCK_50                                          ; 9.686  ; 9.686  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[0] ; CLOCK_50                                          ; 9.686  ; 9.686  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[1] ; CLOCK_50                                          ; 9.666  ; 9.666  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[2] ; CLOCK_50                                          ; 9.666  ; 9.666  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[3] ; CLOCK_50                                          ; 9.667  ; 9.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[4] ; CLOCK_50                                          ; 9.667  ; 9.667  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[5] ; CLOCK_50                                          ; 9.677  ; 9.677  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[6] ; CLOCK_50                                          ; 9.649  ; 9.649  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[7] ; CLOCK_50                                          ; 9.659  ; 9.659  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[8] ; CLOCK_50                                          ; 9.639  ; 9.639  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[9] ; CLOCK_50                                          ; 9.639  ; 9.639  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_VS    ; CLOCK_50                                          ; 6.809  ; 6.809  ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ;        ; 2.937  ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
+-----------+---------------------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                  ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+
; LEDG[*]   ; CLOCK_50                                          ; 4.554 ; 4.554 ; Rise       ; CLOCK_50                                          ;
;  LEDG[0]  ; CLOCK_50                                          ; 4.995 ; 4.995 ; Rise       ; CLOCK_50                                          ;
;  LEDG[1]  ; CLOCK_50                                          ; 5.153 ; 5.153 ; Rise       ; CLOCK_50                                          ;
;  LEDG[2]  ; CLOCK_50                                          ; 4.972 ; 4.972 ; Rise       ; CLOCK_50                                          ;
;  LEDG[3]  ; CLOCK_50                                          ; 5.082 ; 5.082 ; Rise       ; CLOCK_50                                          ;
;  LEDG[4]  ; CLOCK_50                                          ; 4.816 ; 4.816 ; Rise       ; CLOCK_50                                          ;
;  LEDG[5]  ; CLOCK_50                                          ; 4.554 ; 4.554 ; Rise       ; CLOCK_50                                          ;
;  LEDG[6]  ; CLOCK_50                                          ; 4.800 ; 4.800 ; Rise       ; CLOCK_50                                          ;
;  LEDG[7]  ; CLOCK_50                                          ; 4.750 ; 4.750 ; Rise       ; CLOCK_50                                          ;
; LEDR[*]   ; KEY[0]                                            ; 5.668 ; 5.668 ; Rise       ; KEY[0]                                            ;
;  LEDR[3]  ; KEY[0]                                            ; 6.194 ; 6.194 ; Rise       ; KEY[0]                                            ;
;  LEDR[4]  ; KEY[0]                                            ; 6.314 ; 6.314 ; Rise       ; KEY[0]                                            ;
;  LEDR[5]  ; KEY[0]                                            ; 6.417 ; 6.417 ; Rise       ; KEY[0]                                            ;
;  LEDR[6]  ; KEY[0]                                            ; 6.331 ; 6.331 ; Rise       ; KEY[0]                                            ;
;  LEDR[7]  ; KEY[0]                                            ; 6.539 ; 6.539 ; Rise       ; KEY[0]                                            ;
;  LEDR[8]  ; KEY[0]                                            ; 5.668 ; 5.668 ; Rise       ; KEY[0]                                            ;
;  LEDR[9]  ; KEY[0]                                            ; 5.798 ; 5.798 ; Rise       ; KEY[0]                                            ;
;  LEDR[10] ; KEY[0]                                            ; 5.760 ; 5.760 ; Rise       ; KEY[0]                                            ;
;  LEDR[11] ; KEY[0]                                            ; 5.802 ; 5.802 ; Rise       ; KEY[0]                                            ;
;  LEDR[12] ; KEY[0]                                            ; 5.812 ; 5.812 ; Rise       ; KEY[0]                                            ;
;  LEDR[13] ; KEY[0]                                            ; 5.801 ; 5.801 ; Rise       ; KEY[0]                                            ;
;  LEDR[14] ; KEY[0]                                            ; 5.805 ; 5.805 ; Rise       ; KEY[0]                                            ;
;  LEDR[15] ; KEY[0]                                            ; 5.689 ; 5.689 ; Rise       ; KEY[0]                                            ;
;  LEDR[16] ; KEY[0]                                            ; 5.759 ; 5.759 ; Rise       ; KEY[0]                                            ;
;  LEDR[17] ; KEY[0]                                            ; 5.692 ; 5.692 ; Rise       ; KEY[0]                                            ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 3.493 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 3.493 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;       ; 3.493 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
;  LEDG[3]  ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;       ; 3.493 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 3.528 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 3.528 ;       ; Rise       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; LEDG[*]   ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;       ; 3.528 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
;  LEDG[1]  ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;       ; 3.528 ; Fall       ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ;
; VGA_B[*]  ; CLOCK_50                                          ; 3.071 ; 3.071 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[0] ; CLOCK_50                                          ; 3.199 ; 3.199 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[1] ; CLOCK_50                                          ; 3.199 ; 3.199 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[2] ; CLOCK_50                                          ; 3.081 ; 3.081 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[3] ; CLOCK_50                                          ; 3.071 ; 3.071 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[4] ; CLOCK_50                                          ; 3.141 ; 3.141 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[5] ; CLOCK_50                                          ; 3.131 ; 3.131 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[6] ; CLOCK_50                                          ; 3.307 ; 3.307 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[7] ; CLOCK_50                                          ; 3.307 ; 3.307 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[8] ; CLOCK_50                                          ; 3.297 ; 3.297 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_B[9] ; CLOCK_50                                          ; 3.297 ; 3.297 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_BLANK ; CLOCK_50                                          ; 3.601 ; 3.601 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ; 1.473 ;       ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_G[*]  ; CLOCK_50                                          ; 3.602 ; 3.602 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[0] ; CLOCK_50                                          ; 3.724 ; 3.724 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[1] ; CLOCK_50                                          ; 3.724 ; 3.724 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[2] ; CLOCK_50                                          ; 3.714 ; 3.714 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[3] ; CLOCK_50                                          ; 3.714 ; 3.714 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[4] ; CLOCK_50                                          ; 3.716 ; 3.716 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[5] ; CLOCK_50                                          ; 3.716 ; 3.716 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[6] ; CLOCK_50                                          ; 3.676 ; 3.676 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[7] ; CLOCK_50                                          ; 3.696 ; 3.696 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[8] ; CLOCK_50                                          ; 3.602 ; 3.602 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_G[9] ; CLOCK_50                                          ; 3.602 ; 3.602 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_HS    ; CLOCK_50                                          ; 3.476 ; 3.476 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_R[*]  ; CLOCK_50                                          ; 3.635 ; 3.635 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[0] ; CLOCK_50                                          ; 3.680 ; 3.680 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[1] ; CLOCK_50                                          ; 3.660 ; 3.660 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[2] ; CLOCK_50                                          ; 3.660 ; 3.660 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[3] ; CLOCK_50                                          ; 3.662 ; 3.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[4] ; CLOCK_50                                          ; 3.662 ; 3.662 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[5] ; CLOCK_50                                          ; 3.672 ; 3.672 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[6] ; CLOCK_50                                          ; 3.645 ; 3.645 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[7] ; CLOCK_50                                          ; 3.655 ; 3.655 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[8] ; CLOCK_50                                          ; 3.635 ; 3.635 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
;  VGA_R[9] ; CLOCK_50                                          ; 3.635 ; 3.635 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_VS    ; CLOCK_50                                          ; 3.411 ; 3.411 ; Rise       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
; VGA_CLK   ; CLOCK_50                                          ;       ; 1.473 ; Fall       ; vga_u0|mypll|altpll_component|pll|clk[0]          ;
+-----------+---------------------------------------------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                          ; CLOCK_50                                          ; 59668    ; 0        ; 0        ; 0        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50                                          ; 131      ; 146      ; 0        ; 0        ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50                                          ; 42       ; 5127     ; 0        ; 0        ;
; KEY[0]                                            ; CLOCK_50                                          ; 5102     ; 2        ; 0        ; 0        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0        ; 0        ; 3        ; 3        ;
; CLOCK_50                                          ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 0        ; 0        ; 2        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; vga_u0|mypll|altpll_component|pll|clk[0]          ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                          ; CLOCK_50                                          ; 59668    ; 0        ; 0        ; 0        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; CLOCK_50                                          ; 131      ; 146      ; 0        ; 0        ;
; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; CLOCK_50                                          ; 42       ; 5127     ; 0        ; 0        ;
; KEY[0]                                            ; CLOCK_50                                          ; 5102     ; 2        ; 0        ; 0        ;
; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; fsm_challenge:fsm_challenge0|curr_state.INIT_LINE ; 0        ; 0        ; 3        ; 3        ;
; CLOCK_50                                          ; fsm_challenge:fsm_challenge0|curr_state.LOAD_X    ; 0        ; 0        ; 2        ; 0        ;
; vga_u0|mypll|altpll_component|pll|clk[0]          ; vga_u0|mypll|altpll_component|pll|clk[0]          ; 33648    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 184   ; 184  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 699   ; 699  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Jun 11 16:45:33 2015
Info: Command: quartus_sta lab4 -c lab4
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {vga_u0|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {vga_u0|mypll|altpll_component|pll|clk[0]} {vga_u0|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name fsm_challenge:fsm_challenge0|curr_state.LOAD_X fsm_challenge:fsm_challenge0|curr_state.LOAD_X
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
    Info (332105): create_clock -period 1.000 -name fsm_challenge:fsm_challenge0|curr_state.INIT_LINE fsm_challenge:fsm_challenge0|curr_state.INIT_LINE
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.206
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.206      -346.641 CLOCK_50 
    Info (332119):    -3.539        -3.539 fsm_challenge:fsm_challenge0|curr_state.LOAD_X 
    Info (332119):     1.678         0.000 fsm_challenge:fsm_challenge0|curr_state.INIT_LINE 
    Info (332119):    32.534         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.417
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.417      -114.856 CLOCK_50 
    Info (332119):    -2.307        -6.452 fsm_challenge:fsm_challenge0|curr_state.INIT_LINE 
    Info (332119):     0.391         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
    Info (332119):     2.524         0.000 fsm_challenge:fsm_challenge0|curr_state.LOAD_X 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[0] 
    Info (332119):     0.500         0.000 fsm_challenge:fsm_challenge0|curr_state.INIT_LINE 
    Info (332119):     0.500         0.000 fsm_challenge:fsm_challenge0|curr_state.LOAD_X 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.146
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.146      -116.497 CLOCK_50 
    Info (332119):    -1.624        -1.624 fsm_challenge:fsm_challenge0|curr_state.LOAD_X 
    Info (332119):     1.387         0.000 fsm_challenge:fsm_challenge0|curr_state.INIT_LINE 
    Info (332119):    36.612         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.401      -100.793 CLOCK_50 
    Info (332119):    -1.362        -3.867 fsm_challenge:fsm_challenge0|curr_state.INIT_LINE 
    Info (332119):     0.215         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
    Info (332119):     1.920         0.000 fsm_challenge:fsm_challenge0|curr_state.LOAD_X 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.222
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.222        -1.222 KEY[0] 
    Info (332119):     0.500         0.000 fsm_challenge:fsm_challenge0|curr_state.INIT_LINE 
    Info (332119):     0.500         0.000 fsm_challenge:fsm_challenge0|curr_state.LOAD_X 
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 vga_u0|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 446 megabytes
    Info: Processing ended: Thu Jun 11 16:45:44 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:03


