# compile verilog/system verilog design source files
sv xil_defaultlib  "/shared/eda/lnx_exe/xilinx/xilinx_vivado_2016.2/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ipshared/xilinx.com/clk_gen_v1_0/hdl/clk_gen.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_clk_gen_0_0/sim/design_1_clk_gen_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/hdl/design_1.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ipshared/xilinx.com/xlslice_v1_0/xlslice.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_mux_enc.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_clock_synchronizer.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_infrastructure_v1_1_0  "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_cdc_handshake.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog axis_broadcaster_v1_1_9  "../../../FIR_sim.ip_user_files/ipstatic/axis_broadcaster_v1_1/hdl/verilog/axis_broadcaster_v1_1_core.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_1_1/sim/design_1_xlslice_1_1.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_1_2/sim/design_1_xlslice_1_2.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ipshared/xilinx.com/xlconcat_v2_1/xlconcat.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_4_0/sim/design_1_xlslice_4_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_6_0/sim/design_1_xlslice_6_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_6_1/sim/design_1_xlslice_6_1.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.ip_user_files/bd/design_1/ip/design_1_xlslice_7_0/sim/design_1_xlslice_7_0.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"
verilog xil_defaultlib  "../../../FIR_sim.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../FIR_sim.ip_user_files/ipstatic/axis_infrastructure_v1_1/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
