// Seed: 149333750
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    output tri1 id_5,
    output wor id_6
);
  bit id_8, id_9, id_10, id_11;
  wire id_12;
  tri  id_13;
  assign id_6 = id_13;
  initial id_8 <= id_8;
  wire id_14, id_15, id_16;
  module_0 modCall_1 (id_15);
  wire id_17;
  wire id_18;
  always $display(-1 << 1'b0);
  wire id_19, id_20;
endmodule
