#! /usr/local/Cellar/icarus-verilog/10.2_1/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffd8a533450 .scope module, "fa_d" "fa_d" 2 35;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
o0x105a43158 .functor BUFZ 1, C4<z>; HiZ drive
o0x105a43188 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ffd8a410e80 .functor XOR 1, o0x105a43158, o0x105a43188, C4<0>, C4<0>;
o0x105a430f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ffd8a410f70 .functor XOR 1, L_0x7ffd8a410e80, o0x105a430f8, C4<0>, C4<0>;
L_0x7ffd8a411060 .functor AND 1, o0x105a43158, o0x105a43188, C4<1>, C4<1>;
L_0x7ffd8a411190 .functor AND 1, o0x105a43188, o0x105a430f8, C4<1>, C4<1>;
L_0x7ffd8a411240 .functor OR 1, L_0x7ffd8a411060, L_0x7ffd8a411190, C4<0>, C4<0>;
L_0x7ffd8a411380 .functor AND 1, o0x105a43158, o0x105a430f8, C4<1>, C4<1>;
L_0x7ffd8a4113f0 .functor OR 1, L_0x7ffd8a411240, L_0x7ffd8a411380, C4<0>, C4<0>;
v0x7ffd8a528340_0 .net *"_s0", 0 0, L_0x7ffd8a410e80;  1 drivers
v0x7ffd8a406ff0_0 .net *"_s10", 0 0, L_0x7ffd8a411380;  1 drivers
v0x7ffd8a4070b0_0 .net *"_s4", 0 0, L_0x7ffd8a411060;  1 drivers
v0x7ffd8a407150_0 .net *"_s6", 0 0, L_0x7ffd8a411190;  1 drivers
v0x7ffd8a407200_0 .net *"_s8", 0 0, L_0x7ffd8a411240;  1 drivers
v0x7ffd8a4072f0_0 .net "cin", 0 0, o0x105a430f8;  0 drivers
v0x7ffd8a407390_0 .net "cout", 0 0, L_0x7ffd8a4113f0;  1 drivers
v0x7ffd8a407430_0 .net "i1", 0 0, o0x105a43158;  0 drivers
v0x7ffd8a4074d0_0 .net "i2", 0 0, o0x105a43188;  0 drivers
v0x7ffd8a4075e0_0 .net "sum", 0 0, L_0x7ffd8a410f70;  1 drivers
S_0x7ffd8a52a780 .scope module, "ha_d" "ha_d" 2 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
o0x105a43308 .functor BUFZ 1, C4<z>; HiZ drive
o0x105a43338 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ffd8a411540 .functor XOR 1, o0x105a43308, o0x105a43338, C4<0>, C4<0>;
L_0x7ffd8a4115d0 .functor AND 1, o0x105a43308, o0x105a43338, C4<1>, C4<1>;
v0x7ffd8a4076f0_0 .net "cout", 0 0, L_0x7ffd8a4115d0;  1 drivers
v0x7ffd8a4077a0_0 .net "i1", 0 0, o0x105a43308;  0 drivers
v0x7ffd8a407840_0 .net "i2", 0 0, o0x105a43338;  0 drivers
v0x7ffd8a4078d0_0 .net "sum", 0 0, L_0x7ffd8a411540;  1 drivers
S_0x7ffd8a522410 .scope module, "ha_g" "ha_g" 2 1;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
o0x105a43488 .functor BUFZ 1, C4<z>; HiZ drive
o0x105a434b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7ffd8a411700 .functor XOR 1, o0x105a43488, o0x105a434b8, C4<0>, C4<0>;
L_0x7ffd8a411790 .functor AND 1, o0x105a43488, o0x105a434b8, C4<1>, C4<1>;
v0x7ffd8a4079b0_0 .net "cout", 0 0, L_0x7ffd8a411790;  1 drivers
v0x7ffd8a407a60_0 .net "i1", 0 0, o0x105a43488;  0 drivers
v0x7ffd8a407b00_0 .net "i2", 0 0, o0x105a434b8;  0 drivers
v0x7ffd8a407bb0_0 .net "sum", 0 0, L_0x7ffd8a411700;  1 drivers
S_0x7ffd8a5235a0 .scope module, "testbench_max" "testbench_max" 3 3;
 .timescale -9 -12;
v0x7ffd8a410c50_0 .var "i1", 3 0;
v0x7ffd8a410d00_0 .var "i2", 3 0;
v0x7ffd8a410dd0_0 .net "max", 3 0, L_0x7ffd8a416d60;  1 drivers
S_0x7ffd8a407cb0 .scope module, "m" "MAX" 3 13, 4 1 0, S_0x7ffd8a5235a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "i1"
    .port_info 1 /INPUT 4 "i2"
    .port_info 2 /OUTPUT 4 "out"
L_0x105a75050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a410220_0 .net/2s *"_s17", 0 0, L_0x105a75050;  1 drivers
v0x7ffd8a4102d0_0 .net *"_s20", 0 0, L_0x7ffd8a416b00;  1 drivers
v0x7ffd8a410380_0 .net *"_s21", 31 0, L_0x7ffd8a416ba0;  1 drivers
L_0x105a75200 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a410440_0 .net *"_s24", 30 0, L_0x105a75200;  1 drivers
L_0x105a75248 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a4104f0_0 .net/2u *"_s25", 31 0, L_0x105a75248;  1 drivers
v0x7ffd8a4105e0_0 .net *"_s27", 0 0, L_0x7ffd8a416cc0;  1 drivers
v0x7ffd8a410680_0 .net "a", 4 0, L_0x7ffd8a411c40;  1 drivers
v0x7ffd8a410720_0 .net "b", 4 0, L_0x7ffd8a414330;  1 drivers
L_0x105a75008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a4107b0_0 .net "cin", 0 0, L_0x105a75008;  1 drivers
v0x7ffd8a4108e0_0 .net "cout", 0 0, L_0x7ffd8a416470;  1 drivers
v0x7ffd8a410970_0 .net "i1", 3 0, v0x7ffd8a410c50_0;  1 drivers
v0x7ffd8a410a10_0 .net "i2", 3 0, v0x7ffd8a410d00_0;  1 drivers
v0x7ffd8a410ab0_0 .net "out", 3 0, L_0x7ffd8a416d60;  alias, 1 drivers
v0x7ffd8a410b50_0 .net "temp", 4 0, L_0x7ffd8a4165c0;  1 drivers
L_0x7ffd8a4118c0 .part v0x7ffd8a410c50_0, 0, 1;
L_0x7ffd8a4119a0 .part v0x7ffd8a410c50_0, 1, 1;
L_0x7ffd8a411a40 .part v0x7ffd8a410c50_0, 2, 1;
L_0x7ffd8a411b60 .part v0x7ffd8a410c50_0, 3, 1;
LS_0x7ffd8a411c40_0_0 .concat8 [ 1 1 1 1], L_0x7ffd8a4118c0, L_0x7ffd8a4119a0, L_0x7ffd8a411a40, L_0x7ffd8a411b60;
LS_0x7ffd8a411c40_0_4 .concat8 [ 1 0 0 0], L_0x105a75050;
L_0x7ffd8a411c40 .concat8 [ 4 1 0 0], LS_0x7ffd8a411c40_0_0, LS_0x7ffd8a411c40_0_4;
L_0x7ffd8a416b00 .part L_0x7ffd8a4165c0, 4, 1;
L_0x7ffd8a416ba0 .concat [ 1 31 0 0], L_0x7ffd8a416b00, L_0x105a75200;
L_0x7ffd8a416cc0 .cmp/eq 32, L_0x7ffd8a416ba0, L_0x105a75248;
L_0x7ffd8a416d60 .functor MUXZ 4, v0x7ffd8a410c50_0, v0x7ffd8a410d00_0, L_0x7ffd8a416cc0, C4<>;
S_0x7ffd8a407ee0 .scope module, "fa" "five_bit_adder" 4 25, 2 45 0, S_0x7ffd8a407cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 5 "i1"
    .port_info 4 /INPUT 5 "i2"
v0x7ffd8a40a990_0 .net "C1", 0 0, L_0x7ffd8a414a30;  1 drivers
v0x7ffd8a40aa60_0 .net "C2", 0 0, L_0x7ffd8a415080;  1 drivers
v0x7ffd8a40ab30_0 .net "C3", 0 0, L_0x7ffd8a415720;  1 drivers
v0x7ffd8a40ac00_0 .net "C4", 0 0, L_0x7ffd8a415d90;  1 drivers
v0x7ffd8a40acd0_0 .net "cin", 0 0, L_0x105a75008;  alias, 1 drivers
v0x7ffd8a40ada0_0 .net "cout", 0 0, L_0x7ffd8a416470;  alias, 1 drivers
v0x7ffd8a40ae30_0 .net "i1", 4 0, L_0x7ffd8a411c40;  alias, 1 drivers
v0x7ffd8a40aec0_0 .net "i2", 4 0, L_0x7ffd8a414330;  alias, 1 drivers
v0x7ffd8a40af50_0 .net "sum", 4 0, L_0x7ffd8a4165c0;  alias, 1 drivers
L_0x7ffd8a414b60 .part L_0x7ffd8a411c40, 0, 1;
L_0x7ffd8a414c80 .part L_0x7ffd8a414330, 0, 1;
L_0x7ffd8a415200 .part L_0x7ffd8a411c40, 1, 1;
L_0x7ffd8a4153a0 .part L_0x7ffd8a414330, 1, 1;
L_0x7ffd8a4158a0 .part L_0x7ffd8a411c40, 2, 1;
L_0x7ffd8a4159f0 .part L_0x7ffd8a414330, 2, 1;
L_0x7ffd8a415f10 .part L_0x7ffd8a411c40, 3, 1;
L_0x7ffd8a416030 .part L_0x7ffd8a414330, 3, 1;
LS_0x7ffd8a4165c0_0_0 .concat8 [ 1 1 1 1], L_0x7ffd8a414870, L_0x7ffd8a414e20, L_0x7ffd8a4154c0, L_0x7ffd8a415b10;
LS_0x7ffd8a4165c0_0_4 .concat8 [ 1 0 0 0], L_0x7ffd8a416250;
L_0x7ffd8a4165c0 .concat8 [ 4 1 0 0], LS_0x7ffd8a4165c0_0_0, LS_0x7ffd8a4165c0_0_4;
L_0x7ffd8a416860 .part L_0x7ffd8a411c40, 4, 1;
L_0x7ffd8a416980 .part L_0x7ffd8a414330, 4, 1;
S_0x7ffd8a408150 .scope module, "fa1" "fa_g" 2 56, 2 20 0, S_0x7ffd8a407ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a414e20 .functor XOR 1, L_0x7ffd8a415200, L_0x7ffd8a4153a0, L_0x7ffd8a414a30, C4<0>;
L_0x7ffd8a414f10 .functor AND 1, L_0x7ffd8a415200, L_0x7ffd8a4153a0, C4<1>, C4<1>;
L_0x7ffd8a414f80 .functor AND 1, L_0x7ffd8a4153a0, L_0x7ffd8a414a30, C4<1>, C4<1>;
L_0x7ffd8a414ff0 .functor AND 1, L_0x7ffd8a415200, L_0x7ffd8a414a30, C4<1>, C4<1>;
L_0x7ffd8a415080 .functor OR 1, L_0x7ffd8a414f10, L_0x7ffd8a414f80, L_0x7ffd8a414ff0, C4<0>;
v0x7ffd8a4083c0_0 .net "cin", 0 0, L_0x7ffd8a414a30;  alias, 1 drivers
v0x7ffd8a408470_0 .net "cout", 0 0, L_0x7ffd8a415080;  alias, 1 drivers
v0x7ffd8a408510_0 .net "i1", 0 0, L_0x7ffd8a415200;  1 drivers
v0x7ffd8a4085c0_0 .net "i2", 0 0, L_0x7ffd8a4153a0;  1 drivers
v0x7ffd8a408660_0 .net "sum", 0 0, L_0x7ffd8a414e20;  1 drivers
v0x7ffd8a408740_0 .net "t1", 0 0, L_0x7ffd8a414f10;  1 drivers
v0x7ffd8a4087e0_0 .net "t2", 0 0, L_0x7ffd8a414f80;  1 drivers
v0x7ffd8a408880_0 .net "t3", 0 0, L_0x7ffd8a414ff0;  1 drivers
S_0x7ffd8a4089a0 .scope module, "fa2" "fa_g" 2 57, 2 20 0, S_0x7ffd8a407ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a4154c0 .functor XOR 1, L_0x7ffd8a4158a0, L_0x7ffd8a4159f0, L_0x7ffd8a415080, C4<0>;
L_0x7ffd8a4155b0 .functor AND 1, L_0x7ffd8a4158a0, L_0x7ffd8a4159f0, C4<1>, C4<1>;
L_0x7ffd8a415620 .functor AND 1, L_0x7ffd8a4159f0, L_0x7ffd8a415080, C4<1>, C4<1>;
L_0x7ffd8a415690 .functor AND 1, L_0x7ffd8a4158a0, L_0x7ffd8a415080, C4<1>, C4<1>;
L_0x7ffd8a415720 .functor OR 1, L_0x7ffd8a4155b0, L_0x7ffd8a415620, L_0x7ffd8a415690, C4<0>;
v0x7ffd8a408bd0_0 .net "cin", 0 0, L_0x7ffd8a415080;  alias, 1 drivers
v0x7ffd8a408c80_0 .net "cout", 0 0, L_0x7ffd8a415720;  alias, 1 drivers
v0x7ffd8a408d10_0 .net "i1", 0 0, L_0x7ffd8a4158a0;  1 drivers
v0x7ffd8a408dc0_0 .net "i2", 0 0, L_0x7ffd8a4159f0;  1 drivers
v0x7ffd8a408e50_0 .net "sum", 0 0, L_0x7ffd8a4154c0;  1 drivers
v0x7ffd8a408f30_0 .net "t1", 0 0, L_0x7ffd8a4155b0;  1 drivers
v0x7ffd8a408fd0_0 .net "t2", 0 0, L_0x7ffd8a415620;  1 drivers
v0x7ffd8a409070_0 .net "t3", 0 0, L_0x7ffd8a415690;  1 drivers
S_0x7ffd8a409190 .scope module, "fa3" "fa_g" 2 58, 2 20 0, S_0x7ffd8a407ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a415b10 .functor XOR 1, L_0x7ffd8a415f10, L_0x7ffd8a416030, L_0x7ffd8a415720, C4<0>;
L_0x7ffd8a415c00 .functor AND 1, L_0x7ffd8a415f10, L_0x7ffd8a416030, C4<1>, C4<1>;
L_0x7ffd8a415c70 .functor AND 1, L_0x7ffd8a416030, L_0x7ffd8a415720, C4<1>, C4<1>;
L_0x7ffd8a415ce0 .functor AND 1, L_0x7ffd8a415f10, L_0x7ffd8a415720, C4<1>, C4<1>;
L_0x7ffd8a415d90 .functor OR 1, L_0x7ffd8a415c00, L_0x7ffd8a415c70, L_0x7ffd8a415ce0, C4<0>;
v0x7ffd8a4093c0_0 .net "cin", 0 0, L_0x7ffd8a415720;  alias, 1 drivers
v0x7ffd8a409470_0 .net "cout", 0 0, L_0x7ffd8a415d90;  alias, 1 drivers
v0x7ffd8a409500_0 .net "i1", 0 0, L_0x7ffd8a415f10;  1 drivers
v0x7ffd8a4095b0_0 .net "i2", 0 0, L_0x7ffd8a416030;  1 drivers
v0x7ffd8a409650_0 .net "sum", 0 0, L_0x7ffd8a415b10;  1 drivers
v0x7ffd8a409730_0 .net "t1", 0 0, L_0x7ffd8a415c00;  1 drivers
v0x7ffd8a4097d0_0 .net "t2", 0 0, L_0x7ffd8a415c70;  1 drivers
v0x7ffd8a409870_0 .net "t3", 0 0, L_0x7ffd8a415ce0;  1 drivers
S_0x7ffd8a409990 .scope module, "fa4" "fa_g" 2 59, 2 20 0, S_0x7ffd8a407ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a416250 .functor XOR 1, L_0x7ffd8a416860, L_0x7ffd8a416980, L_0x7ffd8a415d90, C4<0>;
L_0x7ffd8a4162c0 .functor AND 1, L_0x7ffd8a416860, L_0x7ffd8a416980, C4<1>, C4<1>;
L_0x7ffd8a416330 .functor AND 1, L_0x7ffd8a416980, L_0x7ffd8a415d90, C4<1>, C4<1>;
L_0x7ffd8a4163c0 .functor AND 1, L_0x7ffd8a416860, L_0x7ffd8a415d90, C4<1>, C4<1>;
L_0x7ffd8a416470 .functor OR 1, L_0x7ffd8a4162c0, L_0x7ffd8a416330, L_0x7ffd8a4163c0, C4<0>;
v0x7ffd8a409bc0_0 .net "cin", 0 0, L_0x7ffd8a415d90;  alias, 1 drivers
v0x7ffd8a409c70_0 .net "cout", 0 0, L_0x7ffd8a416470;  alias, 1 drivers
v0x7ffd8a409d00_0 .net "i1", 0 0, L_0x7ffd8a416860;  1 drivers
v0x7ffd8a409db0_0 .net "i2", 0 0, L_0x7ffd8a416980;  1 drivers
v0x7ffd8a409e40_0 .net "sum", 0 0, L_0x7ffd8a416250;  1 drivers
v0x7ffd8a409f20_0 .net "t1", 0 0, L_0x7ffd8a4162c0;  1 drivers
v0x7ffd8a409fc0_0 .net "t2", 0 0, L_0x7ffd8a416330;  1 drivers
v0x7ffd8a40a060_0 .net "t3", 0 0, L_0x7ffd8a4163c0;  1 drivers
S_0x7ffd8a40a180 .scope module, "ha0" "fa_g" 2 55, 2 20 0, S_0x7ffd8a407ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x105a751b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7ffd8a414870 .functor XOR 1, L_0x7ffd8a414b60, L_0x7ffd8a414c80, L_0x105a751b8, C4<0>;
L_0x7ffd8a4148e0 .functor AND 1, L_0x7ffd8a414b60, L_0x7ffd8a414c80, C4<1>, C4<1>;
L_0x7ffd8a414950 .functor AND 1, L_0x7ffd8a414c80, L_0x105a751b8, C4<1>, C4<1>;
L_0x7ffd8a4149c0 .functor AND 1, L_0x7ffd8a414b60, L_0x105a751b8, C4<1>, C4<1>;
L_0x7ffd8a414a30 .functor OR 1, L_0x7ffd8a4148e0, L_0x7ffd8a414950, L_0x7ffd8a4149c0, C4<0>;
v0x7ffd8a40a3f0_0 .net "cin", 0 0, L_0x105a751b8;  1 drivers
v0x7ffd8a40a480_0 .net "cout", 0 0, L_0x7ffd8a414a30;  alias, 1 drivers
v0x7ffd8a40a520_0 .net "i1", 0 0, L_0x7ffd8a414b60;  1 drivers
v0x7ffd8a40a5d0_0 .net "i2", 0 0, L_0x7ffd8a414c80;  1 drivers
v0x7ffd8a40a660_0 .net "sum", 0 0, L_0x7ffd8a414870;  1 drivers
v0x7ffd8a40a730_0 .net "t1", 0 0, L_0x7ffd8a4148e0;  1 drivers
v0x7ffd8a40a7d0_0 .net "t2", 0 0, L_0x7ffd8a414950;  1 drivers
v0x7ffd8a40a870_0 .net "t3", 0 0, L_0x7ffd8a4149c0;  1 drivers
S_0x7ffd8a40b090 .scope generate, "genblk1[0]" "genblk1[0]" 4 15, 4 15 0, S_0x7ffd8a407cb0;
 .timescale -9 -12;
P_0x7ffd8a40b240 .param/l "i" 0 4 15, +C4<00>;
v0x7ffd8a40b2c0_0 .net *"_s0", 0 0, L_0x7ffd8a4118c0;  1 drivers
S_0x7ffd8a40b350 .scope generate, "genblk1[1]" "genblk1[1]" 4 15, 4 15 0, S_0x7ffd8a407cb0;
 .timescale -9 -12;
P_0x7ffd8a40b520 .param/l "i" 0 4 15, +C4<01>;
v0x7ffd8a40b5a0_0 .net *"_s0", 0 0, L_0x7ffd8a4119a0;  1 drivers
S_0x7ffd8a40b650 .scope generate, "genblk1[2]" "genblk1[2]" 4 15, 4 15 0, S_0x7ffd8a407cb0;
 .timescale -9 -12;
P_0x7ffd8a40b810 .param/l "i" 0 4 15, +C4<010>;
v0x7ffd8a40b8b0_0 .net *"_s0", 0 0, L_0x7ffd8a411a40;  1 drivers
S_0x7ffd8a40b960 .scope generate, "genblk1[3]" "genblk1[3]" 4 15, 4 15 0, S_0x7ffd8a407cb0;
 .timescale -9 -12;
P_0x7ffd8a40bb60 .param/l "i" 0 4 15, +C4<011>;
v0x7ffd8a40bc00_0 .net *"_s0", 0 0, L_0x7ffd8a411b60;  1 drivers
S_0x7ffd8a40bc90 .scope module, "ts" "twoscomp" 4 23, 5 1 0, S_0x7ffd8a407cb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "a2c"
    .port_info 1 /INPUT 4 "a"
L_0x7ffd8a412410 .functor NOT 5, L_0x7ffd8a412190, C4<00000>, C4<00000>, C4<00000>;
L_0x105a75128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a40fc30_0 .net/2s *"_s19", 0 0, L_0x105a75128;  1 drivers
v0x7ffd8a40fcf0_0 .net "a", 3 0, v0x7ffd8a410d00_0;  alias, 1 drivers
v0x7ffd8a40fda0_0 .net "a2c", 4 0, L_0x7ffd8a414330;  alias, 1 drivers
L_0x105a750e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a40fe90_0 .net "cin", 0 0, L_0x105a750e0;  1 drivers
v0x7ffd8a40ff20_0 .net "cout", 0 0, L_0x7ffd8a4141e0;  1 drivers
v0x7ffd8a410030_0 .net "temp", 4 0, L_0x7ffd8a412190;  1 drivers
v0x7ffd8a4100c0_0 .net "tempnew", 4 0, L_0x7ffd8a412410;  1 drivers
L_0x105a75098 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x7ffd8a410150_0 .net "x", 4 0, L_0x105a75098;  1 drivers
L_0x7ffd8a411e90 .part v0x7ffd8a410d00_0, 0, 1;
L_0x7ffd8a411f30 .part v0x7ffd8a410d00_0, 1, 1;
L_0x7ffd8a412050 .part v0x7ffd8a410d00_0, 2, 1;
L_0x7ffd8a4120f0 .part v0x7ffd8a410d00_0, 3, 1;
LS_0x7ffd8a412190_0_0 .concat8 [ 1 1 1 1], L_0x7ffd8a411e90, L_0x7ffd8a411f30, L_0x7ffd8a412050, L_0x7ffd8a4120f0;
LS_0x7ffd8a412190_0_4 .concat8 [ 1 0 0 0], L_0x105a75128;
L_0x7ffd8a412190 .concat8 [ 4 1 0 0], LS_0x7ffd8a412190_0_0, LS_0x7ffd8a412190_0_4;
S_0x7ffd8a40be80 .scope module, "fba" "five_bit_adder" 5 22, 2 45 0, S_0x7ffd8a40bc90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /INPUT 5 "i1"
    .port_info 4 /INPUT 5 "i2"
v0x7ffd8a40e930_0 .net "C1", 0 0, L_0x7ffd8a4127a0;  1 drivers
v0x7ffd8a40ea00_0 .net "C2", 0 0, L_0x7ffd8a412e30;  1 drivers
v0x7ffd8a40ead0_0 .net "C3", 0 0, L_0x7ffd8a413530;  1 drivers
v0x7ffd8a40eba0_0 .net "C4", 0 0, L_0x7ffd8a413b80;  1 drivers
v0x7ffd8a40ec70_0 .net "cin", 0 0, L_0x105a750e0;  alias, 1 drivers
v0x7ffd8a40ed40_0 .net "cout", 0 0, L_0x7ffd8a4141e0;  alias, 1 drivers
v0x7ffd8a40edd0_0 .net "i1", 4 0, L_0x7ffd8a412410;  alias, 1 drivers
v0x7ffd8a40ee60_0 .net "i2", 4 0, L_0x105a75098;  alias, 1 drivers
v0x7ffd8a40eef0_0 .net "sum", 4 0, L_0x7ffd8a414330;  alias, 1 drivers
L_0x7ffd8a412900 .part L_0x7ffd8a412410, 0, 1;
L_0x7ffd8a412a20 .part L_0x105a75098, 0, 1;
L_0x7ffd8a412fb0 .part L_0x7ffd8a412410, 1, 1;
L_0x7ffd8a413150 .part L_0x105a75098, 1, 1;
L_0x7ffd8a413690 .part L_0x7ffd8a412410, 2, 1;
L_0x7ffd8a4137e0 .part L_0x105a75098, 2, 1;
L_0x7ffd8a413d00 .part L_0x7ffd8a412410, 3, 1;
L_0x7ffd8a413e20 .part L_0x105a75098, 3, 1;
LS_0x7ffd8a414330_0_0 .concat8 [ 1 1 1 1], L_0x7ffd8a412500, L_0x7ffd8a4125e0, L_0x7ffd8a4132f0, L_0x7ffd8a413900;
LS_0x7ffd8a414330_0_4 .concat8 [ 1 0 0 0], L_0x7ffd8a413f40;
L_0x7ffd8a414330 .concat8 [ 4 1 0 0], LS_0x7ffd8a414330_0_0, LS_0x7ffd8a414330_0_4;
L_0x7ffd8a4145d0 .part L_0x7ffd8a412410, 4, 1;
L_0x7ffd8a4146f0 .part L_0x105a75098, 4, 1;
S_0x7ffd8a40c0f0 .scope module, "fa1" "fa_g" 2 56, 2 20 0, S_0x7ffd8a40be80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a4125e0 .functor XOR 1, L_0x7ffd8a412fb0, L_0x7ffd8a413150, L_0x7ffd8a4127a0, C4<0>;
L_0x7ffd8a412c40 .functor AND 1, L_0x7ffd8a412fb0, L_0x7ffd8a413150, C4<1>, C4<1>;
L_0x7ffd8a412cf0 .functor AND 1, L_0x7ffd8a413150, L_0x7ffd8a4127a0, C4<1>, C4<1>;
L_0x7ffd8a412d80 .functor AND 1, L_0x7ffd8a412fb0, L_0x7ffd8a4127a0, C4<1>, C4<1>;
L_0x7ffd8a412e30 .functor OR 1, L_0x7ffd8a412c40, L_0x7ffd8a412cf0, L_0x7ffd8a412d80, C4<0>;
v0x7ffd8a40c360_0 .net "cin", 0 0, L_0x7ffd8a4127a0;  alias, 1 drivers
v0x7ffd8a40c410_0 .net "cout", 0 0, L_0x7ffd8a412e30;  alias, 1 drivers
v0x7ffd8a40c4b0_0 .net "i1", 0 0, L_0x7ffd8a412fb0;  1 drivers
v0x7ffd8a40c560_0 .net "i2", 0 0, L_0x7ffd8a413150;  1 drivers
v0x7ffd8a40c600_0 .net "sum", 0 0, L_0x7ffd8a4125e0;  1 drivers
v0x7ffd8a40c6e0_0 .net "t1", 0 0, L_0x7ffd8a412c40;  1 drivers
v0x7ffd8a40c780_0 .net "t2", 0 0, L_0x7ffd8a412cf0;  1 drivers
v0x7ffd8a40c820_0 .net "t3", 0 0, L_0x7ffd8a412d80;  1 drivers
S_0x7ffd8a40c940 .scope module, "fa2" "fa_g" 2 57, 2 20 0, S_0x7ffd8a40be80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a4132f0 .functor XOR 1, L_0x7ffd8a413690, L_0x7ffd8a4137e0, L_0x7ffd8a412e30, C4<0>;
L_0x7ffd8a4133e0 .functor AND 1, L_0x7ffd8a413690, L_0x7ffd8a4137e0, C4<1>, C4<1>;
L_0x7ffd8a413450 .functor AND 1, L_0x7ffd8a4137e0, L_0x7ffd8a412e30, C4<1>, C4<1>;
L_0x7ffd8a4134c0 .functor AND 1, L_0x7ffd8a413690, L_0x7ffd8a412e30, C4<1>, C4<1>;
L_0x7ffd8a413530 .functor OR 1, L_0x7ffd8a4133e0, L_0x7ffd8a413450, L_0x7ffd8a4134c0, C4<0>;
v0x7ffd8a40cb70_0 .net "cin", 0 0, L_0x7ffd8a412e30;  alias, 1 drivers
v0x7ffd8a40cc20_0 .net "cout", 0 0, L_0x7ffd8a413530;  alias, 1 drivers
v0x7ffd8a40ccb0_0 .net "i1", 0 0, L_0x7ffd8a413690;  1 drivers
v0x7ffd8a40cd60_0 .net "i2", 0 0, L_0x7ffd8a4137e0;  1 drivers
v0x7ffd8a40cdf0_0 .net "sum", 0 0, L_0x7ffd8a4132f0;  1 drivers
v0x7ffd8a40ced0_0 .net "t1", 0 0, L_0x7ffd8a4133e0;  1 drivers
v0x7ffd8a40cf70_0 .net "t2", 0 0, L_0x7ffd8a413450;  1 drivers
v0x7ffd8a40d010_0 .net "t3", 0 0, L_0x7ffd8a4134c0;  1 drivers
S_0x7ffd8a40d130 .scope module, "fa3" "fa_g" 2 58, 2 20 0, S_0x7ffd8a40be80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a413900 .functor XOR 1, L_0x7ffd8a413d00, L_0x7ffd8a413e20, L_0x7ffd8a413530, C4<0>;
L_0x7ffd8a4139f0 .functor AND 1, L_0x7ffd8a413d00, L_0x7ffd8a413e20, C4<1>, C4<1>;
L_0x7ffd8a413a60 .functor AND 1, L_0x7ffd8a413e20, L_0x7ffd8a413530, C4<1>, C4<1>;
L_0x7ffd8a413ad0 .functor AND 1, L_0x7ffd8a413d00, L_0x7ffd8a413530, C4<1>, C4<1>;
L_0x7ffd8a413b80 .functor OR 1, L_0x7ffd8a4139f0, L_0x7ffd8a413a60, L_0x7ffd8a413ad0, C4<0>;
v0x7ffd8a40d360_0 .net "cin", 0 0, L_0x7ffd8a413530;  alias, 1 drivers
v0x7ffd8a40d410_0 .net "cout", 0 0, L_0x7ffd8a413b80;  alias, 1 drivers
v0x7ffd8a40d4a0_0 .net "i1", 0 0, L_0x7ffd8a413d00;  1 drivers
v0x7ffd8a40d550_0 .net "i2", 0 0, L_0x7ffd8a413e20;  1 drivers
v0x7ffd8a40d5f0_0 .net "sum", 0 0, L_0x7ffd8a413900;  1 drivers
v0x7ffd8a40d6d0_0 .net "t1", 0 0, L_0x7ffd8a4139f0;  1 drivers
v0x7ffd8a40d770_0 .net "t2", 0 0, L_0x7ffd8a413a60;  1 drivers
v0x7ffd8a40d810_0 .net "t3", 0 0, L_0x7ffd8a413ad0;  1 drivers
S_0x7ffd8a40d930 .scope module, "fa4" "fa_g" 2 59, 2 20 0, S_0x7ffd8a40be80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x7ffd8a413f40 .functor XOR 1, L_0x7ffd8a4145d0, L_0x7ffd8a4146f0, L_0x7ffd8a413b80, C4<0>;
L_0x7ffd8a414030 .functor AND 1, L_0x7ffd8a4145d0, L_0x7ffd8a4146f0, C4<1>, C4<1>;
L_0x7ffd8a4140a0 .functor AND 1, L_0x7ffd8a4146f0, L_0x7ffd8a413b80, C4<1>, C4<1>;
L_0x7ffd8a414130 .functor AND 1, L_0x7ffd8a4145d0, L_0x7ffd8a413b80, C4<1>, C4<1>;
L_0x7ffd8a4141e0 .functor OR 1, L_0x7ffd8a414030, L_0x7ffd8a4140a0, L_0x7ffd8a414130, C4<0>;
v0x7ffd8a40db60_0 .net "cin", 0 0, L_0x7ffd8a413b80;  alias, 1 drivers
v0x7ffd8a40dc10_0 .net "cout", 0 0, L_0x7ffd8a4141e0;  alias, 1 drivers
v0x7ffd8a40dca0_0 .net "i1", 0 0, L_0x7ffd8a4145d0;  1 drivers
v0x7ffd8a40dd50_0 .net "i2", 0 0, L_0x7ffd8a4146f0;  1 drivers
v0x7ffd8a40dde0_0 .net "sum", 0 0, L_0x7ffd8a413f40;  1 drivers
v0x7ffd8a40dec0_0 .net "t1", 0 0, L_0x7ffd8a414030;  1 drivers
v0x7ffd8a40df60_0 .net "t2", 0 0, L_0x7ffd8a4140a0;  1 drivers
v0x7ffd8a40e000_0 .net "t3", 0 0, L_0x7ffd8a414130;  1 drivers
S_0x7ffd8a40e120 .scope module, "ha0" "fa_g" 2 55, 2 20 0, S_0x7ffd8a40be80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "cout"
    .port_info 2 /INPUT 1 "i1"
    .port_info 3 /INPUT 1 "i2"
    .port_info 4 /INPUT 1 "cin"
L_0x105a75170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7ffd8a412500 .functor XOR 1, L_0x7ffd8a412900, L_0x7ffd8a412a20, L_0x105a75170, C4<0>;
L_0x7ffd8a412570 .functor AND 1, L_0x7ffd8a412900, L_0x7ffd8a412a20, C4<1>, C4<1>;
L_0x7ffd8a412660 .functor AND 1, L_0x7ffd8a412a20, L_0x105a75170, C4<1>, C4<1>;
L_0x7ffd8a412710 .functor AND 1, L_0x7ffd8a412900, L_0x105a75170, C4<1>, C4<1>;
L_0x7ffd8a4127a0 .functor OR 1, L_0x7ffd8a412570, L_0x7ffd8a412660, L_0x7ffd8a412710, C4<0>;
v0x7ffd8a40e390_0 .net "cin", 0 0, L_0x105a75170;  1 drivers
v0x7ffd8a40e420_0 .net "cout", 0 0, L_0x7ffd8a4127a0;  alias, 1 drivers
v0x7ffd8a40e4c0_0 .net "i1", 0 0, L_0x7ffd8a412900;  1 drivers
v0x7ffd8a40e570_0 .net "i2", 0 0, L_0x7ffd8a412a20;  1 drivers
v0x7ffd8a40e600_0 .net "sum", 0 0, L_0x7ffd8a412500;  1 drivers
v0x7ffd8a40e6d0_0 .net "t1", 0 0, L_0x7ffd8a412570;  1 drivers
v0x7ffd8a40e770_0 .net "t2", 0 0, L_0x7ffd8a412660;  1 drivers
v0x7ffd8a40e810_0 .net "t3", 0 0, L_0x7ffd8a412710;  1 drivers
S_0x7ffd8a40f000 .scope generate, "genblk1[0]" "genblk1[0]" 5 12, 5 12 0, S_0x7ffd8a40bc90;
 .timescale -9 -12;
P_0x7ffd8a40f1c0 .param/l "i" 0 5 12, +C4<00>;
v0x7ffd8a40f240_0 .net *"_s0", 0 0, L_0x7ffd8a411e90;  1 drivers
S_0x7ffd8a40f2d0 .scope generate, "genblk1[1]" "genblk1[1]" 5 12, 5 12 0, S_0x7ffd8a40bc90;
 .timescale -9 -12;
P_0x7ffd8a40f4b0 .param/l "i" 0 5 12, +C4<01>;
v0x7ffd8a40f540_0 .net *"_s0", 0 0, L_0x7ffd8a411f30;  1 drivers
S_0x7ffd8a40f5f0 .scope generate, "genblk1[2]" "genblk1[2]" 5 12, 5 12 0, S_0x7ffd8a40bc90;
 .timescale -9 -12;
P_0x7ffd8a40f7b0 .param/l "i" 0 5 12, +C4<010>;
v0x7ffd8a40f850_0 .net *"_s0", 0 0, L_0x7ffd8a412050;  1 drivers
S_0x7ffd8a40f900 .scope generate, "genblk1[3]" "genblk1[3]" 5 12, 5 12 0, S_0x7ffd8a40bc90;
 .timescale -9 -12;
P_0x7ffd8a40fb00 .param/l "i" 0 5 12, +C4<011>;
v0x7ffd8a40fba0_0 .net *"_s0", 0 0, L_0x7ffd8a4120f0;  1 drivers
    .scope S_0x7ffd8a5235a0;
T_0 ;
    %vpi_call 3 6 "$dumpfile", "MAX(A,B).vcd" {0 0 0};
    %vpi_call 3 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ffd8a5235a0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7ffd8a5235a0;
T_1 ;
    %vpi_call 3 18 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, "ns", 32'sb00000000000000000000000000000101 {0 0 0};
    %vpi_call 3 19 "$monitor", "At time t=%t, i1=%4b, i2=%4b -------- max=%4b", $time, v0x7ffd8a410c50_0, v0x7ffd8a410d00_0, v0x7ffd8a410dd0_0 {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7ffd8a410c50_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7ffd8a410d00_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 3 29 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "5_bit_adder.v";
    "testbench_max.v";
    "max.v";
    "2_complement.v";
