git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-lduan23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172290757
git clone --depth 1 --no-tags https://github.com/xiaop1/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173054887
git clone --depth 1 --no-tags https://github.com/opencomputeproject/Project-Zipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174593531
git clone --depth 1 --no-tags https://github.com/projf/display_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173150157
git clone --depth 1 --no-tags https://github.com/denandz/lpc_sniffer_tpm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175122930
git clone --depth 1 --no-tags https://github.com/bluespec/Toooba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177825352
git clone --depth 1 --no-tags https://github.com/nandland/spi-slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174749554
git clone --depth 1 --no-tags https://github.com/cameronshinn/tiny-tpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172999098
git clone --depth 1 --no-tags https://github.com/ultraembedded/riscv_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175998038
git clone --depth 1 --no-tags https://github.com/SukkoPera/OpenAmiga500FastRamExpansion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173204308
git clone --depth 1 --no-tags https://github.com/ulx3s/fpga-odysseus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173545728
git clone --depth 1 --no-tags https://github.com/Lyncien/RISC-V-32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179019736
git clone --depth 1 --no-tags https://github.com/emeb/up5k_basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175261487
git clone --depth 1 --no-tags https://github.com/pablomarx/rodinia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177458743
git clone --depth 1 --no-tags https://github.com/mihir8181/VerilogHDL-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/172854356
git clone --depth 1 --no-tags https://github.com/Summer-Summer/ComputerArchitectureLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175780824
git clone --depth 1 --no-tags https://github.com/bradgrantham/alice5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175100691
git clone --depth 1 --no-tags https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175797694
git clone --depth 1 --no-tags https://github.com/JeffDeCola/my-verilog-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174155074
git clone --depth 1 --no-tags https://github.com/M-HHH/HDLBits_Practice_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174257631
git clone --depth 1 --no-tags https://github.com/neogeodev/NeoChips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177913199
git clone --depth 1 --no-tags https://github.com/supratimdas/NoobsCpu-8bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174510456
git clone --depth 1 --no-tags https://github.com/toivoh/gameduino-fpga-mods.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173540909
git clone --depth 1 --no-tags https://github.com/gongxunwu/sm4-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177555271
git clone --depth 1 --no-tags https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173066592
git clone --depth 1 --no-tags https://github.com/PrincetonUniversity/OPDB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178438213
git clone --depth 1 --no-tags https://github.com/n24bass/ice40_8bitworkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174365291
git clone --depth 1 --no-tags https://github.com/fox6666/RISC_V-multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175154573
git clone --depth 1 --no-tags https://github.com/fox6666/RISC_V-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176071986
git clone --depth 1 --no-tags https://github.com/open-dv/dma_axi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178106827
git clone --depth 1 --no-tags https://github.com/bootsector/smd-sixbutton-encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177353332
git clone --depth 1 --no-tags https://github.com/ZipCPU/zipversa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176623539
git clone --depth 1 --no-tags https://github.com/suda-morris/blog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174704591
git clone --depth 1 --no-tags https://github.com/BradMcDanel/multiplication-free-dnn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173989969
git clone --depth 1 --no-tags https://github.com/mdhardenburgh/deltaSigmaADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177715876
git clone --depth 1 --no-tags https://github.com/rongcuid/MSCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173362503
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-1943_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173943530
git clone --depth 1 --no-tags https://github.com/Fede997/RISCV-PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173432308
git clone --depth 1 --no-tags https://github.com/vfinotti/ahb3lite_wb_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177055812
git clone --depth 1 --no-tags https://github.com/emeb/up5k_6502.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174008594
git clone --depth 1 --no-tags https://github.com/imaoca/dl166.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178610858
git clone --depth 1 --no-tags https://github.com/RomeoMe5/De10-Lite_HDL_GPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176575678
git clone --depth 1 --no-tags https://github.com/wancong3/BUAA_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178872582
git clone --depth 1 --no-tags https://github.com/Verdvana/OV5640_SDRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173724907
git clone --depth 1 --no-tags https://github.com/madamalarevanth/32-bit-processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177504006
git clone --depth 1 --no-tags https://github.com/erdemtuna/verilog-quartus-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176350174
git clone --depth 1 --no-tags https://github.com/doggyguang/SVD_CHIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177431604
git clone --depth 1 --no-tags https://github.com/s311354/ARM_M3_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175144457
git clone --depth 1 --no-tags https://github.com/gongxunwu/sm3-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177555812
git clone --depth 1 --no-tags https://github.com/devantech/iceFUN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178008574
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/wrapper_for_8bitworkshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176056603
git clone --depth 1 --no-tags https://github.com/kairavkkp/Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175931063
git clone --depth 1 --no-tags https://github.com/zvict/CODLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178374195
git clone --depth 1 --no-tags https://github.com/osresearch/fpga-class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173304258
git clone --depth 1 --no-tags https://github.com/Rapidnack/MAX10FB_FM_Stereo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177259086
git clone --depth 1 --no-tags https://github.com/kamiyaowl/chisel-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175045647
git clone --depth 1 --no-tags https://github.com/li-chengkun/The-car-base-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174480917
git clone --depth 1 --no-tags https://github.com/StanfordAHA/PowerDomainDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175857824
git clone --depth 1 --no-tags https://github.com/winterfell1610/Winograd_lenet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175924425
git clone --depth 1 --no-tags https://github.com/5seunghoon/VerilogVendingMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175348351
git clone --depth 1 --no-tags https://github.com/AravindGanesh/fpga_idp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174382305
git clone --depth 1 --no-tags https://github.com/nitheeshkm/conv_net_hw_acceleration.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177460753
git clone --depth 1 --no-tags https://github.com/Tawfeeq04/High-Frequency-PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/179125481
git clone --depth 1 --no-tags https://github.com/kishanpatelec/UART-for-bluetooth-module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175948336
git clone --depth 1 --no-tags https://github.com/vtta/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177289247
git clone --depth 1 --no-tags https://github.com/yh08037/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174042441
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SuperBreakout_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176617828
git clone --depth 1 --no-tags https://github.com/fughilli/ledsuit-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178355189
git clone --depth 1 --no-tags https://github.com/ColtonBeery/Digital_Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175472724
git clone --depth 1 --no-tags https://github.com/piface314/mips-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177039499
git clone --depth 1 --no-tags https://github.com/ebarrio/Zynq-designs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173485130
git clone --depth 1 --no-tags https://github.com/happytianhao/signal6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176744464
git clone --depth 1 --no-tags https://github.com/ydnatag/spl2019_cocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176579635
git clone --depth 1 --no-tags https://github.com/zzemu-cn/TP801_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173059417
git clone --depth 1 --no-tags https://github.com/Treaa/Digit-Serial-multiplier-based-on-systolic-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178871754
git clone --depth 1 --no-tags https://github.com/Rapidnack/MAX1k_FM_Mono.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173514578
git clone --depth 1 --no-tags https://github.com/VinStarry/MIPS_pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173689315
git clone --depth 1 --no-tags https://github.com/weiqingw/CSC258-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173532985
git clone --depth 1 --no-tags https://github.com/shalan/synth-bench-ML.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175808891
git clone --depth 1 --no-tags https://github.com/deekshithkrishnegowda/Pipeline-Floating-Point-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174464843
git clone --depth 1 --no-tags https://github.com/Alan-chenhx/FPGA_Game_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/176154329
git clone --depth 1 --no-tags https://github.com/ryanleebunch/MASH_DSM_DAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174895599
git clone --depth 1 --no-tags https://github.com/kangzero/SPU-Cell-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175564172
git clone --depth 1 --no-tags https://github.com/cyusuftas/ARM-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177933751
git clone --depth 1 --no-tags https://github.com/gordielsky/snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174230107
git clone --depth 1 --no-tags https://github.com/takao-kihara/tsmc65.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178344111
git clone --depth 1 --no-tags https://github.com/evrinoma/openCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/173991788
git clone --depth 1 --no-tags https://github.com/jotego/jtpopeye.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/175197601
git clone --depth 1 --no-tags https://github.com/ritesh99rakesh/FPGA_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174193101
git clone --depth 1 --no-tags https://github.com/tanner-b/Castle-Chaos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/174232823
git clone --depth 1 --no-tags https://github.com/pimdegroot/Fomu-rgbblink.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178637928
git clone --depth 1 --no-tags https://github.com/SamanKhamesian/Special-Purpose-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177334035
git clone --depth 1 --no-tags https://github.com/dmitrodem/occan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/177841194
git clone --depth 1 --no-tags https://github.com/twweeb/NTHU-LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178531439
git clone --depth 1 --no-tags https://github.com/4mbilal/FPGA_ImageSegmentation_Online_KMeans.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/178431134
