Design Assistant report for cineraria
Wed Apr 03 13:53:04 2013
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. High Violations
  5. Medium Violations
  6. Information only Violations
  7. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Wed Apr 03 13:53:04 2013 ;
; Revision Name                     ; cineraria                           ;
; Top-level Entity Name             ; cineraria                           ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 327                                 ;
; - Rule D101                       ; 252                                 ;
; - Rule D103                       ; 75                                  ;
; Total Medium Violations           ; 15                                  ;
; - Rule C106                       ; 1                                   ;
; - Rule R102                       ; 1                                   ;
; - Rule R105                       ; 2                                   ;
; - Rule D102                       ; 11                                  ;
; Total Information only Violations ; 251                                 ;
; - Rule T101                       ; 201                                 ;
; - Rule T102                       ; 50                                  ;
+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Option                                                                                                                                                                                                                                                                               ; Setting      ; To       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+
; Design Assistant mode                                                                                                                                                                                                                                                                ; Post-Fitting ;          ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                                                                                                                                        ; 25           ;          ;
; Minimum number of clock port feed by gated clocks                                                                                                                                                                                                                                    ; 30           ;          ;
; Minimum number of node fan-out                                                                                                                                                                                                                                                       ; 30           ;          ;
; Maximum number of nodes to report                                                                                                                                                                                                                                                    ; 50           ;          ;
; Rule C101: Gated clock should be implemented according to the Altera standard scheme                                                                                                                                                                                                 ; On           ;          ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                                                                                                                                        ; On           ;          ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                                                                                                                                          ; On           ;          ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                                                                                                                                   ; On           ;          ;
; Rule C105: Clock signal should be a global signal (Rule applies during post-fitting analysis. This rule applies during both post-fitting analysis and post-synthesis analysis if the design targets a MAX 3000 or MAX 7000 device. For more information, see the Help for the rule.) ; On           ;          ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                                                                                                         ; On           ;          ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                                                                                                                                         ; On           ;          ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                                                                                                ; On           ;          ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                                                                                                                                    ; On           ;          ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                                                                                                                                  ; On           ;          ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                                                                                            ; On           ;          ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                                                                                                                                     ; On           ;          ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                                                                                                                                             ; On           ;          ;
; Rule A101: Design should not contain combinational loops                                                                                                                                                                                                                             ; On           ;          ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                                                                                                                                           ; On           ;          ;
; Rule A103: Design should not contain delay chains                                                                                                                                                                                                                                    ; On           ;          ;
; Rule A104: Design should not contain ripple clock structures                                                                                                                                                                                                                         ; On           ;          ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                                                                                                                                           ; On           ;          ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                                                                                                                                         ; On           ;          ;
; Rule A107: Design should not contain SR latches                                                                                                                                                                                                                                      ; On           ;          ;
; Rule A108: Design should not contain latches                                                                                                                                                                                                                                         ; On           ;          ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                                                                                                                                             ; On           ;          ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                                                                                                                                ; On           ;          ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                                                                                                                                              ; On           ;          ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                                                                                                                                ; On           ;          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                                                                                                                                        ; On           ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; On           ;          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                                                                                                                                              ; On           ;          ;
; Rule M101: Data bits are not synchronized when transferred to the state machine of asynchronous clock domains                                                                                                                                                                        ; Off          ;          ;
; Rule M102: No reset signal defined to initialize the state machine                                                                                                                                                                                                                   ; Off          ;          ;
; Rule M103: State machine should not contain an unreachable state                                                                                                                                                                                                                     ; Off          ;          ;
; Rule M104: State machine should not contain a deadlock state                                                                                                                                                                                                                         ; Off          ;          ;
; Rule M105: State machine should not contain a dead transition                                                                                                                                                                                                                        ; Off          ;          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[7] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[6] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[5] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[4] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[3] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[2] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[1] ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain                                                                                                                 ; Off          ; wdata[0] ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; High Violations                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                   ; Name                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 1                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[4]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[4]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 2                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[6]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[6]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 3                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "altera_reserved_tck"                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                            ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|ir[0] ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 4                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "altera_reserved_tck"                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                            ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|ir[1] ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 5                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[3]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[3]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 6                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[2]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[2]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 7                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[5]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[5]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 8                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[11]                                                                                                                                                                                                            ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[11]                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 9                 ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[9]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[9]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 10                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[7]                                                                                                                                                                                                            ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata[7]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 11                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[6]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[6]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 12                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[0]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[0]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 13                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[1]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[1]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 14                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[2]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[2]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 15                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[3]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[3]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 16                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[4]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[4]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 17                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[5]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[5]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 18                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[7]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[7]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 19                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[3]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[4]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[5]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[6]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[7]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[8]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[18]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[19]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[16]                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 20                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[0]                                                                                                                                                                                                          ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_byteenable[0]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 21                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[7]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[7]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 22                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[8]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[8]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 23                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[3]                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[6]                                                                                                                                                                                 ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 24                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg                                                                                                                                                                ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                                                                                                                 ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[18]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[19]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[16]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[17]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[14]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[15]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[10]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[13]                                                                                                                                                                                  ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[12]                                                                                                                                                                                  ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 25                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[9]                                                                                                                                                                                                             ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[9]                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 26                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[10]                                                                                                                                                                                                            ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address[10]                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 27                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[10]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata[10]                                                                                                                                                                                                              ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 28                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[10]                                                                                                                                                                                                          ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[10]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 29                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[8]                                                                                                                                                                                                           ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[8]                                                                                                                                                                                                             ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 30                ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"       ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[12]                                                                                                                                                                                                          ;
;  Destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"  ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata[12]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 31                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 31                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[11]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 32                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 32                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[13]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 33                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 33                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[15]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 34                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 34                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[14]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 35                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 35                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[18]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 36                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 36                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[19]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 37                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 37                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[19]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 38                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 38                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[21]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 39                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 39                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[23]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 40                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 40                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[23]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 41                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 41                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[16]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 42                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 42                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[17]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 43                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 43                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[20]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 44                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 44                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[22]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 45                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 45                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[23]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 46                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 46                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[3]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 47                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 47                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[31]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 48                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 48                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[30]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 49                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 49                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[29]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 50                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 50                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[28]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 51                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 51                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[27]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 52                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 52                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[26]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 53                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 53                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[25]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 54                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 54                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[24]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 55                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 55                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[1]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 56                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 56                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[4]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 57                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 57                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[2]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 58                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 58                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[0]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 59                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 59                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[1]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 60                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 60                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[5]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 61                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 61                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[2]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 62                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 62                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[3]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 63                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 63                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[22]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 64                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 64                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[22]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 65                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 65                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[21]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 66                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 66                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[21]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 67                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 67                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[20]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 68                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 68                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[20]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 69                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 69                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[31]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 70                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 70                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[17]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 71                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 71                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[17]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 72                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 72                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[16]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 73                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 73                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[16]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 74                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 74                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[25]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 75                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 75                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[19]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 76                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 76                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[18]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 77                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 77                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[18]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 78                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 78                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[26]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 79                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 79                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[2]                                                                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 80                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 80                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[6]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 81                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 81                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[5]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 82                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 82                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[4]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 83                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 83                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[28]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 84                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 84                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[12]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 85                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 85                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[12]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 86                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 86                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|scanena_reg                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 87                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 87                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[0]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 88                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 88                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[8]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 89                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 89                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[1]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 90                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 90                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[2]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 91                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 91                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[3]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 92                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 92                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[4]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 93                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 93                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[5]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 94                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 94                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[6]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 95                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 95                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|datacount[7]                                                                                                                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 96                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 96                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[24]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 97                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 97                                                                                                               ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[24]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 98                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 98                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[8]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 99                ;                                                                                                                                                                                                                                                                                        ;
;  Structure 99                                                                                                               ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[27]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 100               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 100                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[11]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 101               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 101                                                                                                              ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[11]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 102               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 102                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[9]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 103               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 103                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[30]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 104               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 104                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[14]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 105               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 105                                                                                                              ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[14]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 106               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 106                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[0]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 107               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 107                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[29]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 108               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 108                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[13]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 109               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 109                                                                                                              ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[13]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 110               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 110                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[2]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 111               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 111                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[3]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 112               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 112                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[1]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 113               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 113                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[15]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 114               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 114                                                                                                              ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[15]                                                                                                                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 115               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 115                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[20]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 116               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 116                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[4]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 117               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 117                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[5]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 118               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 118                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[6]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 119               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 119                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[7]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 120               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 120                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[8]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 121               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 121                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[9]                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 122               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 122                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[10]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 123               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 123                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[11]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 124               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 124                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[12]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 125               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 125                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[13]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 126               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 126                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[14]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 127               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 127                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[15]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 128               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 128                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[16]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 129               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 129                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[17]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 130               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 130                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[18]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 131               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 131                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[19]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 132               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 132                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[21]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 133               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 133                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[24]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 134               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 134                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[22]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 135               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 135                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[23]                                                                                                                                                          ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 136               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 136                                                                                                              ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[12]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 137               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 137                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[0]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 138               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 138                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[1]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 139               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 139                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[2]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 140               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 140                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[4]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 141               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 141                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[6]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 142               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 142                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[3]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 143               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 143                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[5]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 144               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 144                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[9]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 145               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 145                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[8]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 146               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 146                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[10]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 147               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 147                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[7]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 148               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 148                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[12]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 149               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 149                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[11]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 150               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 150                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[13]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 151               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 151                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[14]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 152               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 152                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[14]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 153               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 153                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[13]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 154               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 154                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[12]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 155               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 155                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[11]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 156               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 156                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[10]                                                                                                                                                                                                           ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 157               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 157                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[9]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 158               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 158                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[8]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 159               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 159                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[7]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 160               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 160                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[6]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 161               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 161                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[5]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 162               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 162                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[4]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 163               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 163                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[3]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 164               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 164                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[2]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 165               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 165                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[1]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 166               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 166                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[0]                                                                                                                                                                                                            ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 167               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 167                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[15]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 168               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 168                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[15]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 169               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 169                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[14]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 170               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 170                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[14]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 171               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 171                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[13]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 172               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 172                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[13]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 173               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 173                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[12]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 174               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 174                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[12]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 175               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 175                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[11]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 176               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 176                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[11]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 177               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 177                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[10]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 178               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 178                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[10]                                                                                                                   ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 179               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 179                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[9]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 180               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 180                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[9]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 181               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 181                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[8]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 182               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 182                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[8]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 183               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 183                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[7]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 184               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 184                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[7]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 185               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 185                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[6]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 186               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 186                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[6]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 187               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 187                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[5]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 188               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 188                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[5]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 189               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 189                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[4]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 190               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 190                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[4]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 191               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 191                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[3]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 192               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 192                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[3]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 193               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 193                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[2]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 194               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 194                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[2]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 195               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 195                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[1]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 196               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 196                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[1]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 197               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 197                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FL:U_fl|output_reg[0]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 198               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 198                                                                                                              ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|loreley_waveadder_sats16reg:\GEN_FR:U_fr|output_reg[0]                                                                                                                    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 199               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 199                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[4]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 200               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 200                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[4]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 201               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 201                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[8]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 202               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 202                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[8]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 203               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 203                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[6]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 204               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 204                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[6]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 205               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 205                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[2]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 206               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 206                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[2]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 207               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 207                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[0]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 208               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 208                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[1]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 209               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 209                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[3]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 210               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 210                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[3]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 211               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 211                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[5]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 212               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 212                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[5]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 213               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 213                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[7]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 214               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 214                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[7]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 215               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 215                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[9]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 216               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 216                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_B|qout_reg[9]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 217               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 217                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[0]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 218               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 218                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[2]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 219               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 219                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[2]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 220               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 220                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[8]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 221               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 221                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[8]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 222               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 222                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[6]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 223               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 223                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[6]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 224               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 224                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[4]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 225               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 225                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[4]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 226               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 226                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[1]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 227               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 227                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[3]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 228               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 228                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[3]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 229               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 229                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[5]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 230               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 230                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[5]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 231               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 231                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[7]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 232               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 232                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[7]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 233               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 233                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[9]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 234               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 234                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_G|qout_reg[9]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 235               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 235                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[0]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 236               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 236                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[6]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 237               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 237                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[6]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 238               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 238                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[8]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 239               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 239                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[8]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 240               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 240                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[4]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 241               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 241                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[4]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 242               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 242                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[2]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 243               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 243                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[2]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 244               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 244                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[1]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 245               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 245                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[3]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 246               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 246                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[3]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 247               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 247                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[7]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 248               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 248                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[7]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 249               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 249                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[9]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 250               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 250                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[9]                                                                                                                                                                                                                                     ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 251               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 251                                                                                                              ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[5]                                                                                                                                                                                                                               ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains - Structure 252               ;                                                                                                                                                                                                                                                                                        ;
;  Structure 252                                                                                                              ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|qout_reg[5]                                                                                                                                                                                                                                     ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 1       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|irqena_reg                                                                                                                                                                ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 2       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|psw:the_psw|irq_mask[0]                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 3       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsirqena_reg                                                                                                                                                                                                                              ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 4       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg                                                                                                                                                                                                ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 5       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[3]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[18]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[18]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[19]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[19]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[16]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[16]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[17]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[17]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 6       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg                                                                                                                                                                ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[3]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[18]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[18]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[19]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[19]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[16]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[16]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[17]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[17]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 7       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                                                                                    ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 8       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 9       ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqslotreq_reg                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:spu_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 10      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[2]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[3]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 11      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[3]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg[2]                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[3]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[4]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[4]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 12      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmairqena_reg                                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:mmcdma_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 13      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsirq_reg                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:vga_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 14      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|systimer:the_systimer|timeout_occurred                                                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                              ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 15      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|systimer:the_systimer|control_register[0]                                                                                                                                                                                                                               ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                              ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:systimer_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 16      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|psw:the_psw|edge_capture[0]                                                                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 17      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|psw:the_psw|edge_capture[1]                                                                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 18      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|psw:the_psw|irq_mask[1]                                                                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1                                                        ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_out                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 19      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[20]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[20]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[20]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[21]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[21]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 20      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[4]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[5]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[5]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[4]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[4]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 21      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[5]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[5]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[5]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[6]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[6]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 22      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[6]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[6]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[6]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[7]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[7]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 23      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[7]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[7]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[7]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[8]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[8]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 24      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[8]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[8]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[8]                                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[9]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[9]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 25      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[9]                                                                                                                                                           ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[10]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[10]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[9]                                                                                                                                                                                   ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[9]                                                                                                                                                                                                  ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 26      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[10]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[10]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[10]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[11]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[11]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 27      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[11]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[12]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[12]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[11]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[11]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 28      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[12]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[13]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[13]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[12]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[12]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 29      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[13]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[14]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[14]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[13]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[13]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 30      ;                                                                                                                                                                                                                                                                                        ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"       ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[14]                                                                                                                                                          ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[14]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[14]                                                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg[15]                                                                                                                                                                                  ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|registered_upstream_address[15]                                                                                                                                                                                                 ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 31      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 31                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[15]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 32      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 32                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[16]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 33      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 33                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[17]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 34      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 34                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[18]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 35      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 35                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[19]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 36      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 36                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[21]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 37      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 37                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[24]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 38      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 38                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[22]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 39      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 39                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[23]                                                                                                                                                          ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 40      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 40                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[0]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 41      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 41                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[1]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 42      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 42                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[2]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 43      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 43                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[4]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 44      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 44                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[6]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 45      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 45                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[3]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 46      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 46                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[5]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 47      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 47                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[9]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 48      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 48                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[8]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 49      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 49                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[10]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 50      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 50                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[7]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 51      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 51                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[12]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 52      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 52                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[11]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 53      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 53                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[13]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 54      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 54                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg[14]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 55      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 55                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[14]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 56      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 56                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[13]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 57      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 57                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[12]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 58      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 58                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[11]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 59      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 59                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[10]                                                                                                                                                                                                           ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 60      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 60                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[9]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 61      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 61                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[8]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 62      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 62                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[7]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 63      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 63                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[6]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 64      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 64                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[5]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 65      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 65                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[4]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 66      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 66                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[3]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 67      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 67                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[2]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 68      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 68                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[1]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 69      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 69                                                                                                               ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg[0]                                                                                                                                                                                                            ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 70      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 70                                                                                                               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[0]                                                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 71      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 71                                                                                                               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg[1]                                                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 72      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 72                                                                                                               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[0]                                                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 73      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 73                                                                                                               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg[1]                                                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 74      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 74                                                                                                               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[0]                                                                                                                                                                                                                               ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains - Structure 75      ;                                                                                                                                                                                                                                                                                        ;
;  Structure 75                                                                                                               ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg[1]                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Medium Violations                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule name                                                                                                                                                                                                ; Name                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                                                             ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]                                                                                                                                        ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_rot[23]                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_rot[7]                                                                                                                                                                       ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_rn[3]                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_step1[15]                                                                                                                                                                ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_rot[28]                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_rot[12]                                                                                                                                                                      ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_rn[2]                                                                                                                                                                    ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_step1[0]                                                                                                                                                                 ;
;  Positive edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_step1[4]                                                                                                                                                                 ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[23]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[10]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[26]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[2]                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[18]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[21]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[5]                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[25]                                                                                                                                                               ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[9]                                                                                                                                                                ;
;  Negative edge destination node(s) list                                                                                                                                                                  ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Mn_rot_step2[31]                                                                                                                                                               ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                                                    ; KEY[0]                                                                                                                                                                                                                          ;
;  Reset signal destination node(s) list                                                                                                                                                                   ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|pll_lock_sync                                                                                                                                           ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out~_Duplicate_1                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|dacout_reg                                                                                                          ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|dse_reg[0]                                                                                                          ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|osvpcm_reg[3]                                                                                                       ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[0]                                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[6]                                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[1]                                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[2]                                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[3]                                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[4]                                                                                                                         ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]"                                                             ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[5]                                                                                                                         ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmreq_reg                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|fillreq_reg                                                                                                                               ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|fillreq_0                                                                                                                                 ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|statebusy_reg                                                                                                                             ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|readstate.IDLE                                                                                                                            ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|readstate.DONE                                                                                                                            ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|readstate.BURSTREAD                                                                                                                       ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|readstate.READWAIT                                                                                                                        ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|romread_n_reg                                                                                                                             ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                  ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|romread_n_0                                                                                                                               ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                                                                ; nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out                                                                                                                      ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsirqena_reg                                                                                                                                                                       ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[7]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[6]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[0]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[1]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[2]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[3]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[4]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vsynccounter_reg[5]                                                                                                                                                                ;
;  Reset signal destination node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]"                                                                  ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vs_1_reg                                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|vsync_reg                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[0]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[3]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[1]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[2]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[7]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[4]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[5]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[6]                                                                                                                                                           ;
;  Reset signal destination node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]"                                                             ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_syncgen:U0|hcount[8]                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 1                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                            ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1                                                                                                                                                         ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                      ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_address                                                                                                                                                           ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 2                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                            ; nios2_fpu:inst|psw:the_psw|irq_mask                                                                                                                                                                                             ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                              ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 3                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                            ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1                                                                                                                                                       ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                      ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|master_writedata                                                                                                                                                         ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 4                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                            ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg                                                                                                                                                                 ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                      ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|topaddr_reg                                                                                                                                                             ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 5                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                            ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg                                                                                                       ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                      ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|cacheaddr_reg                                                                                                                             ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                      ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_wromcache:U_cache|pcmaddr_reg                                                                                                                               ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 6                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                            ; nios2_fpu:inst|psw:the_psw|edge_capture                                                                                                                                                                                         ;
;  Synchronizer node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"                                                                              ; nios2_fpu:inst|nios2_fast_fpu_data_master_arbitrator:the_nios2_fast_fpu_data_master|psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master_module:psw_s1_irq_from_sa_clock_crossing_nios2_fast_fpu_data_master|data_in_d1 ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 7                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                            ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg                                                                                                                                                        ;
;  Synchronizer node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                 ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACL|pcma_reg                                                                                                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 8                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]" - (Bus)                                                                            ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg                                                                                                                                                        ;
;  Synchronizer node(s) from clock "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]" - (Bus)                                                                 ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|wsg_dsdac:U_DACR|pcma_reg                                                                                                            ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 9                       ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[0]" - (Bus)       ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg                                                                                                                                                                           ;
;  Synchronizer node(s) from clock "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]" - (Bus) ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_ser_reg                                                                                                                                                                          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 10                      ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[0]" - (Bus)       ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg                                                                                                                                                                           ;
;  Synchronizer node(s) from clock "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]" - (Bus) ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_ser_reg                                                                                                                                                                          ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain - Structure 11                      ;                                                                                                                                                                                                                                 ;
;  Source node(s) from clock "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[0]" - (Bus)       ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg                                                                                                                                                                           ;
;  Synchronizer node(s) from clock "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]" - (Bus) ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_ser_reg                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Information only Violations                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule name                                                        ; Name                                                                                                                                                                                                                                                                                                      ; Fan-Out ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|Equal3~0                                                                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out~clkctrl                                                                                                                                                                                        ; 1499    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                          ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                       ; 183     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; ~GND                                                                                                                                                                                                                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_stall                                                                                                                                                                                                                                                  ; 955     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_ci_multi_stall                                                                                                                                                                                                                                         ; 971     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master|Equal0~1                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_stall                                                                                                                                                                                                                                                  ; 193     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_regnum_a_cmp_D                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fast_fpu_jtag_debug_module_begintransfer~0                                                                                                                                                          ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fpu_burst_4_downstream_granted_nios2_fast_fpu_jtag_debug_module~0                                                                                                                                   ; 93      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out~clkctrl                                                                                                                                                                                        ; 4057    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                          ; 4569    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|r_1~1                                                                                                                                                                                                             ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_wb_wr_active                                                                                                                                                                                                                                        ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_read                                                                                                                                                                                                                                          ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_write                                                                                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_alu_subtract                                                                                                                                                                                                                                      ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|nios2_fpu_burst_7_downstream_read_data_valid_ipl_memory_s1_shift_register                                                                                                                                                                       ; 39      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|internal_nios2_fast_fpu_instruction_master_granted_nios2_fpu_burst_7_upstream                                                                                                                                         ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|internal_nios2_fast_fpu_instruction_master_granted_nios2_fpu_burst_1_upstream~1                                                                                                                                       ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_ic_fill_starting~1                                                                                                                                                                                                                                     ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_pc[21]~1                                                                                                                                                                                                                                               ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|state_idle                                                                                                                                                                                                                                         ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_4_upstream_arbitrator:the_nios2_fpu_burst_4_upstream|internal_nios2_fast_fpu_instruction_master_granted_nios2_fpu_burst_4_upstream                                                                                                                                         ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_pipe_flush                                                                                                                                                                                                                                             ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_hbreak_req                                                                                                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_iw[2]~1                                                                                                                                                                                                                                                ; 47      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[2]                                                                                                                                                   ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[10]~0                                                                                                                                                ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1|peripheral_bridge_m1_run                                                                                                                                                                                                          ; 53      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_8_downstream_arbitrator:the_nios2_fpu_burst_8_downstream|r_1~3                                                                                                                                                                                                             ; 59      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1|peripheral_bridge_m1_readdatavalid~8                                                                                                                                                                                              ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl                                                                                                                                                                                                          ; 2079    ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|nios2_fpu_burst_2_upstream_this_cycle_is_the_last_burst~2                                                                                                                                                             ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_2_upstream|updated_one_count~1                                                ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_1_downstream_granted_sdram_s1~0                                                                                                                                                                                                  ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_0_downstream_granted_sdram_s1~0                                                                                                                                                                                                  ; 71      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|r_1~1                                                                                                                                                                                                             ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[42]~0                                                                                                                                                                                                        ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_2:the_nios2_fpu_burst_2|upstream_read_run                                                                                                                                                                                                                                  ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_2_upstream_arbitrator:the_nios2_fpu_burst_2_upstream|internal_nios2_fast_fpu_data_master_requests_nios2_fpu_burst_2_upstream~0                                                                                                                                             ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_fill_active                                                                                                                                                                                                                                         ; 54      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_8_upstream_arbitrator:the_nios2_fpu_burst_8_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_8_upstream|updated_one_count~0                                                ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|nios2_fpu_burst_6_downstream_read_data_valid_ipl_memory_s1_shift_register                                                                                                                                                                       ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|reg_downstream_read                                                                                                                                                                                                                                ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream|r_0~1                                                                                                                                                                                                             ; 61      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_6:the_nios2_fpu_burst_6|reg_downstream_write                                                                                                                                                                                                                               ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_mem_bypass_pending                                                                                                                                                                                                                                     ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_ctrl_rdctl_inst                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_wb_update_av_writedata                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fast_fpu_jtag_debug_module_address[8]~0                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_pc[21]~0                                                                                                                                                                                                                                               ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream|r_0~2                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                                 ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_iw[21]                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_ctrl_hi_imm16                                                                                                                                                                                                                                          ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_iw[4]                                                                                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_alu_result~0                                                                                                                                                                                                                                           ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_logic                                                                                                                                                                                                                                             ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream_module:rdv_fifo_for_nios2_fast_fpu_instruction_master_to_nios2_fpu_burst_1_upstream|updated_one_count~0                                  ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|za_valid                                                                                                                                                                                                                                                                   ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[6]                                                                                                                                                                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[8]                                                                                                                                                                                                                                                                 ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[3]                                                                                                                                                                                                                                                                 ; 46      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                                                                                                                                           ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_2_downstream_granted_sdram_s1~0                                                                                                                                                                                                  ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_3:the_nios2_fpu_burst_3|state_idle                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|state.REGREAD0                                                                                                                                                                                ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|sync_fs_reg                                                                                                                                                                                  ; 122     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|bclkcount[6]                                                                                                                                                                                                   ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                     ; 226     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[4]                                                                                                                                                   ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[4]                                                                                                                                                        ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_8:the_nios2_fpu_burst_8|pending_register_enable~1                                                                                                                                                                                                                          ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_src2_reg[10]~1                                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_src2_reg[10]~0                                                                                                                                                                                                                                         ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_wr_data_unfiltered[31]~0                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_en_d1                                                                                                                                                                                                                                                  ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_logic_op[0]                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:nios2_fast_fpu_jtag_debug_module_phy|virtual_state_sdr~0                              ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                               ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|internal_jdo1[36]        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|internal_jdo1[37]        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|internal_MonDReg[0]~47                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_nios2_ocimem:the_nios2_fast_fpu_nios2_ocimem|MonAReg[10]                                                                                                                            ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|take_action_ocimem_b     ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_src1[11]~1                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_logic_op[1]                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_src2_hazard_E                                                                                                                                                                                                                                          ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_ctrl_mem                                                                                                                                                                                                                                               ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_sign_dffe1                                                                                                                  ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_div_negate_src2~0                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[3]                                                                                                                                                        ; 105     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter|use_registered                                                                                                                                                     ; 51      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter|set_use_registered                                                                                                                                                 ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[2]                                                                                                                                                        ; 132     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_rot_fill_bit                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                   ; 52      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_rn[3]                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Add6~2                                                                                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|Add6~5                                                                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_pixelsimd_inst:the_nios2_fast_fpu_pixelsimd_inst|pixelsimd:nios2_fast_fpu_pixelsimd_inst|Mux28~0                                                                                                                                                                            ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[6]                                                                                                                                                                                                                                                  ; 91      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[7]                                                                                                                                                                                                                                                  ; 83      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[8]                                                                                                                                                                                                                                                  ; 41      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_ctrl_a_not_src                                                                                                                                                                                                                                         ; 36      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_src1[11]~0                                                                                                                                                                                                                                             ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_hth:auto_generated|pipeline_dffe[8]                                                                  ; 99      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_div_negate_src1~0                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_mul_stall_d3                                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_mul_stall                                                                                                                                                                                                                                              ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_rn[2]                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_5_upstream_arbitrator:the_nios2_fpu_burst_5_upstream|rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream_module:rdv_fifo_for_nios2_fast_fpu_data_master_to_nios2_fpu_burst_5_upstream|updated_one_count~0                                                ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|process_0~0                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                     ; 150     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg[2]~0                                                                                                                                                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out                                                                                                                                                                                                ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|state.REGRMD                                                                                                                                                  ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|state.REGREAD2                                                                                                                                                                                ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg                                                                                                                                                                                   ; 121     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|envena_reg~0                                                                                                                                                                                  ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|process_1~1                                                                                                                                                                                  ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|gpio0:the_gpio0|process_2~1                                                                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1|peripheral_bridge_m1_readdata~4                                                                                                                                                                                                   ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|gpio0_s1_arbitrator:the_gpio0_s1|gpio0_s1_waits_for_read~0                                                                                                                                                                                                                                 ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[8]~73                                                                                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|process_0~1                                                                                                                                                                                                                  ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                                                                                                                       ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[3]                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master|nios2_fast_fpu_custom_instruction_master_multi_result~69                                                                                                                                  ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_slow_inst_result[27]~0                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_div_quot_en                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_div_den_en                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_div_do_sub                                                                                                                                                                                                                                             ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_div_rem_en                                                                                                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_rot_rn[4]                                                                                                                                                                                                                                              ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irq32bit_reg[1]~33                                                                                                                                         ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|state.ENC0                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_bank_reg[0]~0                                                                                                                                                                            ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|endflag_reg                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|endflag_reg~3                                                                                                                                                                                 ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|endaddr_reg[0]~0                                                                                                                                                                              ; 62      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|incaddr_reg[15]~59                                                                                                                                                                            ; 45      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|envena_reg                                                                                                                                                                                    ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqsetaddr_reg[3]                                                                                                                                          ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqsetaddr_reg[4]                                                                                                                                          ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqsetaddr_reg[2]                                                                                                                                          ; 38      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqsetaddr_reg[5]                                                                                                                                          ; 40      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irq32bit_reg[29]~31                                                                                                                                        ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state.VOL_AUX0                                                                                                                                                                               ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state.VOL_RR                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state.VOL_RL                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state.VOL_FR                                                                                                                                                                                 ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state.VOL_FL                                                                                                                                                                                 ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_waveadder:U_waveaddr|state~27                                                                                                                                                                                     ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|process_0~0                                                                                                                                                                                   ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|M_div_negate_result                                                                                                                                                                                                                                      ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[26]~2                                                                                                      ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|add_sub_dffe1                                                                                                                     ; 55      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_sign_dffe1                                                                                                                  ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|exp_diff_abs_exceed_max_w[2]~2                                                                                                    ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[0]                                                                                                      ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[4]~1                                                                                                    ; 37      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|denormal_res_dffe4                                                                                                                ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                                                                                                         ; 31      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master|Equal1~1                                                                                                                                                                                  ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|systimer:the_systimer|snap_strobe~0                                                                                                                                                                                                                                                        ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|systimer:the_systimer|process_0~1                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|systimer:the_systimer|process_0~0                                                                                                                                                                                                                                                          ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|state_idle                                                                                                                                                                                                                                         ; 56      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|vga:the_vga|vga_component:vga|vga_avm:U1|read_reg                                                                                                                                                                                                                                          ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|i_readdatavalid_d1                                                                                                                                                                                                                                       ; 35      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_7:the_nios2_fpu_burst_7|state_idle                                                                                                                                                                                                                                         ; 44      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_1:the_nios2_fpu_burst_1|state_idle                                                                                                                                                                                                                                         ; 50      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_6_upstream_arbitrator:the_nios2_fpu_burst_6_upstream|internal_nios2_fast_fpu_data_master_granted_nios2_fpu_burst_6_upstream                                                                                                                                                ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[42]~1                                                                                                                                                                                                        ; 43      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|active_addr[23]~28                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[0]                                                                                                                                                                                                                                                                 ; 57      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[4]                                                                                                                                                                                                                                                                 ; 65      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|active_addr[23]~26                                                                                                                                                                                                                                                         ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|refresh_request                                                                                                                                                                                                                                                            ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[7]                                                                                                                                                                                                                                                                 ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|sdram:the_sdram|m_state[1]                                                                                                                                                                                                                                                                 ; 48      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                           ; 32      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|nios2_fpu_burst_1_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                             ; 33      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|Equal2~0                                                                                                                                                                                                       ; 106     ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|locked                                                                                                                                                       ; 34      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                                                                                                                                                                            ; 58      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dvi_tx_pdiff:inst5|tmds_encoder:TMDS_R|de_reg                                                                                                                                                                                                                                                             ; 42      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                     ; 70      ;
; Rule T101: Nodes with more than the specified number of fan-outs ; nios2_fpu:inst|gpio0:the_gpio0|process_1~0                                                                                                                                                                                                                                                                ; 32      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                          ; 4569    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out~clkctrl                                                                                                                                                                                        ; 4057    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl                                                                                                                                                                                                          ; 2079    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out~clkctrl                                                                                                                                                                                        ; 1499    ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_ci_multi_stall                                                                                                                                                                                                                                         ; 971     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_stall                                                                                                                                                                                                                                                  ; 955     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                                                                                     ; 226     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_stall                                                                                                                                                                                                                                                  ; 193     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                                                                                                                                                                                       ; 183     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]~clkctrl                                                                                                                                                                                                     ; 150     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[2]                                                                                                                                                        ; 132     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|sync_fs_reg                                                                                                                                                                                  ; 122     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg                                                                                                                                                                                   ; 121     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|Equal2~0                                                                                                                                                                                                       ; 106     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[3]                                                                                                                                                        ; 105     ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_hth:auto_generated|pipeline_dffe[8]                                                                  ; 99      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fpu_burst_4_downstream_granted_nios2_fast_fpu_jtag_debug_module~0                                                                                                                                   ; 93      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[6]                                                                                                                                                                                                                                                  ; 91      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[7]                                                                                                                                                                                                                                                  ; 83      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_0_downstream_granted_sdram_s1~0                                                                                                                                                                                                  ; 71      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                     ; 71      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_1_downstream_granted_sdram_s1~0                                                                                                                                                                                                  ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_mul_stall                                                                                                                                                                                                                                              ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]~clkctrl                                                                                                                                     ; 70      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|sdram:the_sdram|m_state[4]                                                                                                                                                                                                                                                                 ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_bank_reg[0]~0                                                                                                                                                                            ; 65      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|r_1~1                                                                                                                                                                                                             ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|endaddr_reg[0]~0                                                                                                                                                                              ; 62      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream|r_0~1                                                                                                                                                                                                             ; 61      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_burst_8_downstream_arbitrator:the_nios2_fpu_burst_8_downstream|r_1~3                                                                                                                                                                                                             ; 59      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|locked                                                                                                                                                                                                                            ; 58      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|sdram:the_sdram|m_state[0]                                                                                                                                                                                                                                                                 ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_2_downstream_granted_sdram_s1~0                                                                                                                                                                                                  ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|endflag_reg~3                                                                                                                                                                                 ; 57      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|dataa_sign_dffe1                                                                                                                  ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_burst_0:the_nios2_fpu_burst_0|state_idle                                                                                                                                                                                                                                         ; 56      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|datab_sign_dffe1                                                                                                                  ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|envena_reg                                                                                                                                                                                    ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|add_sub_dffe1                                                                                                                     ; 55      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_burst_2_downstream_arbitrator:the_nios2_fpu_burst_2_downstream|r_1~1                                                                                                                                                                                                             ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_read                                                                                                                                                                                                                                          ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_fill_active                                                                                                                                                                                                                                         ; 54      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|peripheral_bridge_m1_arbitrator:the_peripheral_bridge_m1|peripheral_bridge_m1_run                                                                                                                                                                                                          ; 53      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                   ; 52      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|internal_nios2_fast_fpu_instruction_master_granted_nios2_fpu_burst_1_upstream~1                                                                                                                                       ; 52      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_waitrequest_adapter:the_peripheral_bridge_waitrequest_adapter|use_registered                                                                                                                                                     ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|loreley_businterface_rmw:U_bus|addr_reg[4]                                                                                                                                                   ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|sdram:the_sdram|m_state[8]                                                                                                                                                                                                                                                                 ; 51      ;
; Rule T102: Top nodes with the highest number of fan-outs         ; nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out                                                                                                                                                                                                ; 50      ;
+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Design Assistant
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 03 13:52:53 2013
Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off cineraria -c cineraria
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'cineraria_nano.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 8 -phase 15.00 -duty_cycle 50.00 -name {syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0]} {inst_syspll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]} {inst_syspll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_syspll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]} {inst_syspll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst_avpll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]} {inst_avpll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_avpll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2190 -multiply_by 247 -duty_cycle 50.00 -name {avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]} {inst_avpll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst5|SER|\XGAPLL:TXPLL|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[0]} {inst5|SER|\XGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst5|SER|\XGAPLL:TXPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 5 -duty_cycle 50.00 -name {dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]} {inst5|SER|\XGAPLL:TXPLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332104): Reading SDC File: 'nios2_fast_fpu.sdc'
Info (332104): Reading SDC File: 'c:/develop/altera/12.1sp1/ip/altera/sopc_builder_ip/altera_avalon_clock_adapter/altera_avalon_clock_adapter.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Rise) to syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Fall) to syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (Rise) to syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Rise) to syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Fall) (setup and hold)
    Critical Warning (332169): From syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1] (Rise) to syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (Rise) to syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2] (Rise) (setup and hold)
    Critical Warning (332169): From avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0] (Rise) to avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1] (Rise) to avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0] (Rise) to dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[0] (Rise) to dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1] (Rise) to dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Critical Warning (308060): (High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 252 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[4]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[6]"
    Critical Warning (308012): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]"
    Critical Warning (308012): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[3]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[2]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[5]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[11]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[9]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[7]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[6]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[0]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[1]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[2]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[3]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[4]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[5]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[7]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_byteenable_d1[0]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[7]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[8]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|slotcount_reg[3]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[9]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1[10]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_readdata_p1[10]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[10]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[8]"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1[12]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Critical Warning (308067): (High) Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 75 asynchronous clock domain interface structure(s) related to this rule.
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|irqena_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|psw:the_psw|irq_mask[0]"
    Critical Warning (308012): Node  "nios2_fpu:inst|vga:the_vga|vga_component:vga|vsirqena_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|irqena_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmadone_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|loreley_irqencode:\GEN_IRQON:U_irq|irqslotreq_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[2]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[3]"
    Critical Warning (308012): Node  "nios2_fpu:inst|mmcdma:the_mmcdma|avalonif_mmcdma:mmcdma|dmairqena_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|vga:the_vga|vga_component:vga|vsirq_reg"
    Critical Warning (308012): Node  "nios2_fpu:inst|systimer:the_systimer|timeout_occurred"
    Critical Warning (308012): Node  "nios2_fpu:inst|systimer:the_systimer|control_register[0]"
    Critical Warning (308012): Node  "nios2_fpu:inst|psw:the_psw|edge_capture[0]"
    Critical Warning (308012): Node  "nios2_fpu:inst|psw:the_psw|edge_capture[1]"
    Critical Warning (308012): Node  "nios2_fpu:inst|psw:the_psw|irq_mask[1]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[20]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[4]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[5]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[6]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[7]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[8]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[9]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[10]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[11]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[12]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[13]"
    Critical Warning (308012): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg[14]"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Warning (308022): (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule.
    Warning (308010): Node  "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]"
Warning (308023): (Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule.
    Warning (308010): Node  "KEY[0]"
Warning (308027): (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 2 node(s) related to this rule.
    Warning (308010): Node  "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out~_Duplicate_1"
    Warning (308010): Node  "nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out"
Warning (308071): (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 11 asynchronous clock domain interface structure(s) related to this rule.
    Warning (308010): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_address_d1 (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|psw:the_psw|irq_mask (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|nios2_fpu_clock_0:the_nios2_fpu_clock_0|slave_writedata_d1 (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|vga:the_vga|vga_component:vga|framebuff_addr_reg (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_addr_reg (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|psw:the_psw|edge_capture (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_l_reg (Bus)"
    Warning (308010): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|dacvol_r_reg (Bus)"
    Warning (308010): Node  "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data0_in_reg (Bus)"
    Warning (308010): Node  "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data1_in_reg (Bus)"
    Warning (308010): Node  "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|data2_in_reg (Bus)"
Info (308046): (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 201 node(s) with highest fan-out.
    Info (308011): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|Equal3~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|update_jdo_strobe"
    Info (308011): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]"
    Info (308011): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg"
    Info (308011): Node  "~GND"
    Info (308011): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_stall"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_ci_multi_stall"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu_custom_instruction_master_arbitrator:the_nios2_fast_fpu_custom_instruction_master|Equal0~1"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_stall"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_regnum_a_cmp_D"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fast_fpu_jtag_debug_module_begintransfer~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fpu_burst_4_downstream_granted_nios2_fast_fpu_jtag_debug_module~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out~clkctrl"
    Info (308011): Node  "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|r_1~1"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_dc_wb_wr_active"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_read"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|internal_d_write"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|E_ctrl_alu_subtract"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_ctrl_src2_choose_imm"
    Info (308011): Node  "nios2_fpu:inst|ipl_memory_s1_arbitrator:the_ipl_memory_s1|nios2_fpu_burst_7_downstream_read_data_valid_ipl_memory_s1_shift_register"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_burst_7_upstream_arbitrator:the_nios2_fpu_burst_7_upstream|internal_nios2_fast_fpu_instruction_master_granted_nios2_fpu_burst_7_upstream"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_burst_1_upstream_arbitrator:the_nios2_fpu_burst_1_upstream|internal_nios2_fast_fpu_instruction_master_granted_nios2_fpu_burst_1_upstream~1"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|D_ic_fill_starting~1"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_pc[21]~1"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_burst_4:the_nios2_fpu_burst_4|state_idle"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out.
    Info (308011): Node  "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_reset_core_clk_domain_synch_module:nios2_fpu_reset_core_clk_domain_synch|data_out~clkctrl"
    Info (308011): Node  "syspll:inst_syspll|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[2]~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_reset_peri_clk_domain_synch_module:nios2_fpu_reset_peri_clk_domain_synch|data_out~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_ci_multi_stall"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_stall"
    Info (308011): Node  "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|F_stall"
    Info (308011): Node  "altera_internal_jtag~TCKUTAPclkctrl"
    Info (308011): Node  "avpll_xga:inst_avpll|altpll:altpll_component|avpll_xga_altpll:auto_generated|wire_pll1_clk[0]~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[2]"
    Info (308011): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_businterface:U_busif|sync_fs_reg"
    Info (308011): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|datalen_reg"
    Info (308011): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_dacif_bu9480f_ds:U_dac|Equal2~0"
    Info (308011): Node  "nios2_fpu:inst|peripheral_bridge:the_peripheral_bridge|peripheral_bridge_downstream_adapter:the_peripheral_bridge_downstream_adapter|m1_address[3]"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu_fpoint:the_nios2_fast_fpu_fpoint|fpoint_wrapper:nios2_fast_fpu_fpoint|fpoint_qsys:fpoint_instance|fpoint_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_hth:auto_generated|pipeline_dffe[8]"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu_jtag_debug_module_arbitrator:the_nios2_fast_fpu_jtag_debug_module|nios2_fpu_burst_4_downstream_granted_nios2_fast_fpu_jtag_debug_module~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[6]"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_iw[7]"
    Info (308011): Node  "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_0_downstream_granted_sdram_s1~0"
    Info (308011): Node  "sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg"
    Info (308011): Node  "nios2_fpu:inst|sdram_s1_arbitrator:the_sdram_s1|internal_nios2_fpu_burst_1_downstream_granted_sdram_s1~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|A_mul_stall"
    Info (308011): Node  "dvi_tx_pdiff:inst5|pdiff_transmitter:SER|pll_tx_cyclone3_xga:\XGAPLL:TXPLL|altpll:altpll_component|pll_tx_cyclone3_xga_altpll:auto_generated|wire_pll1_clk[1]~clkctrl"
    Info (308011): Node  "nios2_fpu:inst|sdram:the_sdram|m_state[4]"
    Info (308011): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|wrom_bank_reg[0]~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fast_fpu:the_nios2_fast_fpu|nios2_fast_fpu_nios2_oci:the_nios2_fast_fpu_nios2_oci|nios2_fast_fpu_jtag_debug_module_wrapper:the_nios2_fast_fpu_jtag_debug_module_wrapper|nios2_fast_fpu_jtag_debug_module_sysclk:the_nios2_fast_fpu_jtag_debug_module_sysclk|take_no_action_break_a~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_burst_5_downstream_arbitrator:the_nios2_fpu_burst_5_downstream|r_1~1"
    Info (308011): Node  "nios2_fpu:inst|spu:the_spu|avalonif_spu:spu|STARROSE_SPU:U4|loreley_core:U_core|loreley_slotengine:U_engine|endaddr_reg[0]~0"
    Info (308011): Node  "nios2_fpu:inst|nios2_fpu_burst_6_downstream_arbitrator:the_nios2_fpu_burst_6_downstream|r_0~1"
    Info (308002): Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated.
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 251 information messages and 342 warning messages
Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 552 megabytes
    Info: Processing ended: Wed Apr 03 13:53:04 2013
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


