INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../tb/tb_interleave.cpp in debug mode
   Compiling ../../../../../../src/interleave_manual_seq.cpp in debug mode
   Compiling ../../../../../../src/interleave_manual_rnd.cpp in debug mode
   Compiling ../../../../../../src/interleave.cpp in debug mode
   Generating csim.exe
INFO: [SIM 1] CSim file generation done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
