###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        79105   # Number of WRITE/WRITEP commands
num_reads_done                 =       454786   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       360837   # Number of read row buffer hits
num_read_cmds                  =       454785   # Number of READ/READP commands
num_writes_done                =        79107   # Number of read requests issued
num_write_row_hits             =        61874   # Number of write row buffer hits
num_act_cmds                   =       111546   # Number of ACT commands
num_pre_cmds                   =       111515   # Number of PRE commands
num_ondemand_pres              =        89430   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9254765   # Cyles of rank active rank.0
rank_active_cycles.1           =      8892011   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       745235   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1107989   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       498941   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4800   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1734   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2445   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2621   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          393   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          269   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          384   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          487   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          680   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21139   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =          185   # Write cmd latency (cycles)
write_latency[40-59]           =          272   # Write cmd latency (cycles)
write_latency[60-79]           =          539   # Write cmd latency (cycles)
write_latency[80-99]           =         1174   # Write cmd latency (cycles)
write_latency[100-119]         =         1776   # Write cmd latency (cycles)
write_latency[120-139]         =         3023   # Write cmd latency (cycles)
write_latency[140-159]         =         4115   # Write cmd latency (cycles)
write_latency[160-179]         =         4640   # Write cmd latency (cycles)
write_latency[180-199]         =         4604   # Write cmd latency (cycles)
write_latency[200-]            =        58774   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       197766   # Read request latency (cycles)
read_latency[40-59]            =        63232   # Read request latency (cycles)
read_latency[60-79]            =        66640   # Read request latency (cycles)
read_latency[80-99]            =        25864   # Read request latency (cycles)
read_latency[100-119]          =        18318   # Read request latency (cycles)
read_latency[120-139]          =        14256   # Read request latency (cycles)
read_latency[140-159]          =         7906   # Read request latency (cycles)
read_latency[160-179]          =         5877   # Read request latency (cycles)
read_latency[180-199]          =         4797   # Read request latency (cycles)
read_latency[200-]             =        50129   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.94892e+08   # Write energy
read_energy                    =  1.83369e+09   # Read energy
act_energy                     =   3.0519e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.57713e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.31835e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77497e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.54861e+09   # Active standby energy rank.1
average_read_latency           =      99.5252   # Average read request latency (cycles)
average_interarrival           =      18.7297   # Average request interarrival latency (cycles)
total_energy                   =  1.54516e+10   # Total energy (pJ)
average_power                  =      1545.16   # Average power (mW)
average_bandwidth              =      4.55589   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        92116   # Number of WRITE/WRITEP commands
num_reads_done                 =       477865   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       363162   # Number of read row buffer hits
num_read_cmds                  =       477865   # Number of READ/READP commands
num_writes_done                =        92120   # Number of read requests issued
num_write_row_hits             =        67646   # Number of write row buffer hits
num_act_cmds                   =       139629   # Number of ACT commands
num_pre_cmds                   =       139601   # Number of PRE commands
num_ondemand_pres              =       117266   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9056213   # Cyles of rank active rank.0
rank_active_cycles.1           =      9027890   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       943787   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       972110   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       535761   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4171   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1767   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2642   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2330   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          356   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          279   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          389   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          474   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          738   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21078   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          187   # Write cmd latency (cycles)
write_latency[40-59]           =          253   # Write cmd latency (cycles)
write_latency[60-79]           =          542   # Write cmd latency (cycles)
write_latency[80-99]           =         1131   # Write cmd latency (cycles)
write_latency[100-119]         =         1746   # Write cmd latency (cycles)
write_latency[120-139]         =         3128   # Write cmd latency (cycles)
write_latency[140-159]         =         4353   # Write cmd latency (cycles)
write_latency[160-179]         =         5054   # Write cmd latency (cycles)
write_latency[180-199]         =         5388   # Write cmd latency (cycles)
write_latency[200-]            =        70328   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       191770   # Read request latency (cycles)
read_latency[40-59]            =        62784   # Read request latency (cycles)
read_latency[60-79]            =        75405   # Read request latency (cycles)
read_latency[80-99]            =        28849   # Read request latency (cycles)
read_latency[100-119]          =        21469   # Read request latency (cycles)
read_latency[120-139]          =        17180   # Read request latency (cycles)
read_latency[140-159]          =         9347   # Read request latency (cycles)
read_latency[160-179]          =         6997   # Read request latency (cycles)
read_latency[180-199]          =         5446   # Read request latency (cycles)
read_latency[200-]             =        58618   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.59843e+08   # Write energy
read_energy                    =  1.92675e+09   # Read energy
act_energy                     =  3.82025e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.53018e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66613e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65108e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.6334e+09   # Active standby energy rank.1
average_read_latency           =      110.168   # Average read request latency (cycles)
average_interarrival           =      17.5438   # Average request interarrival latency (cycles)
total_energy                   =  1.56774e+10   # Total energy (pJ)
average_power                  =      1567.74   # Average power (mW)
average_bandwidth              =      4.86387   # Average bandwidth
