{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530282660354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530282660359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 29 11:31:00 2018 " "Processing started: Fri Jun 29 11:31:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530282660359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282660359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced " "Command: quartus_map --read_settings_files=on --write_settings_files=off bbtronenhanced -c bbtronenhanced" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282660360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1530282661074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1530282661074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderr.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderr.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderR " "Found entity 1: signExtenderR" {  } { { "signExtenderR.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextenderj.v 1 1 " "Found 1 design units, including 1 entities, in source file signextenderj.v" { { "Info" "ISGN_ENTITY_NAME" "1 signExtenderJ " "Found entity 1: signExtenderJ" {  } { { "signExtenderJ.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/signExtenderJ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbench.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerBench " "Found entity 1: registerBench" {  } { { "registerBench.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdest.v 1 1 " "Found 1 design units, including 1 entities, in source file muxregdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxRegDest " "Found entity 1: muxRegDest" {  } { { "muxRegDest.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxRegDest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunity.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunity.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnity " "Found entity 1: controlUnity" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemtoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file muxmemtoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxMemtoReg " "Found entity 1: muxMemtoReg" {  } { { "muxMemtoReg.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxMemtoReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxjump.v 1 1 " "Found 1 design units, including 1 entities, in source file muxjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxJump " "Found entity 1: muxJump" {  } { { "muxJump.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxJump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxinsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file muxinsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxInSignal " "Found entity 1: muxInSignal" {  } { { "muxInSignal.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxInSignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxaluscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxALUScr " "Found entity 1: muxALUScr" {  } { { "muxALUScr.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxALUScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/dataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andmux.v 1 1 " "Found 1 design units, including 1 entities, in source file andmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 andmux " "Found entity 1: andmux" {  } { { "andmux.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/andmux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcscr.v 1 1 " "Found 1 design units, including 1 entities, in source file muxpcscr.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxPCScr " "Found entity 1: muxPCScr" {  } { { "muxPCScr.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/muxPCScr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bbtronenhancedcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file bbtronenhancedcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbtronenhancedCPU " "Found entity 1: bbtronenhancedCPU" {  } { { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file outmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outModule " "Found entity 1: outModule" {  } { { "outModule.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binToBCD " "Found entity 1: binToBCD" {  } { { "binToBCD.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 deBouncer " "Found entity 1: deBouncer" {  } { { "deBouncer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enterbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file enterbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 enterButton " "Found entity 1: enterButton" {  } { { "enterButton.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/enterButton.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671936 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer.v(6) " "Verilog HDL information at timer.v(6): always construct contains both blocking and non-blocking assignments" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 6 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1530282671938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282671941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282671941 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wire_cu_show_Display bbtronenhancedCPU.v(102) " "Verilog HDL Implicit Net warning at bbtronenhancedCPU.v(102): created implicit net for \"wire_cu_show_Display\"" {  } { { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 102 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282671941 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "outModule.v(10) " "Verilog HDL Instantiation warning at outModule.v(10): instance has no name" {  } { { "outModule.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1530282671948 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bbtronenhancedCPU " "Elaborating entity \"bbtronenhancedCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1530282672028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:inst_programCounter " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:inst_programCounter\"" {  } { { "bbtronenhancedCPU.v" "inst_programCounter" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282672053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:inst_instructionMemory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:inst_instructionMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_instructionMemory" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282672055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "firstClock instructionMemory.v(8) " "Verilog HDL or VHDL warning at instructionMemory.v(8): object \"firstClock\" assigned a value but never read" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1530282672064 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instructionRAM\[150..145\] 0 instructionMemory.v(10) " "Net \"instructionRAM\[150..145\]\" at instructionMemory.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1530282672241 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672257 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672258 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[0\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[0\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672259 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672260 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[1\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[1\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672261 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672262 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672263 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[2\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[2\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672264 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672265 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[3\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[3\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672266 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672267 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[4\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[4\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672268 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672269 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672270 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[5\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[5\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672271 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672272 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672273 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[6\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[6\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672274 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672275 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[7\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[7\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672276 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672277 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672278 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[8\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[8\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672279 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672280 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[9\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[9\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672281 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672282 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672283 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[10\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[10\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672284 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672285 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672286 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[11\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[11\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672287 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672288 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[12\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[12\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672289 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672290 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672291 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[13\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[13\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672292 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672293 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672294 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[14\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[14\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672295 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672296 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[15\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[15\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672297 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672298 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672299 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[16\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[16\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672300 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672301 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672302 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[17\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[17\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672303 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672304 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672305 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[18\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[18\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672306 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672307 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672308 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[19\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[19\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672309 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672310 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672311 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[20\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[20\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672312 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672313 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672314 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[21\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[21\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672315 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672316 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672317 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[22\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[22\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672318 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672319 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672320 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[23\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[23\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672321 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672322 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672323 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[24\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[24\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672324 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672325 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672326 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[25\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[25\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672327 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672328 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672329 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672330 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[26\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[26\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672331 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672332 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672333 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[27\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[27\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672334 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672335 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672336 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[28\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[28\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672337 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672338 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672339 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[29\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[29\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672340 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672341 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672342 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672343 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[30\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[30\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672344 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672345 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672346 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[31\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[31\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672347 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672348 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672349 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[32\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[32\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672350 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672351 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672352 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672353 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[33\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[33\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672354 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672355 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672356 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[34\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[34\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672357 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672358 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672359 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[35\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[35\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672360 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672361 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672362 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672363 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[36\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[36\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672364 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672365 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672366 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[37\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[37\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672367 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672368 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672369 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672370 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[38\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[38\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672371 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672372 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672373 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[39\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[39\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672374 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672375 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672376 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672377 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[40\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[40\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672378 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672379 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672380 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672381 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672382 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672382 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672382 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[41\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[41\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672382 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672382 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672383 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672384 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672385 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672385 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672385 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672385 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672385 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672385 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672386 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[42\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[42\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672387 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672388 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672389 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672390 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[43\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[43\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672391 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672392 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672393 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672394 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[44\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[44\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672395 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672396 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672397 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[45\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[45\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672398 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672399 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672400 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672401 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672401 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672401 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672401 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672401 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672401 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672402 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[46\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[46\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672403 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672404 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672405 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672406 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[47\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[47\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672407 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672408 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672409 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672410 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[48\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[48\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672411 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672412 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672413 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[49\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[49\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672414 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672415 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672416 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672417 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672418 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672418 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672418 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672418 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672418 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[50\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[50\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672418 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672419 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672420 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672421 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[51\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[51\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672422 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672423 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672424 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672425 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[52\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[52\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672426 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672427 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672428 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672429 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[53\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[53\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672430 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672431 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672432 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672433 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[54\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[54\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672434 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672435 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672436 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672437 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[55\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[55\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672438 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672439 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672440 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672441 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[56\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[56\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672442 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672443 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672444 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672445 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672446 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[57\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[57\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672447 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672448 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672449 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[58\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[58\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672450 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672451 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672452 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672452 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672452 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672452 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672452 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672452 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672453 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672453 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672453 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672453 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672453 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672454 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672454 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672454 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672454 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672454 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672455 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672455 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672455 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672455 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672455 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672456 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672456 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672456 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[59\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[59\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672456 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672456 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672456 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672457 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672457 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672457 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672457 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672457 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672458 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672458 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672458 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672458 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672458 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672459 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672459 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672459 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672459 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672459 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672459 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672460 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672460 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672460 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672460 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672460 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672461 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672461 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672461 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672461 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672461 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672462 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672462 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672462 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[60\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[60\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672462 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672462 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672462 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672463 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672463 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672463 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672463 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672463 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672464 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672464 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672464 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672464 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672464 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672464 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672465 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672465 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672465 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672465 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672465 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672466 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672466 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672466 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672466 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672466 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672467 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672467 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672467 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672467 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672467 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672468 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672468 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672468 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[61\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[61\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672468 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672468 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672468 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672469 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672469 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672469 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672469 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672469 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672469 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672470 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672471 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[62\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[62\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672472 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672473 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672474 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672475 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672476 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[63\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[63\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672477 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672478 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672479 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672480 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[64\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[64\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672481 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672482 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672483 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672484 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[65\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[65\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672485 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672486 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672487 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672488 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672489 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672489 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672489 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672489 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[66\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[66\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672489 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672489 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672490 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672491 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672492 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672493 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[67\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[67\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672494 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672495 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672496 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672497 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672497 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672497 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672497 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672497 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672497 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[68\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[68\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672498 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672499 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672500 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672501 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[69\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[69\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672502 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672503 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672504 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672505 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[70\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[70\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672506 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672507 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672508 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672509 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672510 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[71\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[71\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672511 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672512 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672513 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672513 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672513 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672513 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672513 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672513 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672514 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[72\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[72\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672515 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672516 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672517 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672518 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672519 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672519 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672519 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672519 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672519 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672519 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[73\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[73\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672520 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672521 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672522 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672523 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[74\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[74\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672524 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672525 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672526 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672527 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[75\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[75\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672528 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672529 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672529 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672529 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672529 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672529 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672529 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672530 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672531 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672532 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[76\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[76\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672533 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672534 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672535 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672535 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672535 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672535 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672535 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672535 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672536 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[77\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[77\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672537 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672538 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672538 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672538 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672538 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672538 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672538 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672539 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672540 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672541 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[78\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[78\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672542 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672543 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672544 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672545 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672545 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672545 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672545 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672545 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672545 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672546 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[79\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[79\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672547 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672548 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672549 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672549 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672549 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672549 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672549 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672549 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672550 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[80\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[80\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672551 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672552 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672553 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672554 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672554 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672554 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672554 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672554 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672554 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672555 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672555 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672555 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672555 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672555 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672555 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672556 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672556 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[81\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[81\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672556 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672556 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672556 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672556 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672557 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672558 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672559 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672560 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672560 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672560 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672560 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672560 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672560 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[82\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[82\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672561 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672562 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672562 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672562 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672562 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672562 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672562 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672563 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672563 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672563 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672563 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672563 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672563 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672564 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672565 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[83\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[83\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672566 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672567 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672568 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672569 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672569 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672569 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672569 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672569 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672569 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[84\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[84\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672570 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672571 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672572 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672573 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672574 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[85\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[85\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672575 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672576 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672577 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672578 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672579 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[86\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[86\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672580 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672581 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672582 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672583 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[87\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[87\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672584 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672585 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672586 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672587 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672588 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[88\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[88\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672589 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672590 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672591 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672592 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672593 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[89\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[89\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672594 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672595 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672596 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672597 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672597 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672597 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672597 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672597 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672597 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672598 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672599 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[90\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[90\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672599 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672599 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672599 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672599 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672599 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672600 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672600 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672600 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672600 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672600 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672600 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672601 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672601 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672601 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672601 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672601 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672602 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672602 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672602 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672602 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672602 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672602 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672603 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672603 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672603 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672603 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672603 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672603 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[91\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[91\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672604 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672605 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672606 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672606 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672606 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672606 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672606 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672606 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672607 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672607 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672607 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672607 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672607 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672607 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672608 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672608 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672608 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672608 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672609 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672609 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672609 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672609 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672609 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672610 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[92\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[92\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672610 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672610 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672610 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672611 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672611 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672611 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672612 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672612 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672612 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672612 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672613 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672613 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672613 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672613 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672613 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672614 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672614 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672614 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672614 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672614 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672615 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672616 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672616 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672616 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672616 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672616 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[93\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[93\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672616 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672617 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672618 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672618 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672618 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672618 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672618 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672618 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672619 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672619 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672619 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672619 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672619 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672619 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672620 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672620 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672620 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672620 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672620 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672620 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672621 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672621 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672621 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672621 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672621 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672621 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[94\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[94\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672622 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672622 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672622 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672622 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672622 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672623 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672623 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672623 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672623 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672623 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672623 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672624 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672624 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672624 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672624 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672624 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672624 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672625 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672625 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672625 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672625 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672625 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672625 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672626 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672627 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672627 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[95\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[95\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672627 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672628 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672629 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672629 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672629 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672629 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672629 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672629 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672630 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672631 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672632 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672632 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672632 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672632 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[96\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[96\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672632 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672632 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672633 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672634 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672635 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672635 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672635 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672635 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672635 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672635 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672636 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672636 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672636 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672636 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672636 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672636 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672637 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672637 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672637 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672637 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[97\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[97\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672637 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672637 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672638 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672638 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672638 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672638 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672638 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672638 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672639 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672639 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672639 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672639 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672639 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672639 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672640 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672640 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672640 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672640 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672640 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672640 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672641 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672642 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672642 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672642 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672642 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672642 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[98\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[98\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672642 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672643 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672644 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672644 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672644 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672644 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672644 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672644 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672645 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672645 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672645 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672645 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672645 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672645 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672646 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672646 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672646 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672646 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672646 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672646 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[99\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[99\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672647 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672648 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672648 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672648 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672648 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672648 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672648 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672649 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672649 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672649 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672649 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672649 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672649 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672650 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672651 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672651 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672651 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672651 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672651 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672651 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672652 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672652 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672652 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672652 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672652 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672652 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[100\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[100\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672653 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672653 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672653 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672653 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672653 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672653 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672654 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672654 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672654 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672654 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672654 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672654 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672655 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672655 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672655 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672655 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672655 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672655 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672656 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672657 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672657 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672657 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672657 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672657 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672657 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[101\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[101\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672658 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672659 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672659 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672659 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672659 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672659 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672659 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672660 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672660 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672660 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672660 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672660 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672660 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672661 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672661 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672661 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672661 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672661 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672661 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672662 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672663 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[102\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[102\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672663 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672663 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672663 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672663 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672663 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672664 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672664 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672664 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672664 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672664 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672664 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672665 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672665 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672665 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672665 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672665 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672665 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672666 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672666 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672666 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672666 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672666 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672666 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672667 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672667 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672667 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672667 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672667 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672667 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672668 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672668 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672668 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[103\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[103\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672668 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672668 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672669 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672669 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672669 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672669 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672669 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672669 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672670 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672670 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672670 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672670 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672670 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672671 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672671 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672671 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672671 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672671 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672672 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672672 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672672 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672672 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672672 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672673 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672673 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672673 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672673 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672673 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672673 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672674 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672674 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672674 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[104\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[104\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672674 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672674 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672674 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672675 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672675 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672675 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672675 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672675 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672675 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672676 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672676 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672676 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672676 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672676 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672676 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672677 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672678 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672678 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672678 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672678 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672678 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672678 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672679 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672679 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672679 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672679 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[105\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[105\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672679 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672679 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672680 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672680 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672680 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672680 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672680 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672680 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672681 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672682 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672682 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672682 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672682 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672682 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672682 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672683 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672683 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672683 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672683 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672683 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672683 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672684 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672684 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672684 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672684 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672684 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[106\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[106\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672684 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672685 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672686 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672686 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672686 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672686 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672686 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672686 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672687 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672687 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672687 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672687 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672687 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672687 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672688 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672688 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672688 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672688 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672688 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672688 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672689 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672689 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672689 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672689 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672689 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672689 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[107\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[107\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672690 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672690 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672690 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672690 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672690 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672690 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672691 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672691 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672691 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672691 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672691 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672691 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672692 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672692 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672692 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672692 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672692 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672692 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672693 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672693 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672693 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672693 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672693 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672693 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672694 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672694 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672694 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672694 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672694 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672694 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672695 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672695 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[108\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[108\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672695 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672695 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672695 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672695 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672696 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672696 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672696 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672696 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672696 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672696 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672697 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672697 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672697 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672697 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672697 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672697 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672698 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672698 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672698 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672698 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672698 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672698 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672699 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672699 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672699 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672699 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672699 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672699 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672700 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672700 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672700 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672700 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[109\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[109\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672700 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672700 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672701 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672701 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672701 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672701 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672701 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672701 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672702 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672702 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672702 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672702 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672702 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672702 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672703 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672703 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672703 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672703 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672703 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672704 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672704 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672704 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672704 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672704 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672704 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672705 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672705 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672705 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672705 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672705 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672705 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672706 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[110\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[110\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672706 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672706 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672706 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672706 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672706 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672707 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672707 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672707 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672707 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672707 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672707 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672708 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672708 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672708 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672708 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672708 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672708 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672709 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672709 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672709 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672709 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672709 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672709 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672710 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672710 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672710 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672710 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672710 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672710 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672711 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672711 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672711 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[111\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[111\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672711 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672711 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672711 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672712 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672712 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672712 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672712 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672712 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672712 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672713 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672713 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672713 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672713 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672713 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672713 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672714 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672720 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672721 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672721 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672721 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672721 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672722 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672722 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672722 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672722 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672723 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672723 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672723 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672723 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672724 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672724 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672724 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[112\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[112\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672724 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672724 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672725 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672725 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672725 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672725 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672725 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672725 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672726 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672726 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672726 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672726 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672726 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672726 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672727 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672727 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672727 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672727 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672727 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672727 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672728 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672728 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672728 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672728 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672728 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672728 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672729 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672729 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672729 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672729 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672729 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672729 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[113\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[113\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672730 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672730 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672730 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672730 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672730 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672730 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672731 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672731 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672731 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672731 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672731 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672731 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672732 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672732 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672732 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672732 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672732 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672732 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672733 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672733 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672733 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672733 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672733 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672734 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672734 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672734 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672734 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672734 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672734 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672735 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672735 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672735 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[114\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[114\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672735 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672735 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672735 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672736 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672736 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672736 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672736 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672736 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672737 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672737 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672737 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672737 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672737 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672737 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672738 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672738 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672738 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672738 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672738 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672738 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672739 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672739 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672739 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672739 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672739 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672739 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672740 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672740 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672740 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672740 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672740 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672740 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[115\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[115\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672741 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672741 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672741 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672741 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672741 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672741 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672742 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672742 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672742 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672742 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672742 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672742 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672743 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672743 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672743 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672743 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672743 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672743 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672744 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672744 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672744 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672744 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672744 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672744 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672745 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672745 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672745 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672745 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672745 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672745 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672746 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672746 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[116\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[116\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672746 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672746 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672746 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672746 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672747 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672747 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672747 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672747 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672747 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672747 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672748 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672748 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672748 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672748 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672748 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672749 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672749 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672749 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672749 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672749 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672749 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672750 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672750 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672750 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672750 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672750 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672751 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672751 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672751 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672751 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672751 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672751 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[117\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[117\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672752 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672752 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672752 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672752 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672752 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672752 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672753 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672753 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672753 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672753 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672753 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672753 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672754 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672754 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672754 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672754 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672754 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672755 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672755 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672755 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672755 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672755 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672755 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672756 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672756 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672756 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672756 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672756 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672756 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672757 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672757 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672757 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[118\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[118\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672757 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672757 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672758 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672758 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672758 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672758 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672758 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672758 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672759 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672759 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672759 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672759 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672759 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672760 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672760 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672760 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672760 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672760 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672760 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672761 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672761 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672761 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672761 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672761 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672761 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672762 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672762 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672762 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672762 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672762 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672762 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672763 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[119\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[119\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672763 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672763 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672763 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672763 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672764 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672764 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672764 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672764 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672764 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672764 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672765 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672765 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672765 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672765 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672765 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672765 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672766 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672766 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672766 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672766 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672766 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672766 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672767 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672767 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672767 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672767 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672767 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672767 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672768 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672768 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672768 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672768 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[120\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[120\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672768 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672769 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672769 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672769 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672769 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672769 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672770 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672770 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672770 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672770 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672770 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672771 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672771 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672771 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672771 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672771 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672772 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672772 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672772 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672772 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672772 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672772 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672773 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672773 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672773 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672773 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672773 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672773 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672774 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672774 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672774 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672774 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[121\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[121\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672774 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672775 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672775 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672775 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672775 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672775 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672775 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672776 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672776 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672776 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672776 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672776 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672777 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672777 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672777 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672777 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672777 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672777 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672778 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672778 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672778 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672778 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672778 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672778 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672779 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672779 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672779 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672779 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672779 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672779 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672780 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672780 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[122\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[122\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672780 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672780 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672780 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672780 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672781 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672781 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672781 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672781 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672781 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672782 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672782 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672782 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672782 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672782 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672782 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672783 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672783 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672783 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672783 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672783 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672784 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672784 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672784 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672784 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672784 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672784 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672785 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672785 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672785 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672785 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672785 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672785 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[123\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[123\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672786 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672786 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672786 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672786 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672786 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672787 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672787 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672787 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672787 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672787 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672787 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672788 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672788 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672788 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672788 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672788 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672789 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672789 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672789 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672789 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672789 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672789 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672790 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672790 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672790 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672790 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672790 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672790 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672791 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672791 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672791 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672791 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[124\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[124\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672791 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672792 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672792 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672792 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672792 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672792 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672792 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672793 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672793 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672793 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672793 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672793 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672794 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672794 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672794 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672794 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672794 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672794 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672795 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672795 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672795 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672795 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672795 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672796 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672796 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672796 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672796 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672796 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672797 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672797 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672797 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672797 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[125\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[125\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672797 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672797 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672798 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672798 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672798 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672798 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672798 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672798 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672799 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672799 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672799 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672799 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672799 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672799 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672800 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672800 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672800 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672800 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672800 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672801 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672801 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672801 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672801 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672801 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672802 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672802 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672802 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672802 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672802 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672803 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672803 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672803 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[126\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[126\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672803 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672803 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672803 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672804 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672804 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672804 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672804 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672804 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672805 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672805 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672805 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672805 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672805 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672806 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672806 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672806 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672806 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672806 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672806 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672807 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672807 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672807 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672807 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672807 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672808 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672808 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672808 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672808 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672808 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672808 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672809 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672809 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[127\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[127\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672809 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672809 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672809 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672809 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672810 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672810 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672810 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672810 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672810 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672811 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672811 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672811 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672811 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672811 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672811 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672812 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672812 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672812 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672812 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672812 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672813 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672813 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672813 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672813 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672813 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672814 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672814 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672814 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672814 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672814 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672814 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672815 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[128\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[128\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672815 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672815 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672815 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672815 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672816 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672816 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672816 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672816 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672816 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672816 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672817 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672817 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672817 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672817 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672817 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672818 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672818 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672818 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672818 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672818 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672818 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672819 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672819 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672819 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672819 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672819 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672820 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672820 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672820 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672820 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672820 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672821 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[129\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[129\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672821 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672821 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672821 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672821 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672822 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672822 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672822 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672822 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672822 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672823 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672823 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672823 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672823 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672823 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672823 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672824 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672824 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672824 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672824 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672824 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672825 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672825 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672825 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672825 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672825 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672825 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672826 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672826 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672826 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672826 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672826 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672826 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[130\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[130\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672827 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672827 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672827 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672827 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672827 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672828 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672828 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672828 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672828 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672828 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672829 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672829 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672829 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672829 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672829 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672829 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672830 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672830 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672830 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672830 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672830 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672831 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672831 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672831 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672831 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672831 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672832 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672832 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672832 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672832 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672832 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672833 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[131\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[131\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672833 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672833 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672833 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672833 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672834 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672834 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672834 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672834 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672834 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672835 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672835 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672835 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672836 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672836 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672836 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672836 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672836 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672837 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672837 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672837 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672837 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672837 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672837 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672838 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672838 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672838 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672838 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672838 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672839 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672839 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672839 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672839 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[132\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[132\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672839 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672839 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672840 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672840 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672840 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672840 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672840 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672841 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672841 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672841 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672841 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672842 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672842 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672842 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672842 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672842 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672843 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672843 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672843 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672843 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672843 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672844 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672844 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672844 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672844 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672844 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672844 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672845 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672845 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672845 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672845 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672845 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[133\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[133\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672846 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672846 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672846 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672846 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672847 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672847 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672847 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672847 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672847 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672847 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672848 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672848 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672848 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672848 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672848 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672849 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672849 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672849 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672849 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672849 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672850 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672850 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672850 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672850 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672850 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672851 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672851 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672851 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672851 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672852 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672852 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672852 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[134\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[134\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672852 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672853 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672853 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672853 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672853 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672853 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672854 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672854 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672854 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672854 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672854 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672855 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672855 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672855 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672855 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672855 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672856 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672856 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672856 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672856 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672856 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672857 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672857 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672857 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672857 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672857 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672857 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672858 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672858 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672858 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672858 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672858 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[135\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[135\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672859 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672859 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672859 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672859 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672859 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672860 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672860 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672860 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672860 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672860 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672861 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672861 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672861 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672861 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672861 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672862 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672862 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672862 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672862 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672862 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672863 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672863 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672863 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672863 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672863 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672863 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672864 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672864 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672864 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672864 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672864 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672865 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[136\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[136\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672865 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672865 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672865 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672866 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672866 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672866 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672866 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672866 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672867 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672867 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672867 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672867 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672867 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672867 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672868 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672868 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672868 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672868 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672869 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672869 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672869 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672869 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672869 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672870 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672870 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672870 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672870 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672870 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672871 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672871 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672871 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672871 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[137\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[137\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672871 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672872 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672872 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672872 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672872 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672872 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672873 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672873 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672873 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672873 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672873 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672874 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672874 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672874 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672874 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672875 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672875 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672875 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672875 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672875 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672876 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672876 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672876 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672876 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672876 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672877 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672877 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672877 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672877 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672877 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672878 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672878 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[138\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[138\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672878 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672878 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672878 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672879 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672879 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672879 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672879 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672879 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672879 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672880 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672880 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672880 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672880 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672880 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672881 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672881 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672881 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672881 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672881 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672882 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672882 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672882 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672882 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672882 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672883 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672883 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672883 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672883 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672883 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672884 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672884 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672884 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[139\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[139\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672884 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672884 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672885 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672885 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672885 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672885 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672885 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672886 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672886 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672886 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672886 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672886 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672887 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672887 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672887 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672887 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672887 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672888 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672888 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672888 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672888 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672888 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672889 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672889 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672889 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672889 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672889 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672890 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672890 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672890 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672890 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672890 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[140\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[140\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672891 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672891 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672891 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672891 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672891 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672891 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672892 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672892 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672892 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672892 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672892 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672893 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672893 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672893 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672893 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672893 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672894 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672894 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672894 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672894 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672894 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672895 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672895 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672895 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672895 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672895 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672896 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672896 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672896 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672896 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672896 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672897 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[141\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[141\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672897 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672897 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672897 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672897 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672898 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672898 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672898 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672898 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672898 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672899 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672899 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672900 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672900 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672900 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672900 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672900 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672901 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672901 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672901 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672901 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672901 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672901 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672902 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672902 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672902 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672902 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672903 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672903 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672903 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672903 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672904 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672904 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[142\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[142\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672904 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672904 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672905 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672905 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672905 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672906 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672906 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672906 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672906 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672907 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672907 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672907 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672908 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672908 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672908 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672908 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672909 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672909 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672909 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672910 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672910 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672910 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672910 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672911 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672911 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672911 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672911 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672912 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672912 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672912 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672913 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672913 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[143\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[143\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672913 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[0\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[0\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672914 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[1\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[1\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672914 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[2\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[2\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672914 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[3\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[3\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672914 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[4\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[4\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672915 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[5\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[5\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672915 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[6\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[6\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672915 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[7\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[7\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672916 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[8\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[8\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672916 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[9\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[9\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672916 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[10\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[10\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672917 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[11\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[11\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672917 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[12\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[12\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672917 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[13\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[13\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672917 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[14\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[14\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672918 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[15\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[15\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672918 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[16\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[16\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672918 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[17\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[17\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672919 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[18\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[18\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672919 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[19\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[19\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672919 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[20\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[20\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672920 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[21\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[21\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672920 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[22\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[22\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672920 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[23\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[23\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672920 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[24\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[24\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672920 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[25\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[25\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672921 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[26\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[26\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672921 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[27\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[27\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672921 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[28\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[28\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672921 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[29\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[29\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672921 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[30\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[30\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672922 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instructionRAM\[144\]\[31\] instructionMemory.v(13) " "Inferred latch for \"instructionRAM\[144\]\[31\]\" at instructionMemory.v(13)" {  } { { "instructionMemory.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/instructionMemory.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282672922 "|bbtronenhancedCPU|instructionMemory:inst_instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderR signExtenderR:inst_signExtenderR " "Elaborating entity \"signExtenderR\" for hierarchy \"signExtenderR:inst_signExtenderR\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderR" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtenderJ signExtenderJ:inst_signExtenderJ " "Elaborating entity \"signExtenderJ\" for hierarchy \"signExtenderJ:inst_signExtenderJ\"" {  } { { "bbtronenhancedCPU.v" "inst_signExtenderJ" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBench registerBench:inst_registerBench " "Elaborating entity \"registerBench\" for hierarchy \"registerBench:inst_registerBench\"" {  } { { "bbtronenhancedCPU.v" "inst_registerBench" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676161 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 registerBench.v(21) " "Verilog HDL assignment warning at registerBench.v(21): truncated value with size 33 to match size of target (32)" {  } { { "registerBench.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/registerBench.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530282676168 "|bbtronenhancedCPU|registerBench:inst_registerBench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnity controlUnity:inst_controlUnity " "Elaborating entity \"controlUnity\" for hierarchy \"controlUnity:inst_controlUnity\"" {  } { { "bbtronenhancedCPU.v" "inst_controlUnity" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676169 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enterFlag controlUnity.v(357) " "Verilog HDL Always Construct warning at controlUnity.v(357): variable \"enterFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 357 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530282676170 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enterFlag controlUnity.v(376) " "Verilog HDL Always Construct warning at controlUnity.v(376): variable \"enterFlag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnity.v(9) " "Verilog HDL Case Statement warning at controlUnity.v(9): incomplete case statement has no default case item" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeReg controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_writeReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_regDest controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_regDest\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_memtoReg controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_memtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Jump controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_inSignal controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_inSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluScr controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_aluScr\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_writeEnable controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_writeEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_readEnable controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_readEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_Branch controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_aluOp controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_aluOp\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_hlt controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_hlt\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_reset controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_reset\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cu_showDisplay controlUnity.v(8) " "Verilog HDL Always Construct warning at controlUnity.v(8): inferring latch(es) for variable \"cu_showDisplay\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_showDisplay controlUnity.v(8) " "Inferred latch for \"cu_showDisplay\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_reset controlUnity.v(8) " "Inferred latch for \"cu_reset\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_hlt controlUnity.v(8) " "Inferred latch for \"cu_hlt\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[0\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[0\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[1\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[1\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[2\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[2\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[3\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[3\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluOp\[4\] controlUnity.v(8) " "Inferred latch for \"cu_aluOp\[4\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676171 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Branch controlUnity.v(8) " "Inferred latch for \"cu_Branch\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_readEnable controlUnity.v(8) " "Inferred latch for \"cu_readEnable\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeEnable controlUnity.v(8) " "Inferred latch for \"cu_writeEnable\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_aluScr controlUnity.v(8) " "Inferred latch for \"cu_aluScr\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_inSignal controlUnity.v(8) " "Inferred latch for \"cu_inSignal\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump\[0\] controlUnity.v(8) " "Inferred latch for \"cu_Jump\[0\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_Jump\[1\] controlUnity.v(8) " "Inferred latch for \"cu_Jump\[1\]\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_memtoReg controlUnity.v(8) " "Inferred latch for \"cu_memtoReg\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_regDest controlUnity.v(8) " "Inferred latch for \"cu_regDest\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cu_writeReg controlUnity.v(8) " "Inferred latch for \"cu_writeReg\" at controlUnity.v(8)" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676172 "|bbtronenhancedCPU|controlUnity:inst_controlUnity"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:inst_dataMemory " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:inst_dataMemory\"" {  } { { "bbtronenhancedCPU.v" "inst_dataMemory" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst_ALU\"" {  } { { "bbtronenhancedCPU.v" "inst_ALU" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676175 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530282676177 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "shamt ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"shamt\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1530282676177 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(11) " "Verilog HDL Case Statement warning at ALU.v(11): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluOut ALU.v(10) " "Verilog HDL Always Construct warning at ALU.v(10): inferring latch(es) for variable \"aluOut\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[0\] ALU.v(10) " "Inferred latch for \"aluOut\[0\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[1\] ALU.v(10) " "Inferred latch for \"aluOut\[1\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[2\] ALU.v(10) " "Inferred latch for \"aluOut\[2\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[3\] ALU.v(10) " "Inferred latch for \"aluOut\[3\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[4\] ALU.v(10) " "Inferred latch for \"aluOut\[4\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[5\] ALU.v(10) " "Inferred latch for \"aluOut\[5\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[6\] ALU.v(10) " "Inferred latch for \"aluOut\[6\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[7\] ALU.v(10) " "Inferred latch for \"aluOut\[7\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[8\] ALU.v(10) " "Inferred latch for \"aluOut\[8\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[9\] ALU.v(10) " "Inferred latch for \"aluOut\[9\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[10\] ALU.v(10) " "Inferred latch for \"aluOut\[10\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[11\] ALU.v(10) " "Inferred latch for \"aluOut\[11\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[12\] ALU.v(10) " "Inferred latch for \"aluOut\[12\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[13\] ALU.v(10) " "Inferred latch for \"aluOut\[13\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[14\] ALU.v(10) " "Inferred latch for \"aluOut\[14\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[15\] ALU.v(10) " "Inferred latch for \"aluOut\[15\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[16\] ALU.v(10) " "Inferred latch for \"aluOut\[16\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[17\] ALU.v(10) " "Inferred latch for \"aluOut\[17\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[18\] ALU.v(10) " "Inferred latch for \"aluOut\[18\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[19\] ALU.v(10) " "Inferred latch for \"aluOut\[19\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[20\] ALU.v(10) " "Inferred latch for \"aluOut\[20\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[21\] ALU.v(10) " "Inferred latch for \"aluOut\[21\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[22\] ALU.v(10) " "Inferred latch for \"aluOut\[22\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[23\] ALU.v(10) " "Inferred latch for \"aluOut\[23\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676178 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[24\] ALU.v(10) " "Inferred latch for \"aluOut\[24\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[25\] ALU.v(10) " "Inferred latch for \"aluOut\[25\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[26\] ALU.v(10) " "Inferred latch for \"aluOut\[26\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[27\] ALU.v(10) " "Inferred latch for \"aluOut\[27\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[28\] ALU.v(10) " "Inferred latch for \"aluOut\[28\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[29\] ALU.v(10) " "Inferred latch for \"aluOut\[29\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[30\] ALU.v(10) " "Inferred latch for \"aluOut\[30\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluOut\[31\] ALU.v(10) " "Inferred latch for \"aluOut\[31\]\" at ALU.v(10)" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282676179 "|bbtronenhancedCPU|ALU:inst_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outModule outModule:inst_outModule " "Elaborating entity \"outModule\" for hierarchy \"outModule:inst_outModule\"" {  } { { "bbtronenhancedCPU.v" "inst_outModule" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 outModule.v(12) " "Verilog HDL assignment warning at outModule.v(12): truncated value with size 32 to match size of target (1)" {  } { { "outModule.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530282676181 "|bbtronenhancedCPU|outModule:inst_outModule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binToBCD outModule:inst_outModule\|binToBCD:comb_3 " "Elaborating entity \"binToBCD\" for hierarchy \"outModule:inst_outModule\|binToBCD:comb_3\"" {  } { { "outModule.v" "comb_3" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 binToBCD.v(15) " "Verilog HDL assignment warning at binToBCD.v(15): truncated value with size 32 to match size of target (8)" {  } { { "binToBCD.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530282676183 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "negative binToBCD.v(7) " "Output port \"negative\" at binToBCD.v(7) has no driver" {  } { { "binToBCD.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/binToBCD.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1530282676183 "|bbtronenhancedCPU|outModule:inst_outModule|binToBCD:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display outModule:inst_outModule\|display:d1 " "Elaborating entity \"display\" for hierarchy \"outModule:inst_outModule\|display:d1\"" {  } { { "outModule.v" "d1" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/outModule.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deBouncer deBouncer:inst_deBouncer " "Elaborating entity \"deBouncer\" for hierarchy \"deBouncer:inst_deBouncer\"" {  } { { "bbtronenhancedCPU.v" "inst_deBouncer" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 deBouncer.v(54) " "Verilog HDL assignment warning at deBouncer.v(54): truncated value with size 32 to match size of target (11)" {  } { { "deBouncer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/deBouncer.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530282676191 "|bbtronenhancedCPU|deBouncer:inst_deBouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enterButton enterButton:inst_enterButton " "Elaborating entity \"enterButton\" for hierarchy \"enterButton:inst_enterButton\"" {  } { { "bbtronenhancedCPU.v" "inst_enterButton" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst_timer " "Elaborating entity \"timer\" for hierarchy \"timer:inst_timer\"" {  } { { "bbtronenhancedCPU.v" "inst_timer" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 timer.v(14) " "Verilog HDL assignment warning at timer.v(14): truncated value with size 32 to match size of target (25)" {  } { { "timer.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/timer.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1530282676198 "|bbtronenhancedCPU|timer:inst_timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxRegDest muxRegDest:inst_muxRegDest " "Elaborating entity \"muxRegDest\" for hierarchy \"muxRegDest:inst_muxRegDest\"" {  } { { "bbtronenhancedCPU.v" "inst_muxRegDest" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxMemtoReg muxMemtoReg:inst_muxMemtoReg " "Elaborating entity \"muxMemtoReg\" for hierarchy \"muxMemtoReg:inst_muxMemtoReg\"" {  } { { "bbtronenhancedCPU.v" "inst_muxMemtoReg" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxJump muxJump:inst_muxJump " "Elaborating entity \"muxJump\" for hierarchy \"muxJump:inst_muxJump\"" {  } { { "bbtronenhancedCPU.v" "inst_muxJump" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxInSignal muxInSignal:inst_muxInSignal " "Elaborating entity \"muxInSignal\" for hierarchy \"muxInSignal:inst_muxInSignal\"" {  } { { "bbtronenhancedCPU.v" "inst_muxInSignal" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxALUScr muxALUScr:inst_muxALUScr " "Elaborating entity \"muxALUScr\" for hierarchy \"muxALUScr:inst_muxALUScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxALUScr" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andmux andmux:inst_andmux " "Elaborating entity \"andmux\" for hierarchy \"andmux:inst_andmux\"" {  } { { "bbtronenhancedCPU.v" "inst_andmux" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxPCScr muxPCScr:inst_muxPCScr " "Elaborating entity \"muxPCScr\" for hierarchy \"muxPCScr:inst_muxPCScr\"" {  } { { "bbtronenhancedCPU.v" "inst_muxPCScr" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282676211 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred RAM node \"dataMemory:inst_dataMemory\|RAM_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1530282677275 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dataMemory:inst_dataMemory\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dataMemory:inst_dataMemory\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 31 " "Parameter NUMWORDS_A set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 31 " "Parameter NUMWORDS_B set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1530282679401 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1530282679401 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530282679401 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_ALU\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_ALU\|Div0\"" {  } { { "ALU.v" "Div0" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530282679402 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:inst_ALU\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:inst_ALU\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530282679402 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:inst_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:inst_ALU\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1530282679402 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1530282679402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282679496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"dataMemory:inst_dataMemory\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 31 " "Parameter \"NUMWORDS_A\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 31 " "Parameter \"NUMWORDS_B\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530282679496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcc1 " "Found entity 1: altsyncram_kcc1" {  } { { "db/altsyncram_kcc1.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/altsyncram_kcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282679566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282679566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282679617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679617 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530282679617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282679675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282679675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282679698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282679698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282679786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282679786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282679866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282679866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282679926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282679926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282679944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282679944 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530282679944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282680001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282680001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:inst_ALU\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282680089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:inst_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282680089 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1530282680089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530282680152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282680152 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530282680360 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:inst_ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "d:/programas/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 24 -1 0 } } { "bbtronenhancedCPU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/bbtronenhancedCPU.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1530282680360 "|bbtronenhancedCPU|ALU:inst_ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1530282680360 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1530282680360 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1530282681454 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1530282681512 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1530282681512 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "controlUnity:inst_controlUnity\|cu_readEnable controlUnity:inst_controlUnity\|cu_memtoReg " "Duplicate LATCH primitive \"controlUnity:inst_controlUnity\|cu_readEnable\" merged with LATCH primitive \"controlUnity:inst_controlUnity\|cu_memtoReg\"" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1530282681526 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1530282681526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_showDisplay " "Latch controlUnity:inst_controlUnity\|cu_showDisplay has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681531 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[6\] " "Latch ALU:inst_ALU\|aluOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[5\] " "Latch ALU:inst_ALU\|aluOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[4\] " "Latch ALU:inst_ALU\|aluOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[3\] " "Latch ALU:inst_ALU\|aluOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[2\] " "Latch ALU:inst_ALU\|aluOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[1\] " "Latch ALU:inst_ALU\|aluOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[0\] " "Latch ALU:inst_ALU\|aluOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[4\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[4\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[7\] " "Latch ALU:inst_ALU\|aluOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681532 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_inSignal " "Latch controlUnity:inst_controlUnity\|cu_inSignal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluScr " "Latch controlUnity:inst_controlUnity\|cu_aluScr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[0\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[1\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[4\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Latch controlUnity:inst_controlUnity\|cu_aluOp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Jump\[0\] " "Latch controlUnity:inst_controlUnity\|cu_Jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Jump\[1\] " "Latch controlUnity:inst_controlUnity\|cu_Jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681533 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_Branch " "Latch controlUnity:inst_controlUnity\|cu_Branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[8\] " "Latch ALU:inst_ALU\|aluOut\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[9\] " "Latch ALU:inst_ALU\|aluOut\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[10\] " "Latch ALU:inst_ALU\|aluOut\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[11\] " "Latch ALU:inst_ALU\|aluOut\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[12\] " "Latch ALU:inst_ALU\|aluOut\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[13\] " "Latch ALU:inst_ALU\|aluOut\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[14\] " "Latch ALU:inst_ALU\|aluOut\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[15\] " "Latch ALU:inst_ALU\|aluOut\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681534 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[16\] " "Latch ALU:inst_ALU\|aluOut\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[17\] " "Latch ALU:inst_ALU\|aluOut\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[18\] " "Latch ALU:inst_ALU\|aluOut\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[19\] " "Latch ALU:inst_ALU\|aluOut\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[20\] " "Latch ALU:inst_ALU\|aluOut\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[21\] " "Latch ALU:inst_ALU\|aluOut\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[22\] " "Latch ALU:inst_ALU\|aluOut\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[23\] " "Latch ALU:inst_ALU\|aluOut\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[24\] " "Latch ALU:inst_ALU\|aluOut\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681535 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[25\] " "Latch ALU:inst_ALU\|aluOut\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[26\] " "Latch ALU:inst_ALU\|aluOut\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[27\] " "Latch ALU:inst_ALU\|aluOut\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[28\] " "Latch ALU:inst_ALU\|aluOut\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[2\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[29\] " "Latch ALU:inst_ALU\|aluOut\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[2\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[30\] " "Latch ALU:inst_ALU\|aluOut\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[2\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:inst_ALU\|aluOut\[31\] " "Latch ALU:inst_ALU\|aluOut\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controlUnity:inst_controlUnity\|cu_aluOp\[3\] " "Ports D and ENA on the latch are fed by the same signal controlUnity:inst_controlUnity\|cu_aluOp\[3\]" {  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "ALU.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/ALU.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_hlt " "Latch controlUnity:inst_controlUnity\|cu_hlt has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_memtoReg " "Latch controlUnity:inst_controlUnity\|cu_memtoReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681536 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_writeReg " "Latch controlUnity:inst_controlUnity\|cu_writeReg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681537 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_regDest " "Latch controlUnity:inst_controlUnity\|cu_regDest has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681537 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controlUnity:inst_controlUnity\|cu_writeEnable " "Latch controlUnity:inst_controlUnity\|cu_writeEnable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA programCounter:inst_programCounter\|outAddy\[7\] " "Ports D and ENA on the latch are fed by the same signal programCounter:inst_programCounter\|outAddy\[7\]" {  } { { "programCounter.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/programCounter.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1530282681537 ""}  } { { "controlUnity.v" "" { Text "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/controlUnity.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1530282681537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1530282685676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.map.smsg " "Generated suppressed messages file d:/Users/Pedro/Documents/GitHub/bbtron-enhanced/bbtronENHANCED/output_files/bbtronenhanced.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282698789 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1530282699297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1530282699297 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6198 " "Implemented 6198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1530282699727 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1530282699727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6119 " "Implemented 6119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1530282699727 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1530282699727 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1530282699727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1530282699727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "746 " "Peak virtual memory: 746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530282699953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 29 11:31:39 2018 " "Processing ended: Fri Jun 29 11:31:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530282699953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530282699953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530282699953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1530282699953 ""}
