Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 04:44:49 2024
| Host         : DB3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1088 register/latch pins with no clock driven by root clock pin: uclkconv/clk_inter_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: uled/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: useg/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3786 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.032       -0.032                      1                  135        0.263        0.000                      0                  135        2.633        0.000                       0                   112  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
clk                {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk  {0.000 21.739}     43.478          23.000          
  clk_out2_cpuclk  {1.223 12.092}     21.739          46.000          
  clkfbout_cpuclk  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_cpuclk       38.649        0.000                      0                   98        0.264        0.000                      0                   98       21.239        0.000                       0                   100  
  clk_out2_cpuclk        9.007        0.000                      0                    5        0.263        0.000                      0                    5       10.370        0.000                       0                     8  
  clkfbout_cpuclk                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_cpuclk  clk_out2_cpuclk       -0.032       -0.032                      1                    4        9.130        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out2_cpuclk    clk_out1_cpuclk          6.669        0.000                      0                   32       12.129        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.239ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.649ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 0.890ns (18.867%)  route 3.827ns (81.133%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 41.483 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.357     2.202    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.326 r  useg/cnt[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.326    useg/cnt[14]
    SLICE_X60Y70         FDCE                                         r  useg/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    41.483    useg/clk_out1
    SLICE_X60Y70         FDCE                                         r  useg/cnt_reg[14]/C
                         clock pessimism             -0.414    41.069    
                         clock uncertainty           -0.175    40.895    
    SLICE_X60Y70         FDCE (Setup_fdce_C_D)        0.081    40.976    useg/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         40.976    
                         arrival time                          -2.326    
  -------------------------------------------------------------------
                         slack                                 38.649    

Slack (MET) :             38.896ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.890ns (19.912%)  route 3.580ns (80.088%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 41.486 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.109     1.955    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.124     2.079 r  useg/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.079    useg/cnt[2]
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.500    41.486    useg/clk_out1
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[2]/C
                         clock pessimism             -0.414    41.072    
                         clock uncertainty           -0.175    40.898    
    SLICE_X60Y67         FDCE (Setup_fdce_C_D)        0.077    40.975    useg/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -2.079    
  -------------------------------------------------------------------
                         slack                                 38.896    

Slack (MET) :             38.901ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.890ns (19.925%)  route 3.577ns (80.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 41.486 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.106     1.952    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.124     2.076 r  useg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.076    useg/cnt[4]
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.500    41.486    useg/clk_out1
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[4]/C
                         clock pessimism             -0.414    41.072    
                         clock uncertainty           -0.175    40.898    
    SLICE_X60Y67         FDCE (Setup_fdce_C_D)        0.079    40.977    useg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.977    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 38.901    

Slack (MET) :             38.902ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.890ns (19.952%)  route 3.571ns (80.048%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.995ns = ( 41.483 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.100     1.946    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y70         LUT5 (Prop_lut5_I2_O)        0.124     2.070 r  useg/cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.000     2.070    useg/cnt[13]
    SLICE_X60Y70         FDCE                                         r  useg/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.497    41.483    useg/clk_out1
    SLICE_X60Y70         FDCE                                         r  useg/cnt_reg[13]/C
                         clock pessimism             -0.414    41.069    
                         clock uncertainty           -0.175    40.895    
    SLICE_X60Y70         FDCE (Setup_fdce_C_D)        0.077    40.972    useg/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         40.972    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                 38.902    

Slack (MET) :             38.903ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 0.890ns (19.925%)  route 3.577ns (80.075%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.992ns = ( 41.486 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.106     1.952    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I2_O)        0.124     2.076 r  useg/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.076    useg/cnt[3]
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.500    41.486    useg/clk_out1
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[3]/C
                         clock pessimism             -0.414    41.072    
                         clock uncertainty           -0.175    40.898    
    SLICE_X60Y67         FDCE (Setup_fdce_C_D)        0.081    40.979    useg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.979    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                 38.903    

Slack (MET) :             38.984ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.890ns (20.322%)  route 3.490ns (79.678%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 41.484 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.019     1.865    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.989 r  useg/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.989    useg/cnt[5]
    SLICE_X60Y68         FDCE                                         r  useg/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.498    41.484    useg/clk_out1
    SLICE_X60Y68         FDCE                                         r  useg/cnt_reg[5]/C
                         clock pessimism             -0.414    41.070    
                         clock uncertainty           -0.175    40.896    
    SLICE_X60Y68         FDCE (Setup_fdce_C_D)        0.077    40.973    useg/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.973    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 38.984    

Slack (MET) :             38.990ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.890ns (20.331%)  route 3.488ns (79.669%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.994ns = ( 41.484 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.414ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          2.017     1.863    useg/cnt[31]_i_4__0_n_0
    SLICE_X60Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.987 r  useg/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.987    useg/cnt[6]
    SLICE_X60Y68         FDCE                                         r  useg/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.498    41.484    useg/clk_out1
    SLICE_X60Y68         FDCE                                         r  useg/cnt_reg[6]/C
                         clock pessimism             -0.414    41.070    
                         clock uncertainty           -0.175    40.896    
    SLICE_X60Y68         FDCE (Setup_fdce_C_D)        0.081    40.977    useg/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.977    
                         arrival time                          -1.987    
  -------------------------------------------------------------------
                         slack                                 38.990    

Slack (MET) :             39.031ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.890ns (20.826%)  route 3.383ns (79.174%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.991ns = ( 41.487 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          1.913     1.759    useg/cnt[31]_i_4__0_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I2_O)        0.124     1.883 r  useg/clkout_i_1__0/O
                         net (fo=1, routed)           0.000     1.883    useg/clkout_i_1__0_n_0
    SLICE_X62Y67         FDCE                                         r  useg/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.501    41.487    useg/clk_out1
    SLICE_X62Y67         FDCE                                         r  useg/clkout_reg/C
                         clock pessimism             -0.428    41.059    
                         clock uncertainty           -0.175    40.885    
    SLICE_X62Y67         FDCE (Setup_fdce_C_D)        0.029    40.914    useg/clkout_reg
  -------------------------------------------------------------------
                         required time                         40.914    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                 39.031    

Slack (MET) :             39.178ns  (required time - arrival time)
  Source:                 useg/cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.890ns (21.579%)  route 3.234ns (78.421%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.993ns = ( 41.485 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.391ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.607    -2.391    useg/clk_out1
    SLICE_X60Y73         FDCE                                         r  useg/cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDCE (Prop_fdce_C_Q)         0.518    -1.873 r  useg/cnt_reg[30]/Q
                         net (fo=2, routed)           0.891    -0.982    useg/cnt_reg_n_0_[30]
    SLICE_X60Y73         LUT4 (Prop_lut4_I3_O)        0.124    -0.858 r  useg/cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.580    -0.278    useg/cnt[31]_i_9__0_n_0
    SLICE_X62Y73         LUT5 (Prop_lut5_I4_O)        0.124    -0.154 r  useg/cnt[31]_i_4__0/O
                         net (fo=32, routed)          1.764     1.609    useg/cnt[31]_i_4__0_n_0
    SLICE_X62Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.733 r  useg/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.733    useg/cnt[8]
    SLICE_X62Y68         FDCE                                         r  useg/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.499    41.485    useg/clk_out1
    SLICE_X62Y68         FDCE                                         r  useg/cnt_reg[8]/C
                         clock pessimism             -0.428    41.057    
                         clock uncertainty           -0.175    40.883    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.029    40.912    useg/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.912    
                         arrival time                          -1.733    
  -------------------------------------------------------------------
                         slack                                 39.178    

Slack (MET) :             39.196ns  (required time - arrival time)
  Source:                 uclkconv/enter_cnt_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/enter_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            43.478ns  (clk_out1_cpuclk rise@43.478ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.114ns  (logic 0.828ns (20.128%)  route 3.286ns (79.872%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 41.432 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.565    -2.433    uclkconv/clk_out1
    SLICE_X37Y46         FDCE                                         r  uclkconv/enter_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDCE (Prop_fdce_C_Q)         0.456    -1.977 f  uclkconv/enter_cnt_reg[29]/Q
                         net (fo=3, routed)           1.014    -0.963    uclkconv/enter_cnt_reg_n_0_[29]
    SLICE_X38Y47         LUT4 (Prop_lut4_I2_O)        0.124    -0.839 r  uclkconv/enter_cnt[31]_i_10/O
                         net (fo=1, routed)           0.282    -0.557    uclkconv/enter_cnt[31]_i_10_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I4_O)        0.124    -0.433 r  uclkconv/enter_cnt[31]_i_5/O
                         net (fo=31, routed)          1.990     1.557    uclkconv/enter_cnt[31]_i_5_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I2_O)        0.124     1.681 r  uclkconv/enter_cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.681    uclkconv/enter_cnt[20]
    SLICE_X37Y45         FDCE                                         r  uclkconv/enter_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.445    41.432    uclkconv/clk_out1
    SLICE_X37Y45         FDCE                                         r  uclkconv/enter_cnt_reg[20]/C
                         clock pessimism             -0.411    41.021    
                         clock uncertainty           -0.175    40.846    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.031    40.877    uclkconv/enter_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         40.877    
                         arrival time                          -1.681    
  -------------------------------------------------------------------
                         slack                                 39.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uled/clkout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.560    -0.549    uled/clk_out1
    SLICE_X56Y67         FDCE                                         r  uled/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.385 r  uled/clkout_reg/Q
                         net (fo=3, routed)           0.175    -0.210    uled/clkout_reg_n_0
    SLICE_X56Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.165 r  uled/clkout_i_1/O
                         net (fo=1, routed)           0.000    -0.165    uled/clkout_i_1_n_0
    SLICE_X56Y67         FDCE                                         r  uled/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.826    -0.321    uled/clk_out1
    SLICE_X56Y67         FDCE                                         r  uled/clkout_reg/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X56Y67         FDCE (Hold_fdce_C_D)         0.120    -0.429    uled/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 useg/clkout_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/clkout_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.587    -0.522    useg/clk_out1
    SLICE_X62Y67         FDCE                                         r  useg/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.381 r  useg/clkout_reg/Q
                         net (fo=4, routed)           0.185    -0.197    useg/clkout_reg_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.045    -0.152 r  useg/clkout_i_1__0/O
                         net (fo=1, routed)           0.000    -0.152    useg/clkout_i_1__0_n_0
    SLICE_X62Y67         FDCE                                         r  useg/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.855    -0.292    useg/clk_out1
    SLICE_X62Y67         FDCE                                         r  useg/clkout_reg/C
                         clock pessimism             -0.231    -0.522    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.091    -0.431    useg/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 uclkconv/enter_cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/enter_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.231ns (53.466%)  route 0.201ns (46.534%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.564    -0.546    uclkconv/clk_out1
    SLICE_X37Y47         FDCE                                         r  uclkconv/enter_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  uclkconv/enter_cnt_reg[27]/Q
                         net (fo=3, routed)           0.121    -0.283    uclkconv/enter_cnt_reg_n_0_[27]
    SLICE_X38Y47         LUT5 (Prop_lut5_I1_O)        0.045    -0.238 r  uclkconv/enter_cnt[31]_i_5/O
                         net (fo=31, routed)          0.080    -0.159    uclkconv/enter_cnt[31]_i_5_n_0
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.045    -0.114 r  uclkconv/enter_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    uclkconv/enter_cnt[26]
    SLICE_X38Y47         FDCE                                         r  uclkconv/enter_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X38Y47         FDCE                                         r  uclkconv/enter_cnt_reg[26]/C
                         clock pessimism             -0.215    -0.530    
    SLICE_X38Y47         FDCE (Hold_fdce_C_D)         0.120    -0.410    uclkconv/enter_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 uled/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.254ns (55.354%)  route 0.205ns (44.646%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.552    -0.557    uled/clk_out1
    SLICE_X54Y73         FDCE                                         r  uled/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  uled/cnt_reg[25]/Q
                         net (fo=2, routed)           0.127    -0.266    uled/cnt_reg_n_0_[25]
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.045    -0.221 r  uled/cnt[31]_i_4/O
                         net (fo=32, routed)          0.078    -0.144    uled/cnt[31]_i_4_n_0
    SLICE_X56Y73         LUT5 (Prop_lut5_I2_O)        0.045    -0.099 r  uled/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    uled/cnt[30]
    SLICE_X56Y73         FDCE                                         r  uled/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.819    -0.328    uled/clk_out1
    SLICE_X56Y73         FDCE                                         r  uled/cnt_reg[30]/C
                         clock pessimism             -0.196    -0.523    
    SLICE_X56Y73         FDCE (Hold_fdce_C_D)         0.121    -0.402    uled/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 uclkconv/enter_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/enter_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.562    -0.548    uclkconv/clk_out1
    SLICE_X38Y41         FDCE                                         r  uclkconv/enter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.384 f  uclkconv/enter_cnt_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.150    uclkconv/enter_cnt_reg_n_0_[0]
    SLICE_X38Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.105 r  uclkconv/enter_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    uclkconv/enter_cnt[0]
    SLICE_X38Y41         FDCE                                         r  uclkconv/enter_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.831    -0.317    uclkconv/clk_out1
    SLICE_X38Y41         FDCE                                         r  uclkconv/enter_cnt_reg[0]/C
                         clock pessimism             -0.231    -0.548    
    SLICE_X38Y41         FDCE (Hold_fdce_C_D)         0.121    -0.427    uclkconv/enter_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 uled/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uled/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.560    -0.549    uled/clk_out1
    SLICE_X56Y67         FDCE                                         r  uled/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.385 f  uled/cnt_reg[0]/Q
                         net (fo=3, routed)           0.233    -0.152    uled/cnt_reg_n_0_[0]
    SLICE_X56Y67         LUT1 (Prop_lut1_I0_O)        0.045    -0.107 r  uled/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    uled/cnt[0]
    SLICE_X56Y67         FDCE                                         r  uled/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.826    -0.321    uled/clk_out1
    SLICE_X56Y67         FDCE                                         r  uled/cnt_reg[0]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X56Y67         FDCE (Hold_fdce_C_D)         0.121    -0.428    uled/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 useg/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.997%)  route 0.237ns (56.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.587    -0.522    useg/clk_out1
    SLICE_X62Y67         FDCE                                         r  useg/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.381 f  useg/cnt_reg[0]/Q
                         net (fo=3, routed)           0.237    -0.145    useg/cnt_reg_n_0_[0]
    SLICE_X62Y67         LUT1 (Prop_lut1_I0_O)        0.045    -0.100 r  useg/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.100    useg/cnt[0]
    SLICE_X62Y67         FDCE                                         r  useg/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.855    -0.292    useg/clk_out1
    SLICE_X62Y67         FDCE                                         r  useg/cnt_reg[0]/C
                         clock pessimism             -0.231    -0.522    
    SLICE_X62Y67         FDCE (Hold_fdce_C_D)         0.092    -0.430    useg/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 useg/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (45.988%)  route 0.271ns (54.012%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.587    -0.522    useg/clk_out1
    SLICE_X62Y67         FDCE                                         r  useg/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.381 f  useg/cnt_reg[1]/Q
                         net (fo=2, routed)           0.124    -0.257    useg/cnt_reg_n_0_[1]
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.045    -0.212 r  useg/cnt[31]_i_3__0/O
                         net (fo=32, routed)          0.147    -0.065    useg/cnt[31]_i_3__0_n_0
    SLICE_X60Y67         LUT5 (Prop_lut5_I1_O)        0.045    -0.020 r  useg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.020    useg/cnt[4]
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.854    -0.294    useg/clk_out1
    SLICE_X60Y67         FDCE                                         r  useg/cnt_reg[4]/C
                         clock pessimism             -0.196    -0.489    
    SLICE_X60Y67         FDCE (Hold_fdce_C_D)         0.121    -0.368    useg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 useg/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.231ns (44.416%)  route 0.289ns (55.584%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.585    -0.524    useg/clk_out1
    SLICE_X62Y69         FDCE                                         r  useg/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  useg/cnt_reg[10]/Q
                         net (fo=2, routed)           0.189    -0.195    useg/cnt_reg_n_0_[10]
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.045    -0.150 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          0.101    -0.049    useg/cnt[31]_i_2__0_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.004 r  useg/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.004    useg/cnt[12]
    SLICE_X60Y69         FDCE                                         r  useg/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.851    -0.296    useg/clk_out1
    SLICE_X60Y69         FDCE                                         r  useg/cnt_reg[12]/C
                         clock pessimism             -0.196    -0.491    
    SLICE_X60Y69         FDCE (Hold_fdce_C_D)         0.121    -0.370    useg/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.004    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 useg/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            useg/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.246%)  route 0.291ns (55.754%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.585    -0.524    useg/clk_out1
    SLICE_X62Y69         FDCE                                         r  useg/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.383 f  useg/cnt_reg[10]/Q
                         net (fo=2, routed)           0.189    -0.195    useg/cnt_reg_n_0_[10]
    SLICE_X60Y69         LUT5 (Prop_lut5_I1_O)        0.045    -0.150 r  useg/cnt[31]_i_2__0/O
                         net (fo=32, routed)          0.103    -0.047    useg/cnt[31]_i_2__0_n_0
    SLICE_X60Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.002 r  useg/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.002    useg/cnt[11]
    SLICE_X60Y69         FDCE                                         r  useg/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.851    -0.296    useg/clk_out1
    SLICE_X60Y69         FDCE                                         r  useg/cnt_reg[11]/C
                         clock pessimism             -0.196    -0.491    
    SLICE_X60Y69         FDCE (Hold_fdce_C_D)         0.120    -0.371    useg/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.369    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 21.739 }
Period(ns):         43.478
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         43.478      41.323     BUFGCTRL_X0Y1   ucpuclk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         43.478      42.229     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y41    uclkconv/enter_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y43    uclkconv/enter_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y43    uclkconv/enter_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y43    uclkconv/enter_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y44    uclkconv/enter_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X37Y43    uclkconv/enter_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y44    uclkconv/enter_cnt_reg[15]/C
Min Period        n/a     FDCE/C             n/a            1.000         43.478      42.478     SLICE_X38Y44    uclkconv/enter_cnt_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       43.478      116.522    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y69    useg/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y69    useg/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X62Y73    useg/cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X62Y73    useg/cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X62Y73    useg/cnt_reg[27]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y67    useg/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y67    useg/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y67    useg/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X62Y68    useg/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X38Y43    uclkconv/enter_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X56Y67    uled/clkout_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X56Y67    uled/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X54Y67    uled/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X54Y67    uled/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X54Y67    uled/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X56Y67    uled/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X62Y69    useg/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y69    useg/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X60Y69    useg/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         21.739      21.239     SLICE_X62Y72    useg/cnt_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        9.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.007ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.765ns  (logic 0.904ns (51.222%)  route 0.861ns (48.778%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.440    -0.313    uclkconv/udb/enter_out
    SLICE_X38Y45         LUT2 (Prop_lut2_I1_O)        0.117    -0.196 r  uclkconv/udb/firstTime_i_5/O
                         net (fo=1, routed)           0.421     0.224    uIFetch/active_reg
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.331     0.555 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000     0.555    uclkconv/firstTime_reg_1
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411     9.635    
                         clock uncertainty           -0.154     9.480    
    SLICE_X38Y46         FDPE (Setup_fdpe_C_D)        0.082     9.562    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                          9.562    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  9.007    

Slack (MET) :             9.028ns  (required time - arrival time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk rise@22.962ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        1.603ns  (logic 0.648ns (40.414%)  route 0.955ns (59.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 20.915 - 22.962 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 9.660 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    13.571 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    14.824    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486     6.338 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660     7.998    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.094 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565     9.660    uclkconv/clk_out2
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.524    10.184 r  uclkconv/inter_ack_reg/Q
                         net (fo=2, routed)           0.955    11.139    uclkconv/inter_ack
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.124    11.263 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000    11.263    uclkconv/clk_inter_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    24.370 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.551    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    17.797 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    19.379    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.470 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.444    20.915    uclkconv/clk_out2
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism             -0.498    20.416    
                         clock uncertainty           -0.154    20.262    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    20.291    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         20.291    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                  9.028    

Slack (MET) :             9.366ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.408ns  (logic 0.580ns (41.186%)  route 0.828ns (58.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.828     0.075    uclkconv/udb/enter_out
    SLICE_X38Y46         LUT6 (Prop_lut6_I4_O)        0.124     0.199 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000     0.199    uclkconv/udb_n_1
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411     9.635    
                         clock uncertainty           -0.154     9.480    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.084     9.564    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                          9.564    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  9.366    

Slack (MET) :             9.752ns  (required time - arrival time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.870ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.024ns  (logic 0.580ns (56.627%)  route 0.444ns (43.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 f  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.444    -0.309    uclkconv/udb/enter_out
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.124    -0.185 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    -0.185    uclkconv/udb_n_2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.411     9.635    
                         clock uncertainty           -0.154     9.480    
    SLICE_X38Y46         FDPE (Setup_fdpe_C_D)        0.086     9.566    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                          9.566    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             19.685ns  (required time - arrival time)
  Source:                 uclkconv/udb/last_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/udb/signal_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            21.739ns  (clk_out2_cpuclk rise@22.962ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        1.818ns  (logic 0.580ns (31.897%)  route 1.238ns (68.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 20.916 - 22.962 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( -1.210 - 1.223 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     2.701 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     3.954    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    -4.532 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    -2.871    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.775 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    -1.210    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/last_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.754 f  uclkconv/udb/last_signal_reg/Q
                         net (fo=1, routed)           0.670    -0.084    uclkconv/udb/last_signal
    SLICE_X38Y45         LUT3 (Prop_lut3_I1_O)        0.124     0.040 r  uclkconv/udb/signal_out_i_1/O
                         net (fo=1, routed)           0.568     0.609    uclkconv/udb/signal_out_i_1_n_0
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    24.370 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    25.551    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    17.797 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    19.379    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    19.470 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    20.916    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
                         clock pessimism             -0.386    20.529    
                         clock uncertainty           -0.154    20.375    
    SLICE_X39Y45         FDCE (Setup_fdce_C_D)       -0.081    20.294    uclkconv/udb/signal_out_reg
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                          -0.609    
  -------------------------------------------------------------------
                         slack                                 19.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uclkconv/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@1.223ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 0.906 - 1.223 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.675 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     1.469 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.909    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -0.416 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504     0.088    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.114 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.562     0.675    uclkconv/clk_out2
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  uclkconv/clk_inter_reg/Q
                         net (fo=2, routed)           0.168     0.984    uclkconv/inter_clk
    SLICE_X35Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.029 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000     1.029    uclkconv/clk_inter_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     1.657 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.138    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -0.503 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.046    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.075 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.831     0.906    uclkconv/clk_out2
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism             -0.231     0.675    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     0.766    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 uclkconv/firstTime_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 11.777 - 12.092 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 r  uclkconv/firstTime_reg/Q
                         net (fo=3, routed)           0.186    11.899    uclkconv/udb/firstTime
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045    11.944 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    11.944    uclkconv/udb_n_2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    12.526 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.008    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    10.366 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    10.916    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.945 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    11.777    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.546    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.125    11.671    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                        -11.671    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 uclkconv/firstTime_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.221%)  route 0.186ns (46.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 11.777 - 12.092 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 r  uclkconv/firstTime_reg/Q
                         net (fo=3, routed)           0.186    11.899    uIFetch/firstTime
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.045    11.944 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    11.944    uclkconv/firstTime_reg_1
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    12.526 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.008    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    10.366 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    10.916    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.945 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    11.777    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.546    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.124    11.670    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                        -11.670    
                         arrival time                          11.944    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 uclkconv/inter_ack_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk fall@12.092ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.445ns  (logic 0.212ns (47.615%)  route 0.233ns (52.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 11.777 - 12.092 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDCE (Prop_fdce_C_Q)         0.167    11.713 r  uclkconv/inter_ack_reg/Q
                         net (fo=2, routed)           0.233    11.946    uclkconv/udb/inter_ack
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.045    11.991 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    11.991    uclkconv/udb_n_1
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    12.526 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    13.008    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    10.366 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    10.916    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    10.945 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    11.777    uclkconv/clk_out2
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.231    11.546    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.125    11.671    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                        -11.671    
                         arrival time                          11.991    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 uclkconv/udb/signal_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/udb/signal_out_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_cpuclk rise@1.223ns - clk_out2_cpuclk rise@1.223ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.532%)  route 0.337ns (64.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 0.907 - 1.223 ) 
    Source Clock Delay      (SCD):    -0.547ns = ( 0.676 - 1.223 ) 
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     1.469 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     1.909    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    -0.416 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504     0.088    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.114 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563     0.676    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDCE (Prop_fdce_C_Q)         0.141     0.817 r  uclkconv/udb/signal_out_reg/Q
                         net (fo=4, routed)           0.161     0.979    uclkconv/udb/enter_out
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.024 r  uclkconv/udb/signal_out_i_1/O
                         net (fo=1, routed)           0.176     1.200    uclkconv/udb/signal_out_i_1_n_0
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     1.657 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     2.138    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    -0.503 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550     0.046    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.075 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832     0.907    uclkconv/udb/clk_out2
    SLICE_X39Y45         FDCE                                         r  uclkconv/udb/signal_out_reg/C
                         clock pessimism             -0.231     0.676    
    SLICE_X39Y45         FDCE (Hold_fdce_C_D)         0.066     0.742    uclkconv/udb/signal_out_reg
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.457    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_cpuclk
Waveform(ns):       { 1.223 12.092 }
Period(ns):         21.739
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         21.739      19.584     BUFGCTRL_X0Y2   ucpuclk/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         21.739      20.490     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C             n/a            1.000         21.739      20.739     SLICE_X38Y46    uclkconv/active_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         21.739      20.739     SLICE_X35Y46    uclkconv/clk_inter_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         21.739      20.739     SLICE_X38Y46    uclkconv/firstTime_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         21.739      20.739     SLICE_X38Y46    uclkconv/inter_ack_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         21.739      20.739     SLICE_X39Y45    uclkconv/udb/last_signal_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         21.739      20.739     SLICE_X39Y45    uclkconv/udb/signal_out_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       21.739      138.261    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.870      10.370     SLICE_X35Y46    uclkconv/clk_inter_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X39Y45    uclkconv/udb/last_signal_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X39Y45    uclkconv/udb/last_signal_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X39Y45    uclkconv/udb/signal_out_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X39Y45    uclkconv/udb/signal_out_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/active_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/active_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/firstTime_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/firstTime_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/inter_ack_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/active_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/active_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/firstTime_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/firstTime_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/inter_ack_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X38Y46    uclkconv/inter_ack_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.870      10.370     SLICE_X35Y46    uclkconv/clk_inter_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.870      10.370     SLICE_X35Y46    uclkconv/clk_inter_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X39Y45    uclkconv/udb/last_signal_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.870      10.370     SLICE_X39Y45    uclkconv/udb/last_signal_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ucpuclk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   ucpuclk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  ucpuclk/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out2_cpuclk

Setup :            1  Failing Endpoint ,  Worst Slack       -0.032ns,  Total Violation       -0.032ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.223ns  (clk_out2_cpuclk rise@1.223ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.220ns (5.357%)  route 3.887ns (94.643%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( -0.824 - 1.223 ) 
    Source Clock Delay      (SCD):    -5.754ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         2.226    -1.772    uclkconv/clk_out1
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124    -1.648 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000    -1.648    uclkconv/clk_inter_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                      1.223     1.223 r  
    P17                                               0.000     1.223 r  clk (IN)
                         net (fo=0)                   0.000     1.223    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408     2.631 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     3.812    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753    -3.942 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582    -2.360    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.269 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.444    -0.824    uclkconv/clk_out2
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism             -0.590    -1.414    
                         clock uncertainty           -0.295    -1.709    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)        0.029    -1.680    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (MET) :             8.237ns  (required time - arrival time)
  Source:                 uclkconv/enter_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.092ns  (clk_out2_cpuclk fall@12.092ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 1.014ns (29.444%)  route 2.430ns (70.556%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -2.433ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.565    -2.433    uclkconv/clk_out1
    SLICE_X38Y43         FDCE                                         r  uclkconv/enter_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDCE (Prop_fdce_C_Q)         0.518    -1.915 r  uclkconv/enter_cnt_reg[11]/Q
                         net (fo=3, routed)           0.783    -1.131    uclkconv/enter_cnt_reg_n_0_[11]
    SLICE_X37Y44         LUT4 (Prop_lut4_I1_O)        0.124    -1.007 r  uclkconv/active_i_8/O
                         net (fo=1, routed)           0.639    -0.368    uclkconv/active_i_8_n_0
    SLICE_X37Y43         LUT5 (Prop_lut5_I4_O)        0.124    -0.244 r  uclkconv/active_i_7/O
                         net (fo=1, routed)           0.704     0.460    uclkconv/active_i_7_n_0
    SLICE_X38Y45         LUT5 (Prop_lut5_I3_O)        0.124     0.584 r  uclkconv/active_i_3/O
                         net (fo=1, routed)           0.303     0.887    uclkconv/udb/enter_cnt_reg[24]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124     1.011 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000     1.011    uclkconv/udb_n_2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590     9.457    
                         clock uncertainty           -0.295     9.162    
    SLICE_X38Y46         FDPE (Setup_fdpe_C_D)        0.086     9.248    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                          9.248    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.237    

Slack (MET) :             10.662ns  (required time - arrival time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.092ns  (clk_out2_cpuclk fall@12.092ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.220ns (5.074%)  route 4.116ns (94.926%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -5.754ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         2.455    -1.543    uIFetch/clk_out1
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124    -1.419 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    -1.419    uclkconv/firstTime_reg_1
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590     9.457    
                         clock uncertainty           -0.295     9.162    
    SLICE_X38Y46         FDPE (Setup_fdpe_C_D)        0.082     9.244    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                          9.244    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                 10.662    

Slack (MET) :             11.062ns  (required time - arrival time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.092ns  (clk_out2_cpuclk fall@12.092ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.220ns (5.587%)  route 3.718ns (94.413%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        3.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 10.046 - 12.092 ) 
    Source Clock Delay      (SCD):    -5.754ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         2.057    -1.941    uclkconv/udb/clk_out1
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.124    -1.817 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    -1.817    uclkconv/udb_n_1
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    13.500 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    14.681    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.753     6.928 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.582     8.510    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.601 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.445    10.046    uclkconv/clk_out2
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism             -0.590     9.457    
                         clock uncertainty           -0.295     9.162    
    SLICE_X38Y46         FDCE (Setup_fdce_C_D)        0.084     9.246    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                          9.246    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                 11.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.130ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/inter_ack_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.647ns  (clk_out2_cpuclk fall@33.832ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.313ns  (logic 0.071ns (5.405%)  route 1.242ns (94.595%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 33.516 - 33.832 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.739    43.108    uclkconv/udb/clk_out1
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045    43.153 r  uclkconv/udb/inter_ack_i_1/O
                         net (fo=1, routed)           0.000    43.153    uclkconv/udb_n_1
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    34.266 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    34.747    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    32.105 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    32.655    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    32.684 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    33.516    uclkconv/clk_out2
    SLICE_X38Y46         FDCE                                         r  uclkconv/inter_ack_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    33.603    
                         clock uncertainty            0.295    33.897    
    SLICE_X38Y46         FDCE (Hold_fdce_C_D)         0.125    34.022    uclkconv/inter_ack_reg
  -------------------------------------------------------------------
                         required time                        -34.022    
                         arrival time                          43.153    
  -------------------------------------------------------------------
                         slack                                  9.130    

Slack (MET) :             9.265ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/active_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.647ns  (clk_out2_cpuclk fall@33.832ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.448ns  (logic 0.071ns (4.902%)  route 1.377ns (95.098%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 33.516 - 33.832 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.874    43.243    uclkconv/udb/clk_out1
    SLICE_X38Y46         LUT6 (Prop_lut6_I1_O)        0.045    43.288 r  uclkconv/udb/active_i_1/O
                         net (fo=1, routed)           0.000    43.288    uclkconv/udb_n_2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    34.266 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    34.747    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    32.105 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    32.655    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    32.684 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    33.516    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    33.603    
                         clock uncertainty            0.295    33.897    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.125    34.022    uclkconv/active_reg
  -------------------------------------------------------------------
                         required time                        -34.022    
                         arrival time                          43.288    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.271ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/firstTime_reg/D
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.647ns  (clk_out2_cpuclk fall@33.832ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.453ns  (logic 0.071ns (4.885%)  route 1.382ns (95.115%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 33.516 - 33.832 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.879    43.248    uIFetch/clk_out1
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.045    43.293 r  uIFetch/firstTime_i_1/O
                         net (fo=1, routed)           0.000    43.293    uclkconv/firstTime_reg_1
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    34.266 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    34.747    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    32.105 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    32.655    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    32.684 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.832    33.516    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/firstTime_reg/C  (IS_INVERTED)
                         clock pessimism              0.087    33.603    
                         clock uncertainty            0.295    33.897    
    SLICE_X38Y46         FDPE (Hold_fdpe_C_D)         0.124    34.021    uclkconv/firstTime_reg
  -------------------------------------------------------------------
                         required time                        -34.021    
                         arrival time                          43.293    
  -------------------------------------------------------------------
                         slack                                  9.271    

Slack (MET) :             20.082ns  (arrival time - required time)
  Source:                 ucpuclk/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_cpuclk'  {rise@0.000ns fall@21.739ns period=43.478ns})
  Destination:            uclkconv/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Path Group:             clk_out2_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -20.516ns  (clk_out2_cpuclk rise@22.962ns - clk_out1_cpuclk rise@43.478ns)
  Data Path Delay:        1.360ns  (logic 0.071ns (5.220%)  route 1.289ns (94.780%))
  Logic Levels:           2  (BUFG=1 LUT4=1)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.317ns = ( 22.645 - 22.962 ) 
    Source Clock Delay      (SCD):    -1.639ns = ( 41.839 - 43.478 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    43.724 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    44.165    ucpuclk/inst/clk_in1_cpuclk
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    41.839 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    42.343    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    42.369 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.785    43.154    uclkconv/clk_out1
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.045    43.199 r  uclkconv/clk_inter_i_1/O
                         net (fo=1, routed)           0.000    43.199    uclkconv/clk_inter_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_cpuclk rise edge)
                                                     22.962    22.962 r  
    P17                                               0.000    22.962 r  clk (IN)
                         net (fo=0)                   0.000    22.962    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434    23.396 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    23.877    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.641    21.236 r  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.550    21.786    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    21.815 r  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.831    22.645    uclkconv/clk_out2
    SLICE_X35Y46         FDRE                                         r  uclkconv/clk_inter_reg/C
                         clock pessimism              0.087    22.732    
                         clock uncertainty            0.295    23.027    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091    23.118    uclkconv/clk_inter_reg
  -------------------------------------------------------------------
                         required time                        -23.118    
                         arrival time                          43.199    
  -------------------------------------------------------------------
                         slack                                 20.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        6.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        2.074ns  (logic 0.648ns (31.244%)  route 1.426ns (68.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 41.431 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.971    33.473    uclkconv/enter_cnt0
    SLICE_X37Y41         FDCE                                         f  uclkconv/enter_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.444    41.431    uclkconv/clk_out1
    SLICE_X37Y41         FDCE                                         r  uclkconv/enter_cnt_reg[1]/C
                         clock pessimism             -0.590    40.841    
                         clock uncertainty           -0.295    40.547    
    SLICE_X37Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.142    uclkconv/enter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         40.142    
                         arrival time                         -33.473    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.669ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        2.074ns  (logic 0.648ns (31.244%)  route 1.426ns (68.756%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 41.431 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.971    33.473    uclkconv/enter_cnt0
    SLICE_X37Y41         FDCE                                         f  uclkconv/enter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.444    41.431    uclkconv/clk_out1
    SLICE_X37Y41         FDCE                                         r  uclkconv/enter_cnt_reg[4]/C
                         clock pessimism             -0.590    40.841    
                         clock uncertainty           -0.295    40.547    
    SLICE_X37Y41         FDCE (Recov_fdce_C_CLR)     -0.405    40.142    uclkconv/enter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.142    
                         arrival time                         -33.473    
  -------------------------------------------------------------------
                         slack                                  6.669    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.933ns  (logic 0.648ns (33.520%)  route 1.285ns (66.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 41.431 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.830    33.332    uclkconv/enter_cnt0
    SLICE_X37Y42         FDCE                                         f  uclkconv/enter_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.444    41.431    uclkconv/clk_out1
    SLICE_X37Y42         FDCE                                         r  uclkconv/enter_cnt_reg[5]/C
                         clock pessimism             -0.590    40.841    
                         clock uncertainty           -0.295    40.547    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    40.142    uclkconv/enter_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.142    
                         arrival time                         -33.332    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.933ns  (logic 0.648ns (33.520%)  route 1.285ns (66.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 41.431 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.830    33.332    uclkconv/enter_cnt0
    SLICE_X37Y42         FDCE                                         f  uclkconv/enter_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.444    41.431    uclkconv/clk_out1
    SLICE_X37Y42         FDCE                                         r  uclkconv/enter_cnt_reg[6]/C
                         clock pessimism             -0.590    40.841    
                         clock uncertainty           -0.295    40.547    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    40.142    uclkconv/enter_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.142    
                         arrival time                         -33.332    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.933ns  (logic 0.648ns (33.520%)  route 1.285ns (66.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 41.431 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.830    33.332    uclkconv/enter_cnt0
    SLICE_X37Y42         FDCE                                         f  uclkconv/enter_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.444    41.431    uclkconv/clk_out1
    SLICE_X37Y42         FDCE                                         r  uclkconv/enter_cnt_reg[7]/C
                         clock pessimism             -0.590    40.841    
                         clock uncertainty           -0.295    40.547    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    40.142    uclkconv/enter_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.142    
                         arrival time                         -33.332    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.933ns  (logic 0.648ns (33.520%)  route 1.285ns (66.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.047ns = ( 41.431 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.830    33.332    uclkconv/enter_cnt0
    SLICE_X37Y42         FDCE                                         f  uclkconv/enter_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.444    41.431    uclkconv/clk_out1
    SLICE_X37Y42         FDCE                                         r  uclkconv/enter_cnt_reg[8]/C
                         clock pessimism             -0.590    40.841    
                         clock uncertainty           -0.295    40.547    
    SLICE_X37Y42         FDCE (Recov_fdce_C_CLR)     -0.405    40.142    uclkconv/enter_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         40.142    
                         arrival time                         -33.332    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.920ns  (logic 0.648ns (33.752%)  route 1.272ns (66.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 41.432 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.817    33.319    uclkconv/enter_cnt0
    SLICE_X37Y43         FDCE                                         f  uclkconv/enter_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.445    41.432    uclkconv/clk_out1
    SLICE_X37Y43         FDCE                                         r  uclkconv/enter_cnt_reg[14]/C
                         clock pessimism             -0.590    40.842    
                         clock uncertainty           -0.295    40.548    
    SLICE_X37Y43         FDCE (Recov_fdce_C_CLR)     -0.405    40.143    uclkconv/enter_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         40.143    
                         arrival time                         -33.319    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.865ns  (logic 0.648ns (34.737%)  route 1.217ns (65.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.762    33.264    uclkconv/enter_cnt0
    SLICE_X37Y47         FDCE                                         f  uclkconv/enter_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X37Y47         FDCE                                         r  uclkconv/enter_cnt_reg[27]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.264    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.865ns  (logic 0.648ns (34.737%)  route 1.217ns (65.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.762    33.264    uclkconv/enter_cnt0
    SLICE_X37Y47         FDCE                                         f  uclkconv/enter_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X37Y47         FDCE                                         r  uclkconv/enter_cnt_reg[28]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.264    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.647ns  (clk_out1_cpuclk rise@43.478ns - clk_out2_cpuclk fall@33.832ns)
  Data Path Delay:        1.865ns  (logic 0.648ns (34.737%)  route 1.217ns (65.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 41.433 - 43.478 ) 
    Source Clock Delay      (SCD):    -2.433ns = ( 31.399 - 33.832 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     33.832    33.832 f  
    P17                                               0.000    33.832 f  clk (IN)
                         net (fo=0)                   0.000    33.832    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478    35.310 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    36.563    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.486    28.077 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.660    29.738    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.834 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           1.565    31.399    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.524    31.923 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.455    32.378    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124    32.502 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.762    33.264    uclkconv/enter_cnt0
    SLICE_X37Y47         FDCE                                         f  uclkconv/enter_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                     43.478    43.478 r  
    P17                                               0.000    43.478 r  clk (IN)
                         net (fo=0)                   0.000    43.478    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    44.886 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    46.067    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    38.313 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    39.896    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    39.987 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         1.446    41.433    uclkconv/clk_out1
    SLICE_X37Y47         FDCE                                         r  uclkconv/enter_cnt_reg[30]/C
                         clock pessimism             -0.590    40.843    
                         clock uncertainty           -0.295    40.549    
    SLICE_X37Y47         FDCE (Recov_fdce_C_CLR)     -0.405    40.144    uclkconv/enter_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         40.144    
                         arrival time                         -33.264    
  -------------------------------------------------------------------
                         slack                                  6.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.129ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.582ns  (logic 0.212ns (36.444%)  route 0.370ns (63.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.213    12.128    uclkconv/enter_cnt0
    SLICE_X38Y45         FDCE                                         f  uclkconv/enter_cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X38Y45         FDCE                                         r  uclkconv/enter_cnt_reg[19]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.128    
  -------------------------------------------------------------------
                         slack                                 12.129    

Slack (MET) :             12.129ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.582ns  (logic 0.212ns (36.444%)  route 0.370ns (63.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.213    12.128    uclkconv/enter_cnt0
    SLICE_X38Y45         FDCE                                         f  uclkconv/enter_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X38Y45         FDCE                                         r  uclkconv/enter_cnt_reg[24]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X38Y45         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.128    
  -------------------------------------------------------------------
                         slack                                 12.129    

Slack (MET) :             12.140ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.743%)  route 0.381ns (64.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.224    12.139    uclkconv/enter_cnt0
    SLICE_X38Y44         FDCE                                         f  uclkconv/enter_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X38Y44         FDCE                                         r  uclkconv/enter_cnt_reg[13]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                 12.140    

Slack (MET) :             12.140ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.743%)  route 0.381ns (64.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.224    12.139    uclkconv/enter_cnt0
    SLICE_X38Y44         FDCE                                         f  uclkconv/enter_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X38Y44         FDCE                                         r  uclkconv/enter_cnt_reg[15]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                 12.140    

Slack (MET) :             12.140ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.593ns  (logic 0.212ns (35.743%)  route 0.381ns (64.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.224    12.139    uclkconv/enter_cnt0
    SLICE_X38Y44         FDCE                                         f  uclkconv/enter_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X38Y44         FDCE                                         r  uclkconv/enter_cnt_reg[16]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.001    uclkconv/enter_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                 12.140    

Slack (MET) :             12.184ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.638ns  (logic 0.212ns (33.251%)  route 0.426ns (66.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.315ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.268    12.183    uclkconv/enter_cnt0
    SLICE_X38Y47         FDCE                                         f  uclkconv/enter_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.833    -0.315    uclkconv/clk_out1
    SLICE_X38Y47         FDCE                                         r  uclkconv/enter_cnt_reg[26]/C
                         clock pessimism              0.087    -0.228    
                         clock uncertainty            0.295     0.067    
    SLICE_X38Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.000    uclkconv/enter_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          0.000    
                         arrival time                          12.183    
  -------------------------------------------------------------------
                         slack                                 12.184    

Slack (MET) :             12.190ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.618ns  (logic 0.212ns (34.293%)  route 0.406ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.249    12.164    uclkconv/enter_cnt0
    SLICE_X37Y46         FDCE                                         f  uclkconv/enter_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X37Y46         FDCE                                         r  uclkconv/enter_cnt_reg[21]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.026    uclkconv/enter_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          12.164    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.190ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.618ns  (logic 0.212ns (34.293%)  route 0.406ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.249    12.164    uclkconv/enter_cnt0
    SLICE_X37Y46         FDCE                                         f  uclkconv/enter_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X37Y46         FDCE                                         r  uclkconv/enter_cnt_reg[23]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.026    uclkconv/enter_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          12.164    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.190ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.618ns  (logic 0.212ns (34.293%)  route 0.406ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.249    12.164    uclkconv/enter_cnt0
    SLICE_X37Y46         FDCE                                         f  uclkconv/enter_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X37Y46         FDCE                                         r  uclkconv/enter_cnt_reg[25]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.026    uclkconv/enter_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          12.164    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.190ns  (arrival time - required time)
  Source:                 uclkconv/active_reg/C
                            (falling edge-triggered cell FDPE clocked by clk_out2_cpuclk  {rise@1.223ns fall@12.092ns period=21.739ns})
  Destination:            uclkconv/enter_cnt_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_cpuclk  {rise@0.000ns fall@21.739ns period=43.478ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.092ns  (clk_out1_cpuclk rise@0.000ns - clk_out2_cpuclk fall@12.092ns)
  Data Path Delay:        0.618ns  (logic 0.212ns (34.293%)  route 0.406ns (65.707%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.547ns = ( 11.546 - 12.092 ) 
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.295ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.342ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_cpuclk fall edge)
                                                     12.092    12.092 f  
    P17                                               0.000    12.092 f  clk (IN)
                         net (fo=0)                   0.000    12.092    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246    12.339 f  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    12.779    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.326    10.453 f  ucpuclk/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.504    10.957    ucpuclk/inst/clk_out2_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    10.983 f  ucpuclk/inst/clkout2_buf/O
                         net (fo=6, routed)           0.563    11.546    uclkconv/clk_out2
    SLICE_X38Y46         FDPE                                         r  uclkconv/active_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.167    11.713 f  uclkconv/active_reg/Q
                         net (fo=4, routed)           0.157    11.870    uclkconv/active
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.045    11.915 f  uclkconv/enter_cnt[31]_i_2/O
                         net (fo=32, routed)          0.249    12.164    uclkconv/enter_cnt0
    SLICE_X37Y46         FDCE                                         f  uclkconv/enter_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ucpuclk/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  ucpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    ucpuclk/inst/clk_in1_cpuclk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  ucpuclk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    ucpuclk/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  ucpuclk/inst/clkout1_buf/O
                         net (fo=102, routed)         0.832    -0.316    uclkconv/clk_out1
    SLICE_X37Y46         FDCE                                         r  uclkconv/enter_cnt_reg[29]/C
                         clock pessimism              0.087    -0.229    
                         clock uncertainty            0.295     0.066    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.026    uclkconv/enter_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                          12.164    
  -------------------------------------------------------------------
                         slack                                 12.190    





