<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/os_cpu/linux_ppc/orderAccess_linux_ppc.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="atomic_linux_ppc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_linux_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/os_cpu/linux_ppc/orderAccess_linux_ppc.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
51 //                   associated with instructions preceding isync have
52 //                   been performed.
53 //
54 // Semantic barrier instructions:
55 // (as defined in orderAccess.hpp)
56 //
57 // - release         orders Store|Store,       (maps to lwsync)
58 //                           Load|Store
59 // - acquire         orders  Load|Store,       (maps to lwsync)
60 //                           Load|Load
61 // - fence           orders Store|Store,       (maps to sync)
62 //                           Load|Store,
63 //                           Load|Load,
64 //                          Store|Load
65 //
66 
67 #define inlasm_sync()     __asm__ __volatile__ (&quot;sync&quot;   : : : &quot;memory&quot;);
68 #define inlasm_lwsync()   __asm__ __volatile__ (&quot;lwsync&quot; : : : &quot;memory&quot;);
69 #define inlasm_eieio()    __asm__ __volatile__ (&quot;eieio&quot;  : : : &quot;memory&quot;);
70 #define inlasm_isync()    __asm__ __volatile__ (&quot;isync&quot;  : : : &quot;memory&quot;);
<span class="line-removed">71 // Use twi-isync for load_acquire (faster than lwsync).</span>
<span class="line-removed">72 #define inlasm_acquire_reg(X) __asm__ __volatile__ (&quot;twi 0,%0,0\n isync\n&quot; : : &quot;r&quot; (X) : &quot;memory&quot;);</span>
73 
74 inline void   OrderAccess::loadload()   { inlasm_lwsync(); }
75 inline void   OrderAccess::storestore() { inlasm_lwsync(); }
76 inline void   OrderAccess::loadstore()  { inlasm_lwsync(); }
77 inline void   OrderAccess::storeload()  { inlasm_sync();   }
78 
79 inline void   OrderAccess::acquire()    { inlasm_lwsync(); }
80 inline void   OrderAccess::release()    { inlasm_lwsync(); }
81 inline void   OrderAccess::fence()      { inlasm_sync();   }
<span class="line-modified">82 </span>
<span class="line-modified">83 </span>
<span class="line-removed">84 template&lt;size_t byte_size&gt;</span>
<span class="line-removed">85 struct OrderAccess::PlatformOrderedLoad&lt;byte_size, X_ACQUIRE&gt;</span>
<span class="line-removed">86 {</span>
<span class="line-removed">87   template &lt;typename T&gt;</span>
<span class="line-removed">88   T operator()(const volatile T* p) const { T t = Atomic::load(p); inlasm_acquire_reg(t); return t; }</span>
<span class="line-removed">89 };</span>
90 
91 #undef inlasm_sync
92 #undef inlasm_lwsync
93 #undef inlasm_eieio
94 #undef inlasm_isync
<span class="line-removed">95 #undef inlasm_acquire_reg</span>
96 
97 #endif // OS_CPU_LINUX_PPC_ORDERACCESS_LINUX_PPC_HPP
</pre>
</td>
<td>
<hr />
<pre>
51 //                   associated with instructions preceding isync have
52 //                   been performed.
53 //
54 // Semantic barrier instructions:
55 // (as defined in orderAccess.hpp)
56 //
57 // - release         orders Store|Store,       (maps to lwsync)
58 //                           Load|Store
59 // - acquire         orders  Load|Store,       (maps to lwsync)
60 //                           Load|Load
61 // - fence           orders Store|Store,       (maps to sync)
62 //                           Load|Store,
63 //                           Load|Load,
64 //                          Store|Load
65 //
66 
67 #define inlasm_sync()     __asm__ __volatile__ (&quot;sync&quot;   : : : &quot;memory&quot;);
68 #define inlasm_lwsync()   __asm__ __volatile__ (&quot;lwsync&quot; : : : &quot;memory&quot;);
69 #define inlasm_eieio()    __asm__ __volatile__ (&quot;eieio&quot;  : : : &quot;memory&quot;);
70 #define inlasm_isync()    __asm__ __volatile__ (&quot;isync&quot;  : : : &quot;memory&quot;);


71 
72 inline void   OrderAccess::loadload()   { inlasm_lwsync(); }
73 inline void   OrderAccess::storestore() { inlasm_lwsync(); }
74 inline void   OrderAccess::loadstore()  { inlasm_lwsync(); }
75 inline void   OrderAccess::storeload()  { inlasm_sync();   }
76 
77 inline void   OrderAccess::acquire()    { inlasm_lwsync(); }
78 inline void   OrderAccess::release()    { inlasm_lwsync(); }
79 inline void   OrderAccess::fence()      { inlasm_sync();   }
<span class="line-modified">80 inline void   OrderAccess::cross_modify_fence()</span>
<span class="line-modified">81                                         { inlasm_isync();  }</span>






82 
83 #undef inlasm_sync
84 #undef inlasm_lwsync
85 #undef inlasm_eieio
86 #undef inlasm_isync

87 
88 #endif // OS_CPU_LINUX_PPC_ORDERACCESS_LINUX_PPC_HPP
</pre>
</td>
</tr>
</table>
<center><a href="atomic_linux_ppc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_linux_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>