I"é8<h3 id="review">Review)</h3>

<ul>
  <li>
    <p>performance(speed):clock frequency</p>
  </li>
  <li>
    <p>area(cost):</p>

    <ul>
      <li>
        <p>ì´ëŠ” designì—ì„œ ì¤„ì´ëŠ” partê°€ ìˆê³  ê³µì •(fab)ì—ì„œ ì¤„ì´ëŠ” partê°€ ìˆëŠ”ë° ë°ì´í„°ê°€ ë§ì´ ë“¤ì–´ê°„ë‹¤ê³  í•´ì„œ ë¬¸ì œê°€ ë˜ì§€ ì•ŠëŠ”ë‹¤.</p>
      </li>
      <li>
        <p>ë” ì¤‘ìš”í•œ ë¬¸ì œëŠ” fab, ì¦‰ ì–´ë–¤ ê³µì •ì„ ì“°ëŠëƒ</p>
      </li>
    </ul>
  </li>
  <li>
    <p>power(energy) = power âˆ V<sub>dd</sub><sup>2</sup> * f * C<sub>L</sub></p>
  </li>
</ul>

<p>ìœ„ 3ê°€ì§€ì˜ tradeoffë¥¼ ì˜ ê³ ë ¤í•˜ì—¬ì•¼ í•¨</p>

<p><br /></p>

<ul>
  <li><strong>perf</strong>(speed) = 1 / exec_time</li>
  <li>latency(exec_time)ë¼ê³ ë„ í•˜ê³ 
    <ul>
      <li>throughputë¼ê³ ë„ í•˜ì§€ë§Œ</li>
      <li>ë‹¹ë¶„ê°„ì€ exec_timeìœ¼ë¡œ ì •ì˜ë¥¼ í•  ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
  <li>exec_time(Time to execute a program) = sec/prog (í”„ë¡œê·¸ë¨ë‹¹ ëª‡ì´ˆê°€ ê±¸ë¦¬ëŠ”ê°€)</li>
</ul>

<p><br /></p>

<ul>
  <li>Exec_Time(sec/prog) = (# of instruction / prog ) * (# of clocks/inst) * (sec/clock)
    <ul>
      <li>ìœ„ ì‹ì„ ì•½ë¶„í•˜ì—¬ sec/progê°€ ë‚˜ì˜¨ë‹¤.</li>
      <li>sec/clock = 1 / clock frequency(ì–¼ë§ˆë‚˜ ë¹ ë¥¸ clockì„ ì“¸ ìˆ˜ ìˆëŠ”ê°€)</li>
      <li>
        <ol>
          <li>í”„ë¡œê·¸ë¨ë‹¹ ì–¼ë§ˆë‚˜ ë§ì€ instructionì„ í¬í•¨í•˜ëŠ”ê°€?</li>
          <li>instruction ë‹¹ ëª‡ ê°œì˜ clocksì„ ì§€ë‚˜ëŠ”ê°€?(CPI, Clocks Per Instruction)
	-multi-cylceì—ì„œëŠ” average ê°œë… ë„ì…
	- (avg) CPI</li>
          <li>í•œ í´ë½ë‹¹ ëª‡ ì´ˆì¸ê°€? = Tc</li>
        </ol>
      </li>
      <li>ë”°ë¼ì„œ
        <ul>
          <li>Exec_time = 1ë²ˆ x 2ë²ˆ x 3ë²ˆ</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<ul>
  <li>avg.CPI?(Clock per instruction)
    <ul>
      <li>instructionì´ addë¥¼ ìˆ˜í–‰í•˜ëŠ”ë°ëŠ” 1clkì´ ì†Œëª¨ë˜ê³  multiplyë¥¼ ìˆ˜í–‰í•˜ëŠ”ë°ëŠ” 10clkì´ ì‚¬ìš©ëœë‹¤í•˜ë©´ ì´ CPUì˜ CPIëŠ” ë¬´ì—‡ì¸ê°€? ë¼ê³  í–ˆì„ ë•Œ ëŒ€ë‹µí•˜ê¸° ì• ë§¤í•˜ê¸° ë•Œë¬¸ì— ì´ë¥¼ í‰ê· ë‚´ì„œ ë§í•˜ëŠ” ê²ƒì´ë‹¤.</li>
      <li>IPC = 1/CPI</li>
      <li>ìš”ì¦˜ì€ í•œ í´ë½ì•ˆì—  parallelë¡œ ì—¬ëŸ¬ instuctionì„ ìˆ˜í–‰í•˜ê¸° ë•Œë¬¸ì— IPCë¥¼ ê³ ë ¤í•˜ëŠ” ê²½ìš°ë„ ë§ì•„ì§€ì§€ë§Œ ìš°ë¦¬ ìˆ˜ì—…ì—ì„œëŠ” CPIë¥¼ ê³ ë ¤í•˜ë„ë¡ í•  ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<p>MIPS(RISC) ê°™ì€ ê²ƒì€ instructionìˆ˜ê°€ ë§ê³ (ë‹¨ìˆœí•œ ëª…ë ¹ì–´ë¡œ ìˆ˜í–‰í•˜ê¸° ë•Œë¬¸ì—),</p>

<p>x86(CISC) ê°™ì€ ê²ƒì€ instructionìˆ˜ê°€ ì ì€ë°(ë³µì¡í•œ ëª…ë ¹ì–´ë¡œ ìˆ˜í–‰í•˜ëŠ”ë°) ë‘˜ ì¤‘ instructionìˆ˜ê°€ ë§ì€ RISCê°€ ë¬´ì¡°ê±´ ë” ë¹„íš¨ìœ¨ì ì¸ê°€? -&gt; ì•„ë‹ˆë‹¤.</p>

<p>ì˜¤íˆë ¤ ê°„ë‹¨í•œ ëª…ë ¹ì–´ë¡œ êµ¬ì„±ëœ RISCê°€ ë” ë¹ ë¥¸ ì„±ëŠ¥ì„ ë³´ì¼ ìˆ˜ ìˆë‹¤.</p>

<p><br /></p>

<p>clock frequencyë¥¼ ê²°ì •í•˜ëŠ” ê²ƒì€ ì¤‘ê°„ì˜ combinational logicì¸ë° ì´ê²ƒì´ CISCëŠ” ë³µì¡í•˜ê²Œ ë˜ì–´ ìˆê¸° ë•Œë¬¸ì— ì§§ì€ clockì„ ì“°ëŠ” ê²ƒì´ ì–´ë ¤ìš¸ ìˆ˜ë„ ìˆëŠ” ê²ƒì´ë‹¤.</p>

<hr />

<h1 id="êµì¬">êµì¬</h1>

<h2 id="response-time-and-troughput">Response Time and Troughput</h2>

<ul>
  <li>Response time(ë‹¹ë¶„ê°„ì€ ì´ê²ƒìœ¼ë¡œ ìƒê°í•œë‹¤.)
    <ul>
      <li>How long it takes to do a task</li>
    </ul>
  </li>
  <li>Throughput
    <ul>
      <li>Total work done per unit time
        <ul>
          <li>e.g., tasks/transactions/â€¦ per hour</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>How are response time and throughput affected by
    <ul>
      <li>Replacing the processor with a faster version?</li>
      <li>Adding more processors?</li>
    </ul>
  </li>
  <li>Weâ€™ll <strong>focus on response time</strong> for nowâ€¦</li>
</ul>

<p><br /></p>

<h2 id="relative-performance">Relative Performance</h2>

<ul>
  <li>define Performance = 1/Execution Time</li>
  <li>
    <p>â€œX is <em>n</em> time faster than Yâ€</p>

    <ul>
      <li>Performance<sub>X</sub>/Performance<sub>Y</sub> = Execution time<sub>Y</sub>/Execution time<sub>X</sub> = <em>n</em></li>
    </ul>
  </li>
  <li>
    <p>Example: time taken to run a program</p>

    <ul>
      <li>10s on A, 15s on B</li>
      <li>Execution TimeB/Execution TimeA= 15s / 10s = 1.5</li>
    </ul>
  </li>
  <li>So A is 1.5 times faster than B(Bê°€ 1.5ë°° ë” ë¹ ë¥´ë‹¤.)</li>
</ul>

<p><br /></p>

<h2 id="measuring-execution-time">Measuring Execution Time</h2>

<ul>
  <li>Elapsed time(ê²½ê³¼ ì‹œê°„)
    <ul>
      <li>Total response time, including <strong>all aspects</strong>
        <ul>
          <li>Processing, I/O, OS overhead, idle time</li>
        </ul>
      </li>
      <li>Determines system performance</li>
      <li>ëª¨ë“  ê²ƒì„ ê³ ë ¤í•œ ì‹œê°„</li>
    </ul>
  </li>
  <li>CPU time
    <ul>
      <li>Time spent processing a given job
        <ul>
          <li>Discounts I/O time, other jobâ€™s shares</li>
        </ul>
      </li>
      <li>Comprises <span style="color:red">user CPU time</span> and system CPU time</li>
      <li>Different programs are affected differently by CPU and system performance</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="cpu-clocking">CPU Clocking</h2>

<ul>
  <li>Operation of digital hardware governed by a constant-rate clock</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158715602-0fd0f678-0377-4cd1-a38d-ddcf88239488.png" alt="image" /></p>

<ul>
  <li><strong>Clock period(clock cycle time)</strong>: duration of a cycle
    <ul>
      <li>e.g., 250ps = 0.25ns = 250x10<sup>-12</sup>s</li>
    </ul>
  </li>
  <li><strong>Clock frequency (rate)</strong> : cycles per second
    <ul>
      <li>e.g, 4.00GHz = 4000MHz = 4.0 x 10<sup>9</sup>Hz</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="cpu-time">CPU Time</h2>

<p>CPUë¥¼ ì„¤ê³„í•  ê²ƒì´ê¸° ë•Œë¬¸ì— ì´ CPUë§Œ ì‚¬ìš©í•˜ëŠ” ë° ê±¸ë¦¬ëŠ” ì‹œê°„ì´ ì¤‘ìš”í•¨.</p>

<p><img src="https://user-images.githubusercontent.com/79521972/158300858-290102a8-594b-430c-b085-21b77fd908fb.png" alt="image" /></p>

<ul>
  <li>Performance improved by(ì„±ëŠ¥ í–¥ìƒì„ ìœ„í•´ì„ )
    <ul>
      <li>Reducing number of clock cycles(ì–˜ëŠ” ì¡°ì ˆí•˜ê¸° í˜ë“¦)</li>
      <li>Increasing clock rate (combinational logicìœ¼ë¡œ ì¡°ì ˆ)</li>
      <li>Hardware designer must often trade off clock rate against cycle count</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="instruction-count-and-cpi"><mark>Instruction Count and CPI</mark></h2>

<p><img src="https://user-images.githubusercontent.com/79521972/158301278-236494f8-8c3e-4c6b-852a-c9e39c60114a.png" alt="image" /></p>

<ul>
  <li>Instruction Count for a program
    <ul>
      <li>Determined by<code class="language-plaintext highlighter-rouge">program(programming language)</code>, <code class="language-plaintext highlighter-rouge">ISA(CISC or RISC)</code> and <code class="language-plaintext highlighter-rouge">compiler</code></li>
    </ul>
  </li>
  <li>Clock Rate = 1/Clock Cycle Time</li>
  <li>Average cycles per instruction (CPI)
    <ul>
      <li>Determined by CPU hardware</li>
      <li>If different instructions have different CPI
        <ul>
          <li><strong>Average CPI</strong> affected by instruction mix</li>
        </ul>
      </li>
    </ul>
  </li>
  <li>í•œ í”„ë¡œê·¸ë¨ë‹¹ ëª‡ ì´ˆê°€ ê±¸ë¦¬ëŠ” ì§€ê°€ ë‚˜ì˜´</li>
</ul>

<h4 id="cpi-in-more-detail">CPI in More Detail</h4>

<ul>
  <li>If different instruction classes take different numbers of cycles
    <ul>
      <li>ì—¬ëŸ¬ instructionì´ ì œê°ê¸°ì˜ cycleìˆ˜ë¥¼ ê°–ëŠ”ë‹¤ë©´? -&gt; í‰ê· ìœ¼ë¡œ êµ¬í•¨</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158716885-7be5a851-9b13-476e-b047-7566c2df738f.png" alt="image" /></p>

<ul>
  <li>Weighted average CPI</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158716918-0bdc614f-be3d-4c0b-8cb5-553b0ec68afb.png" alt="image" /></p>

<p><br /></p>

<p><mark>ì´ ë¶€ë¶„ ì‘ë…„ ì‹œí—˜ì— ë‚˜ì™”ìŒ.</mark></p>

<ul>
  <li>CPU Time ì˜ ê° term(3 ê°€ì§€) ì— ëŒ€í•´ ì„¤ëª…ì„ í•˜ê³  ê° termì´ ë¬´ì—‡ì— dependentí•œì§€</li>
</ul>

<p><br /></p>

<h2 id="performance-summary">Performance Summary</h2>

<p>cf) perf = 1/CPU_Time</p>

<p><img src="https://user-images.githubusercontent.com/79521972/158715771-4d21ac98-ef24-447e-90c6-543b6807d1a4.png" alt="image" /></p>

<p>CPU Time = Instructions term x CPI x clock cycle time(T<sub>c</sub>)</p>

<ul>
  <li>Performance depends on
    <ul>
      <li><strong>Algorithm</strong>: affects IC(Instruction Count), possibly CPI</li>
      <li><strong>Programming language</strong>: affects IC, CPI</li>
      <li><strong>Compiler</strong>: affects IC, CPI</li>
      <li><strong>instruction set architecture</strong>: affects IC, CPI, T<sub>c</sub>, ì„¸ê°€ì§€ ì „ë¶€ì— ì˜í–¥ì„ ì¤€ë‹¤.(ê·¸ ë§Œí¼ ì¤‘ìš”)</li>
      <li><strong>Semiconductor</strong>
        <ul>
          <li>ë°˜ë„ì²´ ê¸°ìˆ ë„ T<sub>c</sub>ì— ì˜í–¥ì„ ì£¼ê³  CPIì—ë„ ì˜í–¥ì„ ì¤„ ìˆ˜ ìˆë‹¤.</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="pitfallí•¨ì •-mips-as-a-performance-metric">Pitfall(í•¨ì •): MIPS as a Performance Metric</h2>

<ul>
  <li>MIPS: Million of instructions per Second</li>
  <li>Doesnâ€™t account for
    <ul>
      <li>Differences in ISA between computers</li>
      <li>Differences in complexity between instructions</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158718908-c5f905b4-7977-45ae-abe5-346aee1aca4e.png" alt="image" /></p>

<ul>
  <li>
    <p>CPI varies between programs on a given CPU</p>
  </li>
  <li>
    <p>50 MIPS vs. 100MIPS -&gt; ì–´ë–¤ ëª…ë ¹ì–´(ë³µì¡ë„)ë¥¼ ì‹¤í–‰í•˜ëŠëƒì— ë”°ë¼ ë­ê°€ ë” ì¢‹ì€ì§€ê°€ ë‹¬ë¼ì§</p>
    <ul>
      <li>ê·¸ë˜ì„œ MIPSë§Œ ê°€ì§€ê³  ì„±ëŠ¥ì„ ë…¼í•˜ê¸°ëŠ” í˜ë“¤ë‹¤.</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="power-trends">Power Trends</h2>

<p><img src="https://user-images.githubusercontent.com/79521972/158719232-92a0191d-fd0d-4ed2-a19f-5a2441b06bb5.png" alt="image" /></p>

<ul>
  <li>clock rateì´ ë” ì´ìƒ ì˜¤ë¥´ì§€ ì•ŠëŠ” ì´ìœ ëŠ” ì´ë¥¼ ì˜¬ë¦´ ìˆ˜ëŠ” ìˆëŠ”ë° ê³„ì† ì˜¬ë¦¬ë‹¤ ë³´ë©´ fëŠ” powerì— ë¹„ë¡€í•˜ê¸° ë•Œë¬¸ì— powerê°€ ë„ˆë¬´ ì»¤ì ¸ ê°ë‹¹í•  ìˆ˜ ì—†ëŠ ì—´ì´ ë°œìƒí•  ìˆ˜ ìˆê¸° ë•Œë¬¸ì´ë‹¤.</li>
  <li>How could clock rate grow by a factor of 1000 while power grew by only a factor of 30?</li>
  <li>In CMOS IC technology(Dynamic power)</li>
  <li>==Power = Capacitive load x Voltage<sup>2</sup> x Frequency==
    <ul>
      <li>powerëŠ” 30ë°° ì¦ê°€í•˜ê³  frequencyëŠ” 1000ë°°ê°€ ëŠ˜ì—ˆì§€ë§Œ ì œê³±í•˜ì—¬ ë¹„ë¡€í•˜ëŠ” voltageì˜ ê²½ìš° 5Vì—ì„œ 1Vë¡œ ì¤„ì—ˆê¸° ë•Œë¬¸ì— clock rateì— ë¹„í•´ powerê°€ í¬ê²Œ ëŠ˜ì–´ë‚˜ì§€ ì•Šì€ ê²ƒì´ë‹¤.</li>
    </ul>
  </li>
  <li>clock frequency(f)ë¥¼ ëŠ˜ë¦¬ê³  ì‹¶ì€ë° powerë•Œë¬¸ì— ëª»ëŠ˜ë¦¬ê³  ìˆëŠ” ìƒí™©
    <ul>
      <li>ê·¸ëŸ¬ë©´ Vddë¥¼ ì¤„ì´ë©´ ë˜ì§€ ì•Šë‚˜? -&gt; ì´ë¯¸ 5Vì—ì„œ 0.8Vê¹Œì§€ ì¤„ì–´ë“  ìƒí™©, ê±°ì˜ í•œê³„ì´ë‹¤.</li>
      <li>ê·¸ë˜ì„œ ì§€ê¸ˆ í˜„ì¬ powerëŠ” fì™€ ì§ê²°ë˜ì–´ ìˆë‹¤ê³  ë´ë„ ë¬´ë°©í•˜ë‹¤.</li>
    </ul>
  </li>
</ul>

<h2 id="reducing-power">Reducing Power</h2>

<ul>
  <li>Suppose a new CPU has
    <ul>
      <li>85% of capacitive load of old CPU</li>
      <li>15% voltage and 15% frequency reduction</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158719818-86fea2a8-6d7a-47b1-b3fc-38ef54111a52.png" alt="image" /></p>

<ul>
  <li><strong>The power wall</strong>
    <ul>
      <li>We canâ€™t reduce voltage further</li>
      <li>We canâ€™t remove more that</li>
    </ul>
  </li>
  <li>==How else can we improve performance?==
    <ul>
      <li>Multi-coreë¡œ í•´ê²°í•  ìˆ˜ ìˆë‹¤!</li>
    </ul>
  </li>
</ul>

<h3 id="uniprocessor-performance">Uniprocessor Performance</h3>

<p><img src="https://user-images.githubusercontent.com/79521972/158720138-7414657a-1ed6-47da-ada0-6b51130741de.png" alt="image" /></p>

<ul>
  <li>growth limited by <strong>power</strong>, instruction-level parallelism, long memory latency
    <ul>
      <li>power ë•Œë¬¸ì— ë§ì´ ëŠ˜ì–´ë‚˜ì§€ ëª»í•¨</li>
    </ul>
  </li>
  <li>í•˜ì§€ë§Œ ê²Œì„, í”„ë¡œê·¸ë¨ ë“±ìœ¼ë¡œ ì„±ëŠ¥ í–¥ìƒì€ ë°˜ë“œì‹œ ì´ë£¨ì–´ ì ¸ì•¼ í•œë‹¤.
    <ul>
      <li>ê·¸ë˜ì„œ multi-coreê°€ ë‚˜íƒ€ë‚˜ê¸° ì‹œì‘</li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h3 id="multiprocessors">Multiprocessors</h3>

<ul>
  <li>
    <p>í”„ë¡œì„¸ì„œê°€ ì—¬ëŸ¬ê°œ</p>
  </li>
  <li>Multi-core microprocessors
    <ul>
      <li>More than one processor per chip</li>
    </ul>
  </li>
  <li>multi-coreë¼ê³  í•´ë„ í•œ processorê°€ ì‹¤í–‰ë  ë•Œ ë‚˜ë¨¸ì§€ processorsëŠ” ë†€ê³  ìˆë‹¤. ê·¸ë˜ì„œ,</li>
  <li>Requires explicitly <span style="color:red">parallel programming</span>
    <ul>
      <li>Compare with instruction level parallelism
        <ul>
          <li>Hardware executes multiple instructions at once</li>
          <li>Hidden from the programmer</li>
        </ul>
      </li>
      <li>Hard to do
        <ul>
          <li>Programming for performance</li>
          <li>Load balancing</li>
          <li>Optimizing communication and synchronization</li>
        </ul>
      </li>
    </ul>
  </li>
</ul>

<p><br /></p>

<h2 id="amdahls-law">Amdahlâ€™s Law</h2>

<p>ì–´ë–¤ 100ì´ˆê°€ ê±¸ë¦¬ëŠ” í”„ë¡œê·¸ë¨ì´ ìˆë‹¤. ì´ ì¤‘ 80%ëŠ” parallel processë¥¼ í•  ìˆ˜ ìˆê³  20%ëŠ” ëª»í•œë‹¤. ê·¼ë° 10ì´ˆë§Œì— ëë‚´ê³  ì‹¶ë‹¤ê³  í•´ë„ parallel processingì´ ë˜ì§€ ì•ŠëŠ” 20% ë•Œë¬¸ì— ë¶ˆê°€ëŠ¥í•  ê²ƒì´ë‹¤. ë•Œë¬¸ì— ì´ 20%ê°€ ì¤‘ìš”í•œ ê²ƒì´ë‹¤. ì´ë¥¼ ìˆ˜ì‹ìœ¼ë¡œ í‘œí˜„í•˜ë©´ ë‹¤ìŒê³¼ ê°™ë‹¤.</p>

<ul>
  <li>Improving an aspect of a computer and expecting proportional improvement in overall performance</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158305000-51d5727e-9885-4290-acdc-2b7f123c8e40.png" alt="image" /></p>

<p>T<sub>affected</sub> : parallelize ê°€ëŠ¥í•œ ê²ƒ(parallelizable)   -&gt; 1-f</p>

<p>T<sub>unaffected</sub> : parallelize ë¶ˆê°€ëŠ¥í•œ ê²ƒ(unparallelizable)  -&gt; f</p>

<p>n: í”„ë¡œì„¸ì„œ ê°œìˆ˜</p>

<ul>
  <li>
    <p>T<sub>n</sub> = (1-f)/n + f</p>
  </li>
  <li>
    <p>Example: multiply accounts for 80s/100s</p>
    <ul>
      <li>How much improvement in multiply performance to get 5x overall?</li>
    </ul>
  </li>
</ul>

<p><img src="https://user-images.githubusercontent.com/79521972/158721884-27213f48-a119-4e9d-b088-ee578cb7ca2c.png" alt="image" /></p>

<ul>
  <li>Corollary(ì¶”ë¡ ): make the common case fast!</li>
</ul>

<p><br /></p>

<p>ê·¸ë˜ì„œ T<sub>unaffected</sub>ê°€ êµ‰ì¥íˆ ì¤‘ìš”í•œ factorë¼ëŠ” ê²ƒì„ ë‚˜íƒ€ë‚¸ ê²ƒì´ Amdahlâ€™s Lawì´ë‹¤.</p>

<ul>
  <li>T<sub>unaffected</sub>ê°€ bottleneck</li>
</ul>

:ET