// Seed: 103764130
module module_0 (
    output tri0  id_0
    , id_4,
    input  uwire id_1,
    input  wor   id_2
);
  assign id_4 = 1'b0;
  logic id_5 = id_2 ? -1 : id_2 == -1'b0;
  wire  id_6;
  assign module_1.id_1 = 0;
  parameter id_7 = -1;
endmodule
module module_1 (
    input  tri0  id_0,
    inout  tri0  id_1
    , id_12, id_13,
    output wor   id_2,
    input  wand  id_3
    , id_14,
    output tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    output tri0  id_7,
    input  wand  id_8,
    output uwire id_9,
    input  wire  id_10
);
  always @(posedge 1);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6
  );
endmodule
