

================================================================
== Vivado HLS Report for 'dateport_update_C5'
================================================================
* Date:           Tue May 09 23:55:12 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  112082|  112082|  112082|  112082|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  111840|  111840|       233|          -|          -|   480|    no    |
        | + update_C5_label8  |      18|      18|         7|          3|          1|     5|    yes   |
        | + Loop 1.2          |     210|     210|        42|          -|          -|     5|    no    |
        |  ++ Loop 1.2.1      |      40|      40|         8|          -|          -|     5|    no    |
        |- Loop 2             |     240|     240|         8|          -|          -|    30|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    421|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|     491|   1032|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    238|
|Register         |        -|      -|     401|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      8|     892|   1691|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      3|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U93  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U94   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U95   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      8|  491| 1032|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-------+------------------------+---------+---+----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+---+----+------+-----+------+-------------+
    |tmp_U  |dateport_update_C5_tmp  |        2|  0|   0|    25|   32|     1|          800|
    +-------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                        |        2|  0|   0|    25|   32|     1|          800|
    +-------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |C5_dmapData_addr2_fu_572_p2    |     +    |      0|  0|  10|          10|          10|
    |C5_dmapData_addr3_fu_593_p2    |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr4_fu_621_p2    |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr5_fu_632_p2    |     +    |      0|  0|  32|          32|          32|
    |C5_dmapData_addr6_fu_681_p2    |     +    |      0|  0|  32|          32|          32|
    |S4_y_addr1_fu_426_p2           |     +    |      0|  0|   8|           8|           8|
    |S4_y_addr2_fu_447_p2           |     +    |      0|  0|  32|          32|          32|
    |S4_y_addr3_fu_476_p2           |     +    |      0|  0|  32|          32|           1|
    |S4_y_addr4_fu_487_p2           |     +    |      0|  0|  32|          32|           2|
    |S4_y_addr5_fu_497_p2           |     +    |      0|  0|  32|          32|           2|
    |S4_y_addr6_fu_507_p2           |     +    |      0|  0|  32|          32|           3|
    |S4_y_addr9_fu_400_p2           |     +    |      0|  0|   8|           8|           8|
    |i_19_fu_717_p2                 |     +    |      0|  0|   5|           5|           1|
    |i_4_fu_364_p2                  |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next_fu_344_p2  |     +    |      0|  0|   9|           9|           1|
    |j_16_fu_660_p2                 |     +    |      0|  0|   5|           5|           1|
    |k_16_fu_412_p2                 |     +    |      0|  0|   3|           3|           1|
    |k_17_fu_605_p2                 |     +    |      0|  0|   3|           3|           1|
    |m_fu_671_p2                    |     +    |      0|  0|   3|           3|           1|
    |p_addr11_fu_531_p2             |     +    |      0|  0|   6|           6|           2|
    |p_addr14_fu_521_p2             |     +    |      0|  0|   6|           6|           1|
    |p_addr16_fu_470_p2             |     +    |      0|  0|   6|           6|           6|
    |p_addr3_fu_701_p2              |     +    |      0|  0|   6|           6|           6|
    |p_addr5_fu_551_p2              |     +    |      0|  0|   6|           6|           3|
    |p_addr8_fu_541_p2              |     +    |      0|  0|   6|           6|           2|
    |p_addr_fu_654_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_101_fu_611_p2              |     -    |      0|  0|   4|           4|           3|
    |tmp_102_fu_691_p2              |     -    |      0|  0|   4|           4|           3|
    |i_mid2_fu_370_p3               |  Select  |      0|  0|   5|           1|           5|
    |j_mid2_fu_356_p3               |  Select  |      0|  0|   5|           1|           1|
    |exitcond16_fu_350_p2           |   icmp   |      0|  0|   3|           5|           6|
    |exitcond1_fu_665_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_599_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond4_fu_406_p2            |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_flatten_fu_338_p2     |   icmp   |      0|  0|   3|           9|           7|
    |exitcond_fu_711_p2             |   icmp   |      0|  0|   2|           5|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 421|         427|         264|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |C5_d_address0           |   5|          3|    5|         15|
    |C5_dbias_address0       |   5|          3|    5|         15|
    |C5_dmapData_address0    |  14|          3|   14|         42|
    |S4_y_address0           |   9|          4|    9|         36|
    |S4_y_address1           |   9|          3|    9|         27|
    |ap_NS_fsm               |  21|         25|    1|         25|
    |ap_reg_ppiten_pp0_it2   |   1|          2|    1|          2|
    |grp_fu_307_p0           |  32|          3|   32|         96|
    |grp_fu_307_p1           |  32|          3|   32|         96|
    |i_1_reg_296             |   5|          2|    5|         10|
    |i_reg_241               |   5|          2|    5|         10|
    |indvar_flatten_reg_230  |   9|          2|    9|         18|
    |j_reg_252               |   5|          2|    5|         10|
    |k_1_reg_274             |   3|          2|    3|          6|
    |k_phi_fu_267_p4         |   3|          2|    3|          6|
    |k_reg_263               |   3|          2|    3|          6|
    |m_1_reg_285             |   3|          2|    3|          6|
    |tmp_address0            |   5|          4|    5|         20|
    |tmp_address1            |   5|          4|    5|         20|
    |tmp_d0                  |  32|          3|   32|         96|
    |tmp_d1                  |  32|          3|   32|         96|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 238|         79|  218|        658|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |C5_dbias_addr_reg_905                   |   5|   0|    5|          0|
    |C5_dbias_load_reg_915                   |  32|   0|   32|          0|
    |C5_dmapData_addr3_reg_841               |  32|   0|   32|          0|
    |C5_dmapData_addr5_reg_854               |  32|   0|   32|          0|
    |C5_dmapData_addr_reg_877                |  14|   0|   14|          0|
    |C5_dmapData_load_reg_887                |  32|   0|   32|          0|
    |S4_y_addr2_reg_775                      |  32|   0|   32|          0|
    |S4_y_addr9_reg_761                      |   8|   0|    8|          0|
    |ap_CS_fsm                               |  24|   0|   24|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_reg_766_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_p_addr16_reg_787_pp0_it1   |   6|   0|    6|          0|
    |empty_69_reg_892                        |  32|   0|   32|          0|
    |exitcond4_reg_766                       |   1|   0|    1|          0|
    |i_19_reg_900                            |   5|   0|    5|          0|
    |i_1_reg_296                             |   5|   0|    5|          0|
    |i_mid2_reg_745                          |   5|   0|    5|          0|
    |i_reg_241                               |   5|   0|    5|          0|
    |indvar_flatten_next_reg_732             |   9|   0|    9|          0|
    |indvar_flatten_reg_230                  |   9|   0|    9|          0|
    |j_mid2_reg_737                          |   5|   0|    5|          0|
    |j_reg_252                               |   5|   0|    5|          0|
    |k_16_reg_770                            |   3|   0|    3|          0|
    |k_17_reg_849                            |   3|   0|    3|          0|
    |k_1_reg_274                             |   3|   0|    3|          0|
    |k_reg_263                               |   3|   0|    3|          0|
    |m_1_reg_285                             |   3|   0|    3|          0|
    |m_reg_872                               |   3|   0|    3|          0|
    |p_addr16_reg_787                        |   6|   0|    6|          0|
    |p_addr_reg_859                          |   6|   0|    6|          0|
    |reg_325                                 |  32|   0|   32|          0|
    |reg_332                                 |  32|   0|   32|          0|
    |tmp_154_trn_cast1_reg_756               |   5|   0|   10|          5|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 401|   0|  406|          5|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_done               | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | dateport_update_C5 | return value |
|S4_y_address0         | out |    9|  ap_memory |        S4_y        |     array    |
|S4_y_ce0              | out |    1|  ap_memory |        S4_y        |     array    |
|S4_y_q0               |  in |   32|  ap_memory |        S4_y        |     array    |
|S4_y_address1         | out |    9|  ap_memory |        S4_y        |     array    |
|S4_y_ce1              | out |    1|  ap_memory |        S4_y        |     array    |
|S4_y_q1               |  in |   32|  ap_memory |        S4_y        |     array    |
|C5_dmapData_address0  | out |   14|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_ce0       | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_we0       | out |    1|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_d0        | out |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_dmapData_q0        |  in |   32|  ap_memory |     C5_dmapData    |     array    |
|C5_d_address0         | out |    5|  ap_memory |        C5_d        |     array    |
|C5_d_ce0              | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_q0               |  in |   32|  ap_memory |        C5_d        |     array    |
|C5_dbias_address0     | out |    5|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_ce0          | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_we0          | out |    1|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_d0           | out |   32|  ap_memory |      C5_dbias      |     array    |
|C5_dbias_q0           |  in |   32|  ap_memory |      C5_dbias      |     array    |
+----------------------+-----+-----+------------+--------------------+--------------+

