// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the RZ/V2L series (R9A07G054Lx) SoC
 *
 * Copyright (C) 2021 Renesas Electronics Corp.
 */

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/r9a07g054l-cpg.h>

/ {
	compatible = "renesas,r9a07g054l";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		spi0 = &rspi0;
		spi1 = &rspi1;
		spi2 = &rspi2;
	};

	/*
	 * The external audio clocks are configured as 0 Hz fixed frequency
	 * clocks by default.
	 * Boards that provide audio clocks should override them.
	 */
	audio_clk1: audio_clk1 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	audio_clk2: audio_clk2 {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	xinclk: xinclk {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		/* This value must be overridden by the board */
		clock-frequency = <0>;
	};

	soc: soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		cpg: clock-controller@11010000 {
			compatible = "renesas,r9a07g054l-cpg";
			reg = <0 0x11010000 0 0x10000>;
			clocks = <&xinclk>;
			clock-names = "xinclk";
			#clock-cells = <2>;
			#reset-cells = <1>;
			#power-domain-cells = <0>;
		};

		pinctrl: pin-controller@11030000 {
			compatible = "renesas,r9a07g054l-pinctrl";
			reg = <0 0x11030000 0 0x10000>, <0 0x110a0020 0 0x30>;
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pinctrl 0 0 392>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_GPIO>;
			interrupt-controller;
			#interrupt-cells = <2>;
			interrupts =	<GIC_SPI 444 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 445 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 446 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 447 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 467 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 468 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 470 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 471 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 475 IRQ_TYPE_LEVEL_HIGH>;
		};

		gic: interrupt-controller@11900000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0x11900000 0 0x40000>,
			      <0x0 0x11940000 0 0x60000>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_GIC600>;
			clock-names = "gic6000";
			interrupts = <GIC_PPI 9
				(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
		};

		mtu3: timer@10001200 {
			compatible = "renesas,rzg2l-mtu3";
			reg = <0 0x10001200 0 0x400>;
			interrupts =
				<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "tgi0a" , "tci0v" , "tgi1a" , "tgi2a";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_MTU>;
			clock-names = "fck";
			power-domains = <&cpg>;
			resets = <&cpg R9A07G054L_CLK_MTU>;
			status = "disabled";
		};

		scif0: serial@1004b800 {
			compatible = "renesas,scif-r9a07g054l";
			reg = <0 0x1004b800 0 0x400>;
			interrupts =
				<GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SCIF0>;
			clock-names = "fck";
			resets = <&cpg R9A07G054L_CLK_SCIF0>;
			power-domains = <&cpg>;
			status = "disable";
		};

		scif1: serial@1004bc00 {
			compatible = "renesas,scif-r9a07g054l";
			reg = <0 0x1004bc00 0 0x400>;
			interrupts =
				<GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 386 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SCIF1>;
			clock-names = "fck";
			resets = <&cpg R9A07G054L_CLK_SCIF1>;
			power-domains = <&cpg>;
			status = "disable";
		};

		scif2: serial@1004c000 {
			compatible = "renesas,scif-r9a07g054l";
			reg = <0 0x1004c000 0 0x400>;
			interrupts =
				<GIC_SPI 390 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 394 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SCIF2>;
			clock-names = "fck";
			resets = <&cpg R9A07G054L_CLK_SCIF2>;
			power-domains = <&cpg>;
			status = "disable";
		};

		sdhi0: sd@11c00000 {
			compatible = "renesas,sdhi-r9a07g054l",
				     "renesas,rcar-gen3-sdhi";
			reg = <0 0x11c00000 0 0x10000>;
			interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SDHI0>;
			resets = <&cpg R9A07G054L_CLK_SDHI0>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		sdhi1: sd@11c10000 {
			compatible = "renesas,sdhi-r9a07g054l",
				     "renesas,rcar-gen3-sdhi";
			reg = <0x0 0x11c10000 0 0x10000>;
			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SDHI1>;
			resets = <&cpg R9A07G054L_CLK_SDHI1>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		i2c0: i2c@10058000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a07g054l",
					"renesas,riic-rz";
			reg = <0 0x10058000 0 0x44>;
			interrupts = <GIC_SPI 350  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 348 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 349 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 352 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 353 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 354 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 355 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_I2C0>;
			clock-frequency = <100000>;
			resets = <&cpg R9A07G054L_CLK_I2C0>;
			status = "disabled";
		};

		i2c1: i2c@10058400 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a07g054l",
					"renesas,riic-rz";
			reg = <0 0x10058400 0 0x44>;
			interrupts = <GIC_SPI 358  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 356 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 357 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 360 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 361 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 359 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 362 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 363 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_I2C1>;
			clock-frequency = <100000>;
			resets = <&cpg R9A07G054L_CLK_I2C1>;
			status = "disabled";
		};

		i2c2: i2c@10058800 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a07g054l",
					"renesas,riic-rz";
			reg = <0 0x10058800 0 0x44>;
			interrupts = <GIC_SPI 366  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 364 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 365 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 368 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 369 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 367 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 370 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_I2C2>;
			clock-frequency = <100000>;
			resets = <&cpg R9A07G054L_CLK_I2C2>;
			status = "disabled";
		};

		i2c3: i2c@10058C00 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,riic-r9a07g054l",
					"renesas,riic-rz";
			reg = <0 0x10058c00 0 0x44>;
			interrupts = <GIC_SPI 374  IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 372 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 373 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 376 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_I2C3>;
			clock-frequency = <100000>;
			resets = <&cpg R9A07G054L_CLK_I2C3>;
			status = "disabled";
		};

		adc: adc@10059000 {
			compatible = "renesas,adc-r9a07g054l";
			reg = <0 0x10059000 0 0x400>;
			interrupts = <GIC_SPI 347  IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_ADC>;
			resets = <&cpg R9A07G054L_CLK_ADC>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		tsu: serial@10059400 {
			compatible = "renesas,tsu-r9a07g054l";
			reg = <0 0x10059400 0 0x400>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_TSU_PCLK>;
			resets = <&cpg R9A07G054L_CLK_TSU_PCLK>;
			clock-names = "tsu";
			thermal-cal = <1>;
			#thermal-sensor-cells = <0>;
			power-domains = <&cpg>;
		};

		dma0: dma-controller@11800000 {
			compatible = "renesas,r9a07g054l-dma";
			reg =   <0 0x11820000 0 0x10000>,
				<0 0x11830000 0 0x10000>;

			interrupts =    <GIC_SPI 125 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 126 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 127 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 128 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 129 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 130 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 131 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 132 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 133 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 134 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 135 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 136 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 137 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 138 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 139 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 140 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 141 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
				"ch4", "ch5", "ch6", "ch7",
				"ch8", "ch9", "ch10", "ch11",
				"ch12", "ch13", "ch14", "ch15",
				"error";
			dma-channels = <16>;
			#dma-cells = <1>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_DMAC>;
			resets = <&cpg R9A07G054L_CLK_DMAC>;
		};

		can: can@10050000 {
			compatible = "renesas,r9a07g054l-canfd";
			reg = <0 0x10050000 0 0x6000>;
			interrupts =    <GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&cpg CPG_MOD R9A07G054L_CLK_CANFD>,
				 <&cpg CPG_CORE R9A07G054L_CLK_P0>;
			clock-names = "fck","canfd";
			resets = <&cpg R9A07G054L_CLK_CANFD>;
			power-dmains = <&cpg>;
			status = "disabled";
			channel0 {
				renesas,channel = <0>;
				status = "disabled";
			};
			channel1 {
				renesas,channel = <1>;
				status = "disabled";
			};
		};

		eth0: ethernet@11c20000 {
			compatible = "renesas,etheravb-r9a07g054l";
			reg = <0 0x11c20000 0 0x10000>;
			interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_ETH0>;
			resets = <&cpg R9A07G054L_CLK_ETH0>;
			power-domains = <&cpg>;
			phy-mode = "rgmii";
			#address-cells = <1>;
			#size-cells = <0>;
			eth-pin-mode-switch = <&pinctrl 0>;
			status = "disabled";
		};
		
		eth1: ethernet@11c30000 {
			compatible = "renesas,etheravb-r9a07g054l";
			reg = <0 0x11c30000 0 0x10000>;
			interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_ETH1>;
			resets = <&cpg R9A07G054L_CLK_ETH1>;
			power-domains = <&cpg>;
			phy-mode = "rgmii";
			#address-cells = <1>;
			#size-cells = <0>;
			eth-pin-mode-switch = <&pinctrl 1>;
			status = "disabled";
		};

		usbtest: usbtest_phy@11c40000 {
			compatible = "renesas,rz-g2l-usbtest";
			reg = <0 0x11c40000 0 0x108>;
			#phy-cells = <0>;
		};

		ohci0: usb@11c50000 {
			compatible = "generic-ohci";
			reg = <0 0x11c50000 0 0x100>;
			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB0>;
			resets = <&cpg R9A07G054L_CLK_USB0>;
			phys = <&usbtest>, <&usb2_phy0>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		ehci0: usb@11c50100 {
			compatible = "generic-ehci";
			reg = <0 0x11c50100 0 0x100>;
			interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB0>;
			resets = <&cpg R9A07G054L_CLK_USB0>;
			phys = <&usbtest>, <&usb2_phy0>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		ohci1: usb@e11c70000 {
			compatible = "generic-ohci";
			reg = <0 0x11c70000 0 0x100>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB1>;
			resets = <&cpg R9A07G054L_CLK_USB1>;
			phys = <&usbtest>, <&usb2_phy1>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		ehci1: usb@11c70100 {
			compatible = "generic-ehci";
			reg = <0 0x11c70100 0 0x100>;
			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB1>;
			resets = <&cpg R9A07G054L_CLK_USB1>;
			phys = <&usbtest>, <&usb2_phy1>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		hsusb: usb@11c60000 {
			compatible = "renesas,usbhs-r9a07g054l",
				     "renesas,g2l-usbhs";
			reg = <0 0x11c60000 0 0x724>;
			interrupts = <GIC_SPI 100 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB0>;
			resets = <&cpg R9A07G054L_CLK_USB0>;
			renesas,buswait = <7>;
			phys = <&usbtest>, <&usb2_phy0>;
			phy-names = "usb";
			power-domains = <&cpg>;
			status = "disabled";
		};

		usb2_phy0: usb-phy@11c50200 {
			compatible = "renesas,usb2-phy-r9a07g054l",
				     "renesas,rcar-gen3-usb2-phy";
			reg = <0 0x11c50200 0 0x700>;
			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB0>;
			power-domains = <&cpg>;
			resets = <&cpg R9A07G054L_CLK_USB0>;
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy1: usb-phy@11C70200 {
			compatible = "renesas,usb2-phy-r9a07g054l",
				     "renesas,rcar-gen3-usb2-phy";
			reg = <0 0x11C70200 0 0x700>;
			interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_USB1>;
			power-domains = <&cpg>;
			resets = <&cpg R9A07G054L_CLK_USB1>;
			#phy-cells = <0>;
			status = "disabled";
		};

		spibsc: spi@10060000 {
			compatible = "renesas,r9a07g054l-spibsc";
			reg = <0 0x10060000 0 0x78>, <0 0x20000000 0 0x10000000>;
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SPI>;
			resets = <&cpg R9A07G054L_CLK_SPI>;
			power-domains = <&cpg>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		rspi0: spi@1004ac00 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,rspi-r9a07g054l", "renesas,rspi-rz";
			reg = <0 0x1004ac00 0 0x24>;
			interrupts = <GIC_SPI 415 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 414 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_RSPI0>;
			resets = <&cpg R9A07G054L_CLK_RSPI0>;
			power-domains = <&cpg>;
			num-cs = <1>;
			status = "disabled";
		};

		rspi1: spi@1004b000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,rspi-r9a07g054l", "renesas,rspi-rz";
			reg = <0 0x1004b000 0 0x24>;
			interrupts = <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_RSPI1>;
			resets = <&cpg R9A07G054L_CLK_RSPI1>;
			power-domains = <&cpg>;
			num-cs = <1>;
			status = "disabled";
		};

		rspi2: spi@1004b400 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,rspi-r9a07g054l", "renesas,rspi-rz";
			reg = <0 0x1004b400 0 0x24>;
			interrupts = <GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH>,
			             <GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_RSPI2>;
			resets = <&cpg R9A07G054L_CLK_RSPI2>;
			power-domains = <&cpg>;
			num-cs = <1>;
			status = "disabled";
		};

		gpt3: gpt@10048300 {
			compatible = "renesas,gpt-r9a07g054l";
			reg = <0 0x10048300 0 0xa4>;
			#pwm-cells = <2>;
			interrupts = <GIC_SPI 257 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 258 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 259 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 260 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 261 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 262 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 263 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 264 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 265 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 266 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 267 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 268 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 269 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "gtcia", "gtcib", "gtcic", "gtcid",
				"gtcie", "gtcif", "gtciada", "gtciadb",
				"gtciv", "gtciu", "gtcih", "gtcil",
				"gtdei";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_GPT>;
			resets =  <&cpg R9A07G054L_CLK_GPT>;
			status = "disabled";
		};

		gpt5: gpt@10048500 {
			compatible = "renesas,gpt-r9a07g054l";
			reg = <0 0x10048500 0 0xa4>;
			#pwm-cells = <2>;
			interrupts = <GIC_SPI 283 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 284 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 285 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 286 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 287 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 288 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 289 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 290 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 291 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 292 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 293 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 294 IRQ_TYPE_EDGE_RISING>,
				<GIC_SPI 295 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "gtcia", "gtcib", "gtcic", "gtcid",
				"gtcie", "gtcif", "gtciada", "gtciadb",
				"gtciv", "gtciu", "gtcih", "gtcil",
				"gtdei";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_GPT>;
			resets =  <&cpg R9A07G054L_CLK_GPT>;
			status = "disabled";
		};

		fcpcs: vcp4@10820000 {
			compatible = "renesas,vcp4-fcpcs";
			reg = <0 0x10820000 0 0x200>;
			renesas,#ch = <0>;
		};

		vcpl4: vcp4@10800000 {
			compatible = "renesas,vcp4-vcpl4";
			reg = <0 0x10800000 0 0x200>, <0 0x10810200 0 0x200>;
			interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_H264>;
			power-domains = <&cpg>;
			resets = <&cpg R9A07G054L_CLK_H264>;
			renesas,#ch = <0>;
			renesas,#fcp_ch = <0>;
		};

		vspd0: vsp@10870000 {
			compatible = "renesas,vsp2";
			reg = <0 0x10870000 0 0x10000>;
			interrupts = <GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_LCDC>;
			resets = <&cpg R9A07G054L_CLK_LCDC>;
			power-domains = <&cpg>;
			renesas,fcp = <&fcpvd0>;
		};

		fcpvd0: fcp@10880000 {
			compatible = "renesas,fcpv";
			reg = <0 0x10880000 0 0x10000>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_LCDC>;
			resets = <&cpg R9A07G054L_CLK_LCDC>;
			power-domains = <&cpg>;
		};

		isu: isum@10840000 {
			compatible = "renesas,isum";
			reg = <0 0x10840000 0 0x01F4>;
			interrupts = <GIC_SPI 157 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 158 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 159 IRQ_TYPE_LEVEL_HIGH>,
				<GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_ISU>;
			clock-names = "isu_aclk";
			resets = <&cpg R9A07G054L_CLK_ISU>;
			renesas,#ch = <0>;
			renesas,#rpf = <1>;
			renesas,#wpf = <1>;
			renesas,has-rs;
			power-domains = <&cpg>;
		};

		du: display@feb00000 {
			compatible = "renesas,du-r9a07g054l";
			reg = <0 0x10890000 0 0x10000>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_LCDC>;
			clock-names = "du.0";
			resets = <&cpg R9A07G054L_CLK_LCDC>;
			reset-names = "du.0";
			vsps = <&vspd0 0>;
			power-domains = <&cpg>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					du_out_rgb: endpoint {
					};
				};

				port@1 {
					reg = <1>;
					du_out_dsi0: endpoint {
						remote-endpoint = <&dsi0_in>;
					};
				};
			};
		};

		dsi0: dsi@10860000 {
			compatible = "renesas,r9a07g054l-mipi-dsi";
			reg =	<0 0x10860000 0 0x10000>, /* LINK */
				<0 0x10850000 0 0x10000>; /* DPHY */

			clocks = <&cpg CPG_MOD R9A07G054L_CLK_MIPI_DSI>;
			resets = <&cpg R9A07G054L_CLK_MIPI_DSI>;
			power-domains = <&cpg>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					dsi0_in: endpoint {
					remote-endpoint = <&du_out_dsi0>;
					};
				};

				port@1 {
					reg = <1>;
					dsi0_out: endpoint {
					};
				};
			};
		};

		ssi0: ssi@10049c00 {
			#sound-dai-cells = <0>;
			compatible = "renesas,rzg2l-ssi";
			reg = <0 0x10049c00 0 0x00000028>;
			interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 327 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 328 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "int", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SSI0> ,
				 <&audio_clk1>,
				 <&audio_clk2>;
			clock-names = "ssi", "audio_clk1", "audio_clk2";
			resets = <&cpg R9A07G054L_CLK_SSI0>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		ssi1: ssi@1004A000 {
			#sound-dai-cells = <0>;
			compatible = "renesas,rzg2l-ssi";
			reg = <0 0x1004A000 0 0x00000028>;
			interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 331 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 332 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "int", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SSI1>,
				 <&audio_clk1>,
				 <&audio_clk2>;
			clock-names = "ssi", "audio_clk1", "audio_clk2";
			resets = <&cpg R9A07G054L_CLK_SSI1>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		ssi2: ssi@1004A400 {
			#sound-dai-cells = <0>;
			compatible = "renesas,rzg2l-ssi";
			reg = <0 0x1004A400 0 0x00000028>;
			interrupts = <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 335 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 336 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "int", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SSI2>,
				 <&audio_clk1>,
				 <&audio_clk2>;
			clock-names = "ssi", "audio_clk1", "audio_clk2";
			resets = <&cpg R9A07G054L_CLK_SSI2>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		ssi3: ssi@1004A800 {
			#sound-dai-cells = <0>;
			compatible = "renesas,rzg2l-ssi";
			reg = <0 0x1004A800 0 0x00000028>;
			interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 339 IRQ_TYPE_EDGE_RISING>,
				     <GIC_SPI 340 IRQ_TYPE_EDGE_RISING>;
			interrupt-names = "int", "rx", "tx";
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_SSI3>,
				 <&audio_clk1>,
				 <&audio_clk2>;
			clock-names = "ssi", "audio_clk1", "audio_clk2";
			resets = <&cpg R9A07G054L_CLK_SSI3>;
			power-domains = <&cpg>;
			status = "disabled";
		};

		wdt0: watchdog@12800800 {
			compatible = "renesas,rzg2l-wdt";
			reg = <0 0x12800800 0 0x60>;
			clocks = <&xinclk>,
				 <&cpg CPG_MOD R9A07G054L_CLK_WDT0>;
			interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&cpg R9A07G054L_CLK_WDT0>;
			status = "disabled";
		};

		wdt1: watchdog@12800c00 {
			compatible = "renesas,rzg2l-wdt";
			reg = <0 0x12800C00 0 0x60>;
			clocks = <&xinclk>,
				 <&cpg CPG_MOD R9A07G054L_CLK_WDT1>;
			interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&cpg R9A07G054L_CLK_WDT1>;
			status = "disabled";
		};

		wdt2: watchdog@12800400 {
			compatible = "renesas,rzg2l-wdt";
			reg = <0 0x12800400 0 0x60>;
			clocks = <&xinclk>,
				 <&cpg CPG_MOD R9A07G054L_CLK_WDT2>;
			interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&cpg R9A07G054L_CLK_WDT2>;
			status = "disabled";
		};

		ostm1: timer@12801400 {
			compatible = "renesas,r9a07g054l-ostm";
			reg = <0x0 0x12801400 0x0 0x1000>;
			interrupts = <GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_OSTM1>;
			clock-names = "pclk";
			power-domains = <&cpg>;
			resets = <&cpg R9A07G054L_CLK_OSTM1>;
			status = "disabled";
		};

		ostm2: timer@12801800 {
			compatible = "renesas,r9a07g054l-ostm";
			reg = <0x0 0x12801800 0x0 0x1000>;
			interrupts = <GIC_SPI 48 IRQ_TYPE_EDGE_RISING>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_OSTM2>;
			clock-names = "pclk";
			power-domains = <&cpg>;
			resets = <&cpg R9A07G054L_CLK_OSTM2>;
			status = "disabled";
		};

		gpu: mali@11840000 {
			compatible = "arm,mali-midgard";
			reg = <0x0 0x11840000 0x0 0x10000>;
			interrupts =    <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>,
					<GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "GPU", "JOB", "MMU";
			system-coherency = <31>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_GPU>;
			resets = <&cpg R9A07G054L_CLK_GPU>;
		};

		cru: video@10830000 {
			compatible =	"renesas,cru-r9a07g054l",
					"renesas,cru-rzg2l";
			reg = <0 0x10830000 0 0x400>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_CRU>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&cpg R9A07G054L_CLK_CRU>;
			power-domains = <&cpg>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					cru_to_csi2: endpoint {
						remote-endpoint =
								<&csi2_to_cru>;
					};
				};
			};
		};

		csi2: csi2@10830400 {
			compatible =	"renesas,r9a07g054l-csi2",
					"renesas,rzg2l-csi2";
			reg = <0 0x10830400 0 0xc00>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_CSI2>;
			resets = <&cpg R9A07G054L_CLK_CSI2>;
			power-domains = <&cpg>;
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@1 {
					reg = <1>;

					csi2_to_cru: endpoint {
						remote-endpoint =
								<&cru_to_csi2>;
					};
				};
			};
		};

		drpai0: drpai@12C00000 {
			compatible = "renesas,rzv2l-drpai";
			reg = <0 0x13000000 0 0x1000000>,
				  <0 0x12C00000 0 0x400000>;
			clocks = <&cpg CPG_MOD R9A07G054L_CLK_DRP_INTCLK>,
					 <&cpg CPG_MOD R9A07G054L_CLK_DRP_ACLK_DRP>,
					 <&cpg CPG_MOD R9A07G054L_CLK_DRP_MCLK>,
					 <&cpg CPG_MOD R9A07G054L_CLK_DRP_DCLKIN>,
					 <&cpg CPG_MOD R9A07G054L_CLK_DRP_ACLK>;
			resets = <&cpg R9A07G054L_CLK_DRP_INTCLK>;
			power-domains = <&cpg>;
			clock-names = "intclk","aclk_drp","mclk","dclkin","aclk";
			interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>,
						 <GIC_SPI 441 IRQ_TYPE_LEVEL_HIGH>,
						 <GIC_SPI 442 IRQ_TYPE_LEVEL_HIGH>,
						 <GIC_SPI 443 IRQ_TYPE_LEVEL_HIGH>;
            status = "okay";
		};
	};

	thermal-zones {
		sensor_thermal: sensor-thermal {
			polling-delay-passive = <250>;
			polling-delay = <1000>;
			sustainable-power = <3874>;
			thermal-sensors = <&tsu 0>;

			trips {
				sensor_crit: sensor-crit {
				temperature = <110000>;
				hysteresis = <1000>;
				type = "critical";
				};
			};
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts-extended =
		<&gic GIC_PPI 13
			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
		<&gic GIC_PPI 14
			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
		<&gic GIC_PPI 11
			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
		<&gic GIC_PPI 10
			(GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
	};

	firmware {
		optee {
			compatible = "linaro,optee-tz";
			method = "smc";
		};
	};
};

