{
  "catalog": {
    "items": [
      {
        "name": "cips_ddr_pl_debug",
        "display": "Versal CIPS Design",
        "latest_revision": "1.0",
        "commit_id": "ff8d7024decaa46e2378e5b1b65645f691b5acac",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "ff8d7024decaa46e2378e5b1b65645f691b5acac",
            "date": "27-08-2020",
            "history": "Updated description and picture"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "chipscopy",
        "display": "ChipScoPy Design",
        "latest_revision": "1.0",
        "commit_id": "9a1b78e6eb5c83bd8d89e640a8f1480b9252f9c7",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "9a1b78e6eb5c83bd8d89e640a8f1480b9252f9c7",
            "date": "27-01-2022",
            "history": "Initial Release"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/chipscopy",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "cbb860e7262e2c7e5b9d9412a90ad079f90ce26e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "cbb860e7262e2c7e5b9d9412a90ad079f90ce26e",
            "date": "29-06-2020",
            "history": "Fixed typo"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
            "date": "06-03-2020",
            "history": "Zynq UltraScale+  based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq UltraScale+ MPSoC Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
            "date": "06-03-2020",
            "history": "Zynq-7000 based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000 Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "axidma",
        "display": "AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "d1ec67f90f1fc8e68331c4f00d28007f93ce4a8b",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "d1ec67f90f1fc8e68331c4f00d28007f93ce4a8b",
            "date": "18-01-2021:17:37:30",
            "history": "Added board AXI DMA v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal ACAP CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8e6ba2f4aee6b102e4bed523399e28036090094e",
            "date": "08-02-2021:05:11:54",
            "history": "Added board Versal ACAP CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_mb_preset",
        "display": "Versal MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "4357618778c2f3e6f1bde8e3809781764553f3f6",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "4357618778c2f3e6f1bde8e3809781764553f3f6",
            "date": "09-03-2021:09:51:31",
            "history": "Added board Versal MicroBlaze Design Presets v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_mb_preset",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "multirategty",
        "display": "Multi-Rate GTY",
        "latest_revision": "1.0",
        "commit_id": "e2809f95a68629e3e6756b3c7f947cb7dad9b175",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "e2809f95a68629e3e6756b3c7f947cb7dad9b175",
            "date": "26-05-2021:06:01:30",
            "history": "Added board Multi-Rate GTY v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal Multi-Rate GTY",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "ext_platform",
        "display": "Versal Extensible Embedded Platform",
        "latest_revision": "1.0",
        "commit_id": "184701eaa4a6a34dc864c47128cf3c6c4c197bc2",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "184701eaa4a6a34dc864c47128cf3c6c4c197bc2",
            "date": "24-06-2021:08:47:28",
            "history": "Added board Versal Extensible Embedded Platform v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Versal_Extensible_Embedded_Platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "versal_ibert_ced",
        "display": "Versal IBERT",
        "latest_revision": "1.0",
        "commit_id": "5f05a7bfbe6202234225d5f70c3df58293a0a586",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "5f05a7bfbe6202234225d5f70c3df58293a0a586",
            "date": "08-11-2021:17:49:29",
            "history": "Added board Versal IBERT v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/versal_ibert_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "design_rc",
        "display": "CPM4 PCIE RP Design",
        "latest_revision": "1.0",
        "commit_id": "8acad18aea83f134eed3a0a62bc38abed4d7e46e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8acad18aea83f134eed3a0a62bc38abed4d7e46e",
            "date": "15-11-2021:19:03:24",
            "history": "Added board CPM4 PCIE RP Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cpm4_rp_2021_1",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "pcie_pio_gen4x8",
        "display": "CPM4 PCIE GEN4x8 PIO Design",
        "latest_revision": "1.0",
        "commit_id": "8acad18aea83f134eed3a0a62bc38abed4d7e46e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8acad18aea83f134eed3a0a62bc38abed4d7e46e",
            "date": "15-11-2021:19:03:24",
            "history": "Added board CPM4 PCIE GEN4x8 PIO Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/pcie_gen4x8_pio_2021",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cpm_pcie_qdma",
        "display": "CPM4 PCIE GEN4x8 QDMA Design",
        "latest_revision": "1.0",
        "commit_id": "8acad18aea83f134eed3a0a62bc38abed4d7e46e",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "8acad18aea83f134eed3a0a62bc38abed4d7e46e",
            "date": "15-11-2021:19:03:24",
            "history": "Added board CPM4 PCIE GEN4x8 QDMA Design v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/qdma_mm_st_gen4x8",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "hsdp_ced",
        "display": "Versal HSDP with Soft Aurora",
        "latest_revision": "1.0",
        "commit_id": "5d10c69f1b2e86c751b46bda2634952e3316f985",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "5d10c69f1b2e86c751b46bda2634952e3316f985",
            "date": "11-10-2022:01:41:37",
            "history": "Added board Versal HSDP with Soft Aurora v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/hsdp_ced",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}