// Seed: 2146832783
module module_0 ();
  id_1(
      .id_0(id_2),
      .id_1(id_3),
      .id_2(""),
      .id_3(id_3),
      .id_4(1),
      .id_5(({id_3 == id_3{1}})),
      .id_6(id_3),
      .id_7(1)
  );
  logic [7:0] id_4;
  assign id_4[1] = 1'b0;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6
);
  wire id_8;
  wire id_9;
  module_0(); specify
    (id_10[1] => id_11) = 1;
    $width(posedge id_12, 1);
  endspecify
endmodule
