// Seed: 3205468100
module module_0 ();
  always id_1 = id_1;
  generate
    assign id_1 = 1;
    for (id_2 = id_1; 1; id_1 = 1) begin : LABEL_0
      wire id_3;
    end
  endgenerate
  logic [7:0] id_4;
  wire id_5;
  assign id_5 = id_5;
  id_7(
      .id_0(id_4[1]), .id_1(id_1), .id_2(1), .id_3(id_5), .id_4(1)
  );
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
  id_4 :
  assert property (@(posedge id_1 or {1{1}} & 1) 1)
  else;
  wire id_5;
endmodule
