-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Mon Dec 28 09:18:48 2020
-- Host        : DESKTOP-VJ7SO95 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_FIR_reloadable_v1_0_0_1_sim_netlist.vhdl
-- Design      : design_1_FIR_reloadable_v1_0_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    P : out STD_LOGIC_VECTOR ( 41 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 24 downto 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2 is
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => A(9),
      Q => Q(9)
    );
\addOut_carry__9_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mul_intermediate__0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(42),
      I1 => mul_intermediate_0(0),
      O => S(0)
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(24),
      A(28) => A(24),
      A(27) => A(24),
      A(26) => A(24),
      A(25) => A(24),
      A(24 downto 0) => A(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \mul_intermediate__0\(42),
      P(41 downto 0) => P(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_bus[10]_47\ : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0 is
  signal \addOut_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__8_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[11]_48\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__8_n_0\,
      S(2) => \addOut_carry_i_2__8_n_0\,
      S(1) => \addOut_carry_i_3__8_n_0\,
      S(0) => \addOut_carry_i_4__8_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__8_n_0\,
      S(2) => \addOut_carry__0_i_2__8_n_0\,
      S(1) => \addOut_carry__0_i_3__8_n_0\,
      S(0) => \addOut_carry__0_i_4__8_n_0\
    );
\addOut_carry__0_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => \add_bus[10]_47\(7),
      O => \addOut_carry__0_i_1__8_n_0\
    );
\addOut_carry__0_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => \add_bus[10]_47\(6),
      O => \addOut_carry__0_i_2__8_n_0\
    );
\addOut_carry__0_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => \add_bus[10]_47\(5),
      O => \addOut_carry__0_i_3__8_n_0\
    );
\addOut_carry__0_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => \add_bus[10]_47\(4),
      O => \addOut_carry__0_i_4__8_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__8_n_0\,
      S(2) => \addOut_carry__1_i_2__8_n_0\,
      S(1) => \addOut_carry__1_i_3__8_n_0\,
      S(0) => \addOut_carry__1_i_4__8_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add_bus[10]_47\(46 downto 43),
      O(3) => \add_bus[11]_48\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_0(3 downto 0)
    );
\addOut_carry__10_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[11]_48\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[11]_48\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_1(0)
    );
\addOut_carry__11_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[11]_48\(47),
      I1 => \add_bus[11]_48\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => \add_bus[10]_47\(11),
      O => \addOut_carry__1_i_1__8_n_0\
    );
\addOut_carry__1_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => \add_bus[10]_47\(10),
      O => \addOut_carry__1_i_2__8_n_0\
    );
\addOut_carry__1_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => \add_bus[10]_47\(9),
      O => \addOut_carry__1_i_3__8_n_0\
    );
\addOut_carry__1_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => \add_bus[10]_47\(8),
      O => \addOut_carry__1_i_4__8_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__8_n_0\,
      S(2) => \addOut_carry__2_i_2__8_n_0\,
      S(1) => \addOut_carry__2_i_3__8_n_0\,
      S(0) => \addOut_carry__2_i_4__8_n_0\
    );
\addOut_carry__2_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => \add_bus[10]_47\(15),
      O => \addOut_carry__2_i_1__8_n_0\
    );
\addOut_carry__2_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => \add_bus[10]_47\(14),
      O => \addOut_carry__2_i_2__8_n_0\
    );
\addOut_carry__2_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => \add_bus[10]_47\(13),
      O => \addOut_carry__2_i_3__8_n_0\
    );
\addOut_carry__2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => \add_bus[10]_47\(12),
      O => \addOut_carry__2_i_4__8_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__8_n_0\,
      S(2) => \addOut_carry__3_i_2__8_n_0\,
      S(1) => \addOut_carry__3_i_3__8_n_0\,
      S(0) => \addOut_carry__3_i_4__8_n_0\
    );
\addOut_carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => \add_bus[10]_47\(19),
      O => \addOut_carry__3_i_1__8_n_0\
    );
\addOut_carry__3_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => \add_bus[10]_47\(18),
      O => \addOut_carry__3_i_2__8_n_0\
    );
\addOut_carry__3_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => \add_bus[10]_47\(17),
      O => \addOut_carry__3_i_3__8_n_0\
    );
\addOut_carry__3_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => \add_bus[10]_47\(16),
      O => \addOut_carry__3_i_4__8_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__8_n_0\,
      S(2) => \addOut_carry__4_i_2__8_n_0\,
      S(1) => \addOut_carry__4_i_3__8_n_0\,
      S(0) => \addOut_carry__4_i_4__8_n_0\
    );
\addOut_carry__4_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => \add_bus[10]_47\(23),
      O => \addOut_carry__4_i_1__8_n_0\
    );
\addOut_carry__4_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => \add_bus[10]_47\(22),
      O => \addOut_carry__4_i_2__8_n_0\
    );
\addOut_carry__4_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => \add_bus[10]_47\(21),
      O => \addOut_carry__4_i_3__8_n_0\
    );
\addOut_carry__4_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => \add_bus[10]_47\(20),
      O => \addOut_carry__4_i_4__8_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__8_n_0\,
      S(2) => \addOut_carry__5_i_2__8_n_0\,
      S(1) => \addOut_carry__5_i_3__8_n_0\,
      S(0) => \addOut_carry__5_i_4__8_n_0\
    );
\addOut_carry__5_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => \add_bus[10]_47\(27),
      O => \addOut_carry__5_i_1__8_n_0\
    );
\addOut_carry__5_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => \add_bus[10]_47\(26),
      O => \addOut_carry__5_i_2__8_n_0\
    );
\addOut_carry__5_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => \add_bus[10]_47\(25),
      O => \addOut_carry__5_i_3__8_n_0\
    );
\addOut_carry__5_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => \add_bus[10]_47\(24),
      O => \addOut_carry__5_i_4__8_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__8_n_0\,
      S(2) => \addOut_carry__6_i_2__8_n_0\,
      S(1) => \addOut_carry__6_i_3__8_n_0\,
      S(0) => \addOut_carry__6_i_4__8_n_0\
    );
\addOut_carry__6_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => \add_bus[10]_47\(31),
      O => \addOut_carry__6_i_1__8_n_0\
    );
\addOut_carry__6_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => \add_bus[10]_47\(30),
      O => \addOut_carry__6_i_2__8_n_0\
    );
\addOut_carry__6_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => \add_bus[10]_47\(29),
      O => \addOut_carry__6_i_3__8_n_0\
    );
\addOut_carry__6_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => \add_bus[10]_47\(28),
      O => \addOut_carry__6_i_4__8_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__8_n_0\,
      S(2) => \addOut_carry__7_i_2__8_n_0\,
      S(1) => \addOut_carry__7_i_3__8_n_0\,
      S(0) => \addOut_carry__7_i_4__8_n_0\
    );
\addOut_carry__7_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => \add_bus[10]_47\(35),
      O => \addOut_carry__7_i_1__8_n_0\
    );
\addOut_carry__7_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => \add_bus[10]_47\(34),
      O => \addOut_carry__7_i_2__8_n_0\
    );
\addOut_carry__7_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => \add_bus[10]_47\(33),
      O => \addOut_carry__7_i_3__8_n_0\
    );
\addOut_carry__7_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => \add_bus[10]_47\(32),
      O => \addOut_carry__7_i_4__8_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__8_n_0\,
      S(2) => \addOut_carry__8_i_2__8_n_0\,
      S(1) => \addOut_carry__8_i_3__8_n_0\,
      S(0) => \addOut_carry__8_i_4__8_n_0\
    );
\addOut_carry__8_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => \add_bus[10]_47\(39),
      O => \addOut_carry__8_i_1__8_n_0\
    );
\addOut_carry__8_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => \add_bus[10]_47\(38),
      O => \addOut_carry__8_i_2__8_n_0\
    );
\addOut_carry__8_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => \add_bus[10]_47\(37),
      O => \addOut_carry__8_i_3__8_n_0\
    );
\addOut_carry__8_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => \add_bus[10]_47\(36),
      O => \addOut_carry__8_i_4__8_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \add_bus[10]_47\(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__8_n_0\,
      S(0) => \addOut_carry__9_i_5__7_n_0\
    );
\addOut_carry__9_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_2(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => \add_bus[10]_47\(41),
      O => \addOut_carry__9_i_4__8_n_0\
    );
\addOut_carry__9_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => \add_bus[10]_47\(40),
      O => \addOut_carry__9_i_5__7_n_0\
    );
\addOut_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => \add_bus[10]_47\(3),
      O => \addOut_carry_i_1__8_n_0\
    );
\addOut_carry_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => \add_bus[10]_47\(2),
      O => \addOut_carry_i_2__8_n_0\
    );
\addOut_carry_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => \add_bus[10]_47\(1),
      O => \addOut_carry_i_3__8_n_0\
    );
\addOut_carry_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => \add_bus[10]_47\(0),
      O => \addOut_carry_i_4__8_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1 is
  signal \addOut_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__9_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[12]_49\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__9_n_0\,
      S(2) => \addOut_carry_i_2__9_n_0\,
      S(1) => \addOut_carry_i_3__9_n_0\,
      S(0) => \addOut_carry_i_4__9_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__9_n_0\,
      S(2) => \addOut_carry__0_i_2__9_n_0\,
      S(1) => \addOut_carry__0_i_3__9_n_0\,
      S(0) => \addOut_carry__0_i_4__9_n_0\
    );
\addOut_carry__0_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__9_n_0\
    );
\addOut_carry__0_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__9_n_0\
    );
\addOut_carry__0_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__9_n_0\
    );
\addOut_carry__0_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__9_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__9_n_0\,
      S(2) => \addOut_carry__1_i_2__9_n_0\,
      S(1) => \addOut_carry__1_i_3__9_n_0\,
      S(0) => \addOut_carry__1_i_4__9_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[12]_49\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[12]_49\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[12]_49\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[12]_49\(47),
      I1 => \add_bus[12]_49\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__9_n_0\
    );
\addOut_carry__1_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__9_n_0\
    );
\addOut_carry__1_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__9_n_0\
    );
\addOut_carry__1_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__9_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__9_n_0\,
      S(2) => \addOut_carry__2_i_2__9_n_0\,
      S(1) => \addOut_carry__2_i_3__9_n_0\,
      S(0) => \addOut_carry__2_i_4__9_n_0\
    );
\addOut_carry__2_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__9_n_0\
    );
\addOut_carry__2_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__9_n_0\
    );
\addOut_carry__2_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__9_n_0\
    );
\addOut_carry__2_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__9_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__9_n_0\,
      S(2) => \addOut_carry__3_i_2__9_n_0\,
      S(1) => \addOut_carry__3_i_3__9_n_0\,
      S(0) => \addOut_carry__3_i_4__9_n_0\
    );
\addOut_carry__3_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__9_n_0\
    );
\addOut_carry__3_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__9_n_0\
    );
\addOut_carry__3_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__9_n_0\
    );
\addOut_carry__3_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__9_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__9_n_0\,
      S(2) => \addOut_carry__4_i_2__9_n_0\,
      S(1) => \addOut_carry__4_i_3__9_n_0\,
      S(0) => \addOut_carry__4_i_4__9_n_0\
    );
\addOut_carry__4_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__9_n_0\
    );
\addOut_carry__4_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__9_n_0\
    );
\addOut_carry__4_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__9_n_0\
    );
\addOut_carry__4_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__9_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__9_n_0\,
      S(2) => \addOut_carry__5_i_2__9_n_0\,
      S(1) => \addOut_carry__5_i_3__9_n_0\,
      S(0) => \addOut_carry__5_i_4__9_n_0\
    );
\addOut_carry__5_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__9_n_0\
    );
\addOut_carry__5_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__9_n_0\
    );
\addOut_carry__5_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__9_n_0\
    );
\addOut_carry__5_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__9_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__9_n_0\,
      S(2) => \addOut_carry__6_i_2__9_n_0\,
      S(1) => \addOut_carry__6_i_3__9_n_0\,
      S(0) => \addOut_carry__6_i_4__9_n_0\
    );
\addOut_carry__6_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__9_n_0\
    );
\addOut_carry__6_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__9_n_0\
    );
\addOut_carry__6_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__9_n_0\
    );
\addOut_carry__6_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__9_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__9_n_0\,
      S(2) => \addOut_carry__7_i_2__9_n_0\,
      S(1) => \addOut_carry__7_i_3__9_n_0\,
      S(0) => \addOut_carry__7_i_4__9_n_0\
    );
\addOut_carry__7_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__9_n_0\
    );
\addOut_carry__7_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__9_n_0\
    );
\addOut_carry__7_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__9_n_0\
    );
\addOut_carry__7_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__9_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__9_n_0\,
      S(2) => \addOut_carry__8_i_2__9_n_0\,
      S(1) => \addOut_carry__8_i_3__9_n_0\,
      S(0) => \addOut_carry__8_i_4__9_n_0\
    );
\addOut_carry__8_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__9_n_0\
    );
\addOut_carry__8_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__9_n_0\
    );
\addOut_carry__8_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__9_n_0\
    );
\addOut_carry__8_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__9_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__9_n_0\,
      S(0) => \addOut_carry__9_i_5__8_n_0\
    );
\addOut_carry__9_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__9_n_0\
    );
\addOut_carry__9_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__8_n_0\
    );
\addOut_carry_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__9_n_0\
    );
\addOut_carry_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__9_n_0\
    );
\addOut_carry_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__9_n_0\
    );
\addOut_carry_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__9_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_bus[2]_39\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 41 downto 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10 is
  signal \addOut_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_3_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_4_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal addOut_carry_i_1_n_0 : STD_LOGIC;
  signal addOut_carry_i_2_n_0 : STD_LOGIC;
  signal addOut_carry_i_3_n_0 : STD_LOGIC;
  signal addOut_carry_i_4_n_0 : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \^add_bus[2]_39\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_addOut_carry__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \add_bus[2]_39\(42 downto 0) <= \^add_bus[2]_39\(42 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^add_bus[2]_39\(3 downto 0),
      S(3) => addOut_carry_i_1_n_0,
      S(2) => addOut_carry_i_2_n_0,
      S(1) => addOut_carry_i_3_n_0,
      S(0) => addOut_carry_i_4_n_0
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^add_bus[2]_39\(7 downto 4),
      S(3) => \addOut_carry__0_i_1_n_0\,
      S(2) => \addOut_carry__0_i_2_n_0\,
      S(1) => \addOut_carry__0_i_3_n_0\,
      S(0) => \addOut_carry__0_i_4_n_0\
    );
\addOut_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1_n_0\
    );
\addOut_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2_n_0\
    );
\addOut_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3_n_0\
    );
\addOut_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^add_bus[2]_39\(11 downto 8),
      S(3) => \addOut_carry__1_i_1_n_0\,
      S(2) => \addOut_carry__1_i_2_n_0\,
      S(1) => \addOut_carry__1_i_3_n_0\,
      S(0) => \addOut_carry__1_i_4_n_0\
    );
\addOut_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1_n_0\
    );
\addOut_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2_n_0\
    );
\addOut_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3_n_0\
    );
\addOut_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^add_bus[2]_39\(15 downto 12),
      S(3) => \addOut_carry__2_i_1_n_0\,
      S(2) => \addOut_carry__2_i_2_n_0\,
      S(1) => \addOut_carry__2_i_3_n_0\,
      S(0) => \addOut_carry__2_i_4_n_0\
    );
\addOut_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1_n_0\
    );
\addOut_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2_n_0\
    );
\addOut_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3_n_0\
    );
\addOut_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^add_bus[2]_39\(19 downto 16),
      S(3) => \addOut_carry__3_i_1_n_0\,
      S(2) => \addOut_carry__3_i_2_n_0\,
      S(1) => \addOut_carry__3_i_3_n_0\,
      S(0) => \addOut_carry__3_i_4_n_0\
    );
\addOut_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1_n_0\
    );
\addOut_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2_n_0\
    );
\addOut_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3_n_0\
    );
\addOut_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^add_bus[2]_39\(23 downto 20),
      S(3) => \addOut_carry__4_i_1_n_0\,
      S(2) => \addOut_carry__4_i_2_n_0\,
      S(1) => \addOut_carry__4_i_3_n_0\,
      S(0) => \addOut_carry__4_i_4_n_0\
    );
\addOut_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1_n_0\
    );
\addOut_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2_n_0\
    );
\addOut_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3_n_0\
    );
\addOut_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^add_bus[2]_39\(27 downto 24),
      S(3) => \addOut_carry__5_i_1_n_0\,
      S(2) => \addOut_carry__5_i_2_n_0\,
      S(1) => \addOut_carry__5_i_3_n_0\,
      S(0) => \addOut_carry__5_i_4_n_0\
    );
\addOut_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1_n_0\
    );
\addOut_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2_n_0\
    );
\addOut_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3_n_0\
    );
\addOut_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^add_bus[2]_39\(31 downto 28),
      S(3) => \addOut_carry__6_i_1_n_0\,
      S(2) => \addOut_carry__6_i_2_n_0\,
      S(1) => \addOut_carry__6_i_3_n_0\,
      S(0) => \addOut_carry__6_i_4_n_0\
    );
\addOut_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1_n_0\
    );
\addOut_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2_n_0\
    );
\addOut_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3_n_0\
    );
\addOut_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^add_bus[2]_39\(35 downto 32),
      S(3) => \addOut_carry__7_i_1_n_0\,
      S(2) => \addOut_carry__7_i_2_n_0\,
      S(1) => \addOut_carry__7_i_3_n_0\,
      S(0) => \addOut_carry__7_i_4_n_0\
    );
\addOut_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1_n_0\
    );
\addOut_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2_n_0\
    );
\addOut_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3_n_0\
    );
\addOut_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^add_bus[2]_39\(39 downto 36),
      S(3) => \addOut_carry__8_i_1_n_0\,
      S(2) => \addOut_carry__8_i_2_n_0\,
      S(1) => \addOut_carry__8_i_3_n_0\,
      S(0) => \addOut_carry__8_i_4_n_0\
    );
\addOut_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1_n_0\
    );
\addOut_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2_n_0\
    );
\addOut_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3_n_0\
    );
\addOut_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \NLW_addOut_carry__9_CO_UNCONNECTED\(2),
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3) => \NLW_addOut_carry__9_O_UNCONNECTED\(3),
      O(2 downto 0) => \^add_bus[2]_39\(42 downto 40),
      S(3) => '1',
      S(2) => S(0),
      S(1) => \addOut_carry__9_i_3_n_0\,
      S(0) => \addOut_carry__9_i_4_n_0\
    );
\addOut_carry__9_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^add_bus[2]_39\(42),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[2]_39\(42),
      I1 => \addOut_carry__9_n_0\,
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_3_n_0\
    );
\addOut_carry__9_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[2]_39\(42),
      I1 => P(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_4_n_0\
    );
addOut_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => addOut_carry_i_1_n_0
    );
addOut_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => addOut_carry_i_2_n_0
    );
addOut_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => addOut_carry_i_3_n_0
    );
addOut_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => addOut_carry_i_4_n_0
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11 is
  signal \addOut_carry__0_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__18_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__18_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__18_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__18_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[21]_58\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__18_n_0\,
      S(2) => \addOut_carry_i_2__18_n_0\,
      S(1) => \addOut_carry_i_3__18_n_0\,
      S(0) => \addOut_carry_i_4__18_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__18_n_0\,
      S(2) => \addOut_carry__0_i_2__18_n_0\,
      S(1) => \addOut_carry__0_i_3__18_n_0\,
      S(0) => \addOut_carry__0_i_4__18_n_0\
    );
\addOut_carry__0_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__18_n_0\
    );
\addOut_carry__0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__18_n_0\
    );
\addOut_carry__0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__18_n_0\
    );
\addOut_carry__0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__18_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__18_n_0\,
      S(2) => \addOut_carry__1_i_2__18_n_0\,
      S(1) => \addOut_carry__1_i_3__18_n_0\,
      S(0) => \addOut_carry__1_i_4__18_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[21]_58\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[21]_58\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[21]_58\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[21]_58\(47),
      I1 => \add_bus[21]_58\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__18_n_0\
    );
\addOut_carry__1_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__18_n_0\
    );
\addOut_carry__1_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__18_n_0\
    );
\addOut_carry__1_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__18_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__18_n_0\,
      S(2) => \addOut_carry__2_i_2__18_n_0\,
      S(1) => \addOut_carry__2_i_3__18_n_0\,
      S(0) => \addOut_carry__2_i_4__18_n_0\
    );
\addOut_carry__2_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__18_n_0\
    );
\addOut_carry__2_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__18_n_0\
    );
\addOut_carry__2_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__18_n_0\
    );
\addOut_carry__2_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__18_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__18_n_0\,
      S(2) => \addOut_carry__3_i_2__18_n_0\,
      S(1) => \addOut_carry__3_i_3__18_n_0\,
      S(0) => \addOut_carry__3_i_4__18_n_0\
    );
\addOut_carry__3_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__18_n_0\
    );
\addOut_carry__3_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__18_n_0\
    );
\addOut_carry__3_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__18_n_0\
    );
\addOut_carry__3_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__18_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__18_n_0\,
      S(2) => \addOut_carry__4_i_2__18_n_0\,
      S(1) => \addOut_carry__4_i_3__18_n_0\,
      S(0) => \addOut_carry__4_i_4__18_n_0\
    );
\addOut_carry__4_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__18_n_0\
    );
\addOut_carry__4_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__18_n_0\
    );
\addOut_carry__4_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__18_n_0\
    );
\addOut_carry__4_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__18_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__18_n_0\,
      S(2) => \addOut_carry__5_i_2__18_n_0\,
      S(1) => \addOut_carry__5_i_3__18_n_0\,
      S(0) => \addOut_carry__5_i_4__18_n_0\
    );
\addOut_carry__5_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__18_n_0\
    );
\addOut_carry__5_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__18_n_0\
    );
\addOut_carry__5_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__18_n_0\
    );
\addOut_carry__5_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__18_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__18_n_0\,
      S(2) => \addOut_carry__6_i_2__18_n_0\,
      S(1) => \addOut_carry__6_i_3__18_n_0\,
      S(0) => \addOut_carry__6_i_4__18_n_0\
    );
\addOut_carry__6_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__18_n_0\
    );
\addOut_carry__6_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__18_n_0\
    );
\addOut_carry__6_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__18_n_0\
    );
\addOut_carry__6_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__18_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__18_n_0\,
      S(2) => \addOut_carry__7_i_2__18_n_0\,
      S(1) => \addOut_carry__7_i_3__18_n_0\,
      S(0) => \addOut_carry__7_i_4__18_n_0\
    );
\addOut_carry__7_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__18_n_0\
    );
\addOut_carry__7_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__18_n_0\
    );
\addOut_carry__7_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__18_n_0\
    );
\addOut_carry__7_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__18_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__18_n_0\,
      S(2) => \addOut_carry__8_i_2__18_n_0\,
      S(1) => \addOut_carry__8_i_3__18_n_0\,
      S(0) => \addOut_carry__8_i_4__18_n_0\
    );
\addOut_carry__8_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__18_n_0\
    );
\addOut_carry__8_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__18_n_0\
    );
\addOut_carry__8_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__18_n_0\
    );
\addOut_carry__8_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__18_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__18_n_0\,
      S(0) => \addOut_carry__9_i_5__17_n_0\
    );
\addOut_carry__9_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__18_n_0\
    );
\addOut_carry__9_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__17_n_0\
    );
\addOut_carry_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__18_n_0\
    );
\addOut_carry_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__18_n_0\
    );
\addOut_carry_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__18_n_0\
    );
\addOut_carry_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__18_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12 is
  signal \addOut_carry__0_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__18_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__19_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__19_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__19_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__19_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[22]_59\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__19_n_0\,
      S(2) => \addOut_carry_i_2__19_n_0\,
      S(1) => \addOut_carry_i_3__19_n_0\,
      S(0) => \addOut_carry_i_4__19_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__19_n_0\,
      S(2) => \addOut_carry__0_i_2__19_n_0\,
      S(1) => \addOut_carry__0_i_3__19_n_0\,
      S(0) => \addOut_carry__0_i_4__19_n_0\
    );
\addOut_carry__0_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__19_n_0\
    );
\addOut_carry__0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__19_n_0\
    );
\addOut_carry__0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__19_n_0\
    );
\addOut_carry__0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__19_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__19_n_0\,
      S(2) => \addOut_carry__1_i_2__19_n_0\,
      S(1) => \addOut_carry__1_i_3__19_n_0\,
      S(0) => \addOut_carry__1_i_4__19_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[22]_59\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[22]_59\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[22]_59\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[22]_59\(47),
      I1 => \add_bus[22]_59\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__19_n_0\
    );
\addOut_carry__1_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__19_n_0\
    );
\addOut_carry__1_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__19_n_0\
    );
\addOut_carry__1_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__19_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__19_n_0\,
      S(2) => \addOut_carry__2_i_2__19_n_0\,
      S(1) => \addOut_carry__2_i_3__19_n_0\,
      S(0) => \addOut_carry__2_i_4__19_n_0\
    );
\addOut_carry__2_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__19_n_0\
    );
\addOut_carry__2_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__19_n_0\
    );
\addOut_carry__2_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__19_n_0\
    );
\addOut_carry__2_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__19_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__19_n_0\,
      S(2) => \addOut_carry__3_i_2__19_n_0\,
      S(1) => \addOut_carry__3_i_3__19_n_0\,
      S(0) => \addOut_carry__3_i_4__19_n_0\
    );
\addOut_carry__3_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__19_n_0\
    );
\addOut_carry__3_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__19_n_0\
    );
\addOut_carry__3_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__19_n_0\
    );
\addOut_carry__3_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__19_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__19_n_0\,
      S(2) => \addOut_carry__4_i_2__19_n_0\,
      S(1) => \addOut_carry__4_i_3__19_n_0\,
      S(0) => \addOut_carry__4_i_4__19_n_0\
    );
\addOut_carry__4_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__19_n_0\
    );
\addOut_carry__4_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__19_n_0\
    );
\addOut_carry__4_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__19_n_0\
    );
\addOut_carry__4_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__19_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__19_n_0\,
      S(2) => \addOut_carry__5_i_2__19_n_0\,
      S(1) => \addOut_carry__5_i_3__19_n_0\,
      S(0) => \addOut_carry__5_i_4__19_n_0\
    );
\addOut_carry__5_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__19_n_0\
    );
\addOut_carry__5_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__19_n_0\
    );
\addOut_carry__5_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__19_n_0\
    );
\addOut_carry__5_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__19_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__19_n_0\,
      S(2) => \addOut_carry__6_i_2__19_n_0\,
      S(1) => \addOut_carry__6_i_3__19_n_0\,
      S(0) => \addOut_carry__6_i_4__19_n_0\
    );
\addOut_carry__6_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__19_n_0\
    );
\addOut_carry__6_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__19_n_0\
    );
\addOut_carry__6_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__19_n_0\
    );
\addOut_carry__6_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__19_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__19_n_0\,
      S(2) => \addOut_carry__7_i_2__19_n_0\,
      S(1) => \addOut_carry__7_i_3__19_n_0\,
      S(0) => \addOut_carry__7_i_4__19_n_0\
    );
\addOut_carry__7_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__19_n_0\
    );
\addOut_carry__7_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__19_n_0\
    );
\addOut_carry__7_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__19_n_0\
    );
\addOut_carry__7_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__19_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__19_n_0\,
      S(2) => \addOut_carry__8_i_2__19_n_0\,
      S(1) => \addOut_carry__8_i_3__19_n_0\,
      S(0) => \addOut_carry__8_i_4__19_n_0\
    );
\addOut_carry__8_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__19_n_0\
    );
\addOut_carry__8_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__19_n_0\
    );
\addOut_carry__8_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__19_n_0\
    );
\addOut_carry__8_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__19_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__19_n_0\,
      S(0) => \addOut_carry__9_i_5__18_n_0\
    );
\addOut_carry__9_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__19_n_0\
    );
\addOut_carry__9_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__18_n_0\
    );
\addOut_carry_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__19_n_0\
    );
\addOut_carry_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__19_n_0\
    );
\addOut_carry_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__19_n_0\
    );
\addOut_carry_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__19_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13 is
  signal \addOut_carry__0_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__19_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__20_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__20_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__20_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__20_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[23]_60\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__20_n_0\,
      S(2) => \addOut_carry_i_2__20_n_0\,
      S(1) => \addOut_carry_i_3__20_n_0\,
      S(0) => \addOut_carry_i_4__20_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__20_n_0\,
      S(2) => \addOut_carry__0_i_2__20_n_0\,
      S(1) => \addOut_carry__0_i_3__20_n_0\,
      S(0) => \addOut_carry__0_i_4__20_n_0\
    );
\addOut_carry__0_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__20_n_0\
    );
\addOut_carry__0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__20_n_0\
    );
\addOut_carry__0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__20_n_0\
    );
\addOut_carry__0_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__20_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__20_n_0\,
      S(2) => \addOut_carry__1_i_2__20_n_0\,
      S(1) => \addOut_carry__1_i_3__20_n_0\,
      S(0) => \addOut_carry__1_i_4__20_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[23]_60\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[23]_60\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[23]_60\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[23]_60\(47),
      I1 => \add_bus[23]_60\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__20_n_0\
    );
\addOut_carry__1_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__20_n_0\
    );
\addOut_carry__1_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__20_n_0\
    );
\addOut_carry__1_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__20_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__20_n_0\,
      S(2) => \addOut_carry__2_i_2__20_n_0\,
      S(1) => \addOut_carry__2_i_3__20_n_0\,
      S(0) => \addOut_carry__2_i_4__20_n_0\
    );
\addOut_carry__2_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__20_n_0\
    );
\addOut_carry__2_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__20_n_0\
    );
\addOut_carry__2_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__20_n_0\
    );
\addOut_carry__2_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__20_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__20_n_0\,
      S(2) => \addOut_carry__3_i_2__20_n_0\,
      S(1) => \addOut_carry__3_i_3__20_n_0\,
      S(0) => \addOut_carry__3_i_4__20_n_0\
    );
\addOut_carry__3_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__20_n_0\
    );
\addOut_carry__3_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__20_n_0\
    );
\addOut_carry__3_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__20_n_0\
    );
\addOut_carry__3_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__20_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__20_n_0\,
      S(2) => \addOut_carry__4_i_2__20_n_0\,
      S(1) => \addOut_carry__4_i_3__20_n_0\,
      S(0) => \addOut_carry__4_i_4__20_n_0\
    );
\addOut_carry__4_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__20_n_0\
    );
\addOut_carry__4_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__20_n_0\
    );
\addOut_carry__4_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__20_n_0\
    );
\addOut_carry__4_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__20_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__20_n_0\,
      S(2) => \addOut_carry__5_i_2__20_n_0\,
      S(1) => \addOut_carry__5_i_3__20_n_0\,
      S(0) => \addOut_carry__5_i_4__20_n_0\
    );
\addOut_carry__5_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__20_n_0\
    );
\addOut_carry__5_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__20_n_0\
    );
\addOut_carry__5_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__20_n_0\
    );
\addOut_carry__5_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__20_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__20_n_0\,
      S(2) => \addOut_carry__6_i_2__20_n_0\,
      S(1) => \addOut_carry__6_i_3__20_n_0\,
      S(0) => \addOut_carry__6_i_4__20_n_0\
    );
\addOut_carry__6_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__20_n_0\
    );
\addOut_carry__6_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__20_n_0\
    );
\addOut_carry__6_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__20_n_0\
    );
\addOut_carry__6_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__20_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__20_n_0\,
      S(2) => \addOut_carry__7_i_2__20_n_0\,
      S(1) => \addOut_carry__7_i_3__20_n_0\,
      S(0) => \addOut_carry__7_i_4__20_n_0\
    );
\addOut_carry__7_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__20_n_0\
    );
\addOut_carry__7_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__20_n_0\
    );
\addOut_carry__7_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__20_n_0\
    );
\addOut_carry__7_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__20_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__20_n_0\,
      S(2) => \addOut_carry__8_i_2__20_n_0\,
      S(1) => \addOut_carry__8_i_3__20_n_0\,
      S(0) => \addOut_carry__8_i_4__20_n_0\
    );
\addOut_carry__8_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__20_n_0\
    );
\addOut_carry__8_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__20_n_0\
    );
\addOut_carry__8_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__20_n_0\
    );
\addOut_carry__8_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__20_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__20_n_0\,
      S(0) => \addOut_carry__9_i_5__19_n_0\
    );
\addOut_carry__9_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__20_n_0\
    );
\addOut_carry__9_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__19_n_0\
    );
\addOut_carry_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__20_n_0\
    );
\addOut_carry_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__20_n_0\
    );
\addOut_carry_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__20_n_0\
    );
\addOut_carry_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__20_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14 is
  signal \addOut_carry__0_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__20_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__21_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__21_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__21_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__21_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[24]_61\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__21_n_0\,
      S(2) => \addOut_carry_i_2__21_n_0\,
      S(1) => \addOut_carry_i_3__21_n_0\,
      S(0) => \addOut_carry_i_4__21_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__21_n_0\,
      S(2) => \addOut_carry__0_i_2__21_n_0\,
      S(1) => \addOut_carry__0_i_3__21_n_0\,
      S(0) => \addOut_carry__0_i_4__21_n_0\
    );
\addOut_carry__0_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__21_n_0\
    );
\addOut_carry__0_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__21_n_0\
    );
\addOut_carry__0_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__21_n_0\
    );
\addOut_carry__0_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__21_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__21_n_0\,
      S(2) => \addOut_carry__1_i_2__21_n_0\,
      S(1) => \addOut_carry__1_i_3__21_n_0\,
      S(0) => \addOut_carry__1_i_4__21_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[24]_61\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[24]_61\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[24]_61\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[24]_61\(47),
      I1 => \add_bus[24]_61\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__21_n_0\
    );
\addOut_carry__1_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__21_n_0\
    );
\addOut_carry__1_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__21_n_0\
    );
\addOut_carry__1_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__21_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__21_n_0\,
      S(2) => \addOut_carry__2_i_2__21_n_0\,
      S(1) => \addOut_carry__2_i_3__21_n_0\,
      S(0) => \addOut_carry__2_i_4__21_n_0\
    );
\addOut_carry__2_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__21_n_0\
    );
\addOut_carry__2_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__21_n_0\
    );
\addOut_carry__2_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__21_n_0\
    );
\addOut_carry__2_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__21_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__21_n_0\,
      S(2) => \addOut_carry__3_i_2__21_n_0\,
      S(1) => \addOut_carry__3_i_3__21_n_0\,
      S(0) => \addOut_carry__3_i_4__21_n_0\
    );
\addOut_carry__3_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__21_n_0\
    );
\addOut_carry__3_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__21_n_0\
    );
\addOut_carry__3_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__21_n_0\
    );
\addOut_carry__3_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__21_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__21_n_0\,
      S(2) => \addOut_carry__4_i_2__21_n_0\,
      S(1) => \addOut_carry__4_i_3__21_n_0\,
      S(0) => \addOut_carry__4_i_4__21_n_0\
    );
\addOut_carry__4_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__21_n_0\
    );
\addOut_carry__4_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__21_n_0\
    );
\addOut_carry__4_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__21_n_0\
    );
\addOut_carry__4_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__21_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__21_n_0\,
      S(2) => \addOut_carry__5_i_2__21_n_0\,
      S(1) => \addOut_carry__5_i_3__21_n_0\,
      S(0) => \addOut_carry__5_i_4__21_n_0\
    );
\addOut_carry__5_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__21_n_0\
    );
\addOut_carry__5_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__21_n_0\
    );
\addOut_carry__5_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__21_n_0\
    );
\addOut_carry__5_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__21_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__21_n_0\,
      S(2) => \addOut_carry__6_i_2__21_n_0\,
      S(1) => \addOut_carry__6_i_3__21_n_0\,
      S(0) => \addOut_carry__6_i_4__21_n_0\
    );
\addOut_carry__6_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__21_n_0\
    );
\addOut_carry__6_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__21_n_0\
    );
\addOut_carry__6_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__21_n_0\
    );
\addOut_carry__6_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__21_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__21_n_0\,
      S(2) => \addOut_carry__7_i_2__21_n_0\,
      S(1) => \addOut_carry__7_i_3__21_n_0\,
      S(0) => \addOut_carry__7_i_4__21_n_0\
    );
\addOut_carry__7_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__21_n_0\
    );
\addOut_carry__7_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__21_n_0\
    );
\addOut_carry__7_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__21_n_0\
    );
\addOut_carry__7_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__21_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__21_n_0\,
      S(2) => \addOut_carry__8_i_2__21_n_0\,
      S(1) => \addOut_carry__8_i_3__21_n_0\,
      S(0) => \addOut_carry__8_i_4__21_n_0\
    );
\addOut_carry__8_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__21_n_0\
    );
\addOut_carry__8_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__21_n_0\
    );
\addOut_carry__8_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__21_n_0\
    );
\addOut_carry__8_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__21_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__21_n_0\,
      S(0) => \addOut_carry__9_i_5__20_n_0\
    );
\addOut_carry__9_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__21_n_0\
    );
\addOut_carry__9_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__20_n_0\
    );
\addOut_carry_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__21_n_0\
    );
\addOut_carry_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__21_n_0\
    );
\addOut_carry_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__21_n_0\
    );
\addOut_carry_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__21_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15 is
  signal \addOut_carry__0_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__21_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__22_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__22_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__22_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__22_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[25]_62\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__22_n_0\,
      S(2) => \addOut_carry_i_2__22_n_0\,
      S(1) => \addOut_carry_i_3__22_n_0\,
      S(0) => \addOut_carry_i_4__22_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__22_n_0\,
      S(2) => \addOut_carry__0_i_2__22_n_0\,
      S(1) => \addOut_carry__0_i_3__22_n_0\,
      S(0) => \addOut_carry__0_i_4__22_n_0\
    );
\addOut_carry__0_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__22_n_0\
    );
\addOut_carry__0_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__22_n_0\
    );
\addOut_carry__0_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__22_n_0\
    );
\addOut_carry__0_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__22_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__22_n_0\,
      S(2) => \addOut_carry__1_i_2__22_n_0\,
      S(1) => \addOut_carry__1_i_3__22_n_0\,
      S(0) => \addOut_carry__1_i_4__22_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[25]_62\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[25]_62\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[25]_62\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[25]_62\(47),
      I1 => \add_bus[25]_62\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__22_n_0\
    );
\addOut_carry__1_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__22_n_0\
    );
\addOut_carry__1_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__22_n_0\
    );
\addOut_carry__1_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__22_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__22_n_0\,
      S(2) => \addOut_carry__2_i_2__22_n_0\,
      S(1) => \addOut_carry__2_i_3__22_n_0\,
      S(0) => \addOut_carry__2_i_4__22_n_0\
    );
\addOut_carry__2_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__22_n_0\
    );
\addOut_carry__2_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__22_n_0\
    );
\addOut_carry__2_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__22_n_0\
    );
\addOut_carry__2_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__22_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__22_n_0\,
      S(2) => \addOut_carry__3_i_2__22_n_0\,
      S(1) => \addOut_carry__3_i_3__22_n_0\,
      S(0) => \addOut_carry__3_i_4__22_n_0\
    );
\addOut_carry__3_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__22_n_0\
    );
\addOut_carry__3_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__22_n_0\
    );
\addOut_carry__3_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__22_n_0\
    );
\addOut_carry__3_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__22_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__22_n_0\,
      S(2) => \addOut_carry__4_i_2__22_n_0\,
      S(1) => \addOut_carry__4_i_3__22_n_0\,
      S(0) => \addOut_carry__4_i_4__22_n_0\
    );
\addOut_carry__4_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__22_n_0\
    );
\addOut_carry__4_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__22_n_0\
    );
\addOut_carry__4_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__22_n_0\
    );
\addOut_carry__4_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__22_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__22_n_0\,
      S(2) => \addOut_carry__5_i_2__22_n_0\,
      S(1) => \addOut_carry__5_i_3__22_n_0\,
      S(0) => \addOut_carry__5_i_4__22_n_0\
    );
\addOut_carry__5_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__22_n_0\
    );
\addOut_carry__5_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__22_n_0\
    );
\addOut_carry__5_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__22_n_0\
    );
\addOut_carry__5_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__22_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__22_n_0\,
      S(2) => \addOut_carry__6_i_2__22_n_0\,
      S(1) => \addOut_carry__6_i_3__22_n_0\,
      S(0) => \addOut_carry__6_i_4__22_n_0\
    );
\addOut_carry__6_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__22_n_0\
    );
\addOut_carry__6_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__22_n_0\
    );
\addOut_carry__6_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__22_n_0\
    );
\addOut_carry__6_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__22_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__22_n_0\,
      S(2) => \addOut_carry__7_i_2__22_n_0\,
      S(1) => \addOut_carry__7_i_3__22_n_0\,
      S(0) => \addOut_carry__7_i_4__22_n_0\
    );
\addOut_carry__7_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__22_n_0\
    );
\addOut_carry__7_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__22_n_0\
    );
\addOut_carry__7_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__22_n_0\
    );
\addOut_carry__7_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__22_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__22_n_0\,
      S(2) => \addOut_carry__8_i_2__22_n_0\,
      S(1) => \addOut_carry__8_i_3__22_n_0\,
      S(0) => \addOut_carry__8_i_4__22_n_0\
    );
\addOut_carry__8_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__22_n_0\
    );
\addOut_carry__8_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__22_n_0\
    );
\addOut_carry__8_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__22_n_0\
    );
\addOut_carry__8_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__22_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__22_n_0\,
      S(0) => \addOut_carry__9_i_5__21_n_0\
    );
\addOut_carry__9_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__22_n_0\
    );
\addOut_carry__9_i_5__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__21_n_0\
    );
\addOut_carry_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__22_n_0\
    );
\addOut_carry_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__22_n_0\
    );
\addOut_carry_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__22_n_0\
    );
\addOut_carry_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__22_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16 is
  signal \addOut_carry__0_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__22_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__23_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__23_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__23_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__23_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[26]_63\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__23_n_0\,
      S(2) => \addOut_carry_i_2__23_n_0\,
      S(1) => \addOut_carry_i_3__23_n_0\,
      S(0) => \addOut_carry_i_4__23_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__23_n_0\,
      S(2) => \addOut_carry__0_i_2__23_n_0\,
      S(1) => \addOut_carry__0_i_3__23_n_0\,
      S(0) => \addOut_carry__0_i_4__23_n_0\
    );
\addOut_carry__0_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__23_n_0\
    );
\addOut_carry__0_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__23_n_0\
    );
\addOut_carry__0_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__23_n_0\
    );
\addOut_carry__0_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__23_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__23_n_0\,
      S(2) => \addOut_carry__1_i_2__23_n_0\,
      S(1) => \addOut_carry__1_i_3__23_n_0\,
      S(0) => \addOut_carry__1_i_4__23_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[26]_63\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[26]_63\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[26]_63\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[26]_63\(47),
      I1 => \add_bus[26]_63\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__23_n_0\
    );
\addOut_carry__1_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__23_n_0\
    );
\addOut_carry__1_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__23_n_0\
    );
\addOut_carry__1_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__23_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__23_n_0\,
      S(2) => \addOut_carry__2_i_2__23_n_0\,
      S(1) => \addOut_carry__2_i_3__23_n_0\,
      S(0) => \addOut_carry__2_i_4__23_n_0\
    );
\addOut_carry__2_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__23_n_0\
    );
\addOut_carry__2_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__23_n_0\
    );
\addOut_carry__2_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__23_n_0\
    );
\addOut_carry__2_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__23_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__23_n_0\,
      S(2) => \addOut_carry__3_i_2__23_n_0\,
      S(1) => \addOut_carry__3_i_3__23_n_0\,
      S(0) => \addOut_carry__3_i_4__23_n_0\
    );
\addOut_carry__3_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__23_n_0\
    );
\addOut_carry__3_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__23_n_0\
    );
\addOut_carry__3_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__23_n_0\
    );
\addOut_carry__3_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__23_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__23_n_0\,
      S(2) => \addOut_carry__4_i_2__23_n_0\,
      S(1) => \addOut_carry__4_i_3__23_n_0\,
      S(0) => \addOut_carry__4_i_4__23_n_0\
    );
\addOut_carry__4_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__23_n_0\
    );
\addOut_carry__4_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__23_n_0\
    );
\addOut_carry__4_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__23_n_0\
    );
\addOut_carry__4_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__23_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__23_n_0\,
      S(2) => \addOut_carry__5_i_2__23_n_0\,
      S(1) => \addOut_carry__5_i_3__23_n_0\,
      S(0) => \addOut_carry__5_i_4__23_n_0\
    );
\addOut_carry__5_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__23_n_0\
    );
\addOut_carry__5_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__23_n_0\
    );
\addOut_carry__5_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__23_n_0\
    );
\addOut_carry__5_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__23_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__23_n_0\,
      S(2) => \addOut_carry__6_i_2__23_n_0\,
      S(1) => \addOut_carry__6_i_3__23_n_0\,
      S(0) => \addOut_carry__6_i_4__23_n_0\
    );
\addOut_carry__6_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__23_n_0\
    );
\addOut_carry__6_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__23_n_0\
    );
\addOut_carry__6_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__23_n_0\
    );
\addOut_carry__6_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__23_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__23_n_0\,
      S(2) => \addOut_carry__7_i_2__23_n_0\,
      S(1) => \addOut_carry__7_i_3__23_n_0\,
      S(0) => \addOut_carry__7_i_4__23_n_0\
    );
\addOut_carry__7_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__23_n_0\
    );
\addOut_carry__7_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__23_n_0\
    );
\addOut_carry__7_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__23_n_0\
    );
\addOut_carry__7_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__23_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__23_n_0\,
      S(2) => \addOut_carry__8_i_2__23_n_0\,
      S(1) => \addOut_carry__8_i_3__23_n_0\,
      S(0) => \addOut_carry__8_i_4__23_n_0\
    );
\addOut_carry__8_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__23_n_0\
    );
\addOut_carry__8_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__23_n_0\
    );
\addOut_carry__8_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__23_n_0\
    );
\addOut_carry__8_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__23_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__23_n_0\,
      S(0) => \addOut_carry__9_i_5__22_n_0\
    );
\addOut_carry__9_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__23_n_0\
    );
\addOut_carry__9_i_5__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__22_n_0\
    );
\addOut_carry_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__23_n_0\
    );
\addOut_carry_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__23_n_0\
    );
\addOut_carry_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__23_n_0\
    );
\addOut_carry_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__23_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17 is
  signal \addOut_carry__0_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__23_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__24_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__24_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__24_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__24_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[27]_64\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__24_n_0\,
      S(2) => \addOut_carry_i_2__24_n_0\,
      S(1) => \addOut_carry_i_3__24_n_0\,
      S(0) => \addOut_carry_i_4__24_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__24_n_0\,
      S(2) => \addOut_carry__0_i_2__24_n_0\,
      S(1) => \addOut_carry__0_i_3__24_n_0\,
      S(0) => \addOut_carry__0_i_4__24_n_0\
    );
\addOut_carry__0_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__24_n_0\
    );
\addOut_carry__0_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__24_n_0\
    );
\addOut_carry__0_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__24_n_0\
    );
\addOut_carry__0_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__24_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__24_n_0\,
      S(2) => \addOut_carry__1_i_2__24_n_0\,
      S(1) => \addOut_carry__1_i_3__24_n_0\,
      S(0) => \addOut_carry__1_i_4__24_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[27]_64\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[27]_64\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[27]_64\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[27]_64\(47),
      I1 => \add_bus[27]_64\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__24_n_0\
    );
\addOut_carry__1_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__24_n_0\
    );
\addOut_carry__1_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__24_n_0\
    );
\addOut_carry__1_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__24_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__24_n_0\,
      S(2) => \addOut_carry__2_i_2__24_n_0\,
      S(1) => \addOut_carry__2_i_3__24_n_0\,
      S(0) => \addOut_carry__2_i_4__24_n_0\
    );
\addOut_carry__2_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__24_n_0\
    );
\addOut_carry__2_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__24_n_0\
    );
\addOut_carry__2_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__24_n_0\
    );
\addOut_carry__2_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__24_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__24_n_0\,
      S(2) => \addOut_carry__3_i_2__24_n_0\,
      S(1) => \addOut_carry__3_i_3__24_n_0\,
      S(0) => \addOut_carry__3_i_4__24_n_0\
    );
\addOut_carry__3_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__24_n_0\
    );
\addOut_carry__3_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__24_n_0\
    );
\addOut_carry__3_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__24_n_0\
    );
\addOut_carry__3_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__24_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__24_n_0\,
      S(2) => \addOut_carry__4_i_2__24_n_0\,
      S(1) => \addOut_carry__4_i_3__24_n_0\,
      S(0) => \addOut_carry__4_i_4__24_n_0\
    );
\addOut_carry__4_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__24_n_0\
    );
\addOut_carry__4_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__24_n_0\
    );
\addOut_carry__4_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__24_n_0\
    );
\addOut_carry__4_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__24_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__24_n_0\,
      S(2) => \addOut_carry__5_i_2__24_n_0\,
      S(1) => \addOut_carry__5_i_3__24_n_0\,
      S(0) => \addOut_carry__5_i_4__24_n_0\
    );
\addOut_carry__5_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__24_n_0\
    );
\addOut_carry__5_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__24_n_0\
    );
\addOut_carry__5_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__24_n_0\
    );
\addOut_carry__5_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__24_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__24_n_0\,
      S(2) => \addOut_carry__6_i_2__24_n_0\,
      S(1) => \addOut_carry__6_i_3__24_n_0\,
      S(0) => \addOut_carry__6_i_4__24_n_0\
    );
\addOut_carry__6_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__24_n_0\
    );
\addOut_carry__6_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__24_n_0\
    );
\addOut_carry__6_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__24_n_0\
    );
\addOut_carry__6_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__24_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__24_n_0\,
      S(2) => \addOut_carry__7_i_2__24_n_0\,
      S(1) => \addOut_carry__7_i_3__24_n_0\,
      S(0) => \addOut_carry__7_i_4__24_n_0\
    );
\addOut_carry__7_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__24_n_0\
    );
\addOut_carry__7_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__24_n_0\
    );
\addOut_carry__7_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__24_n_0\
    );
\addOut_carry__7_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__24_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__24_n_0\,
      S(2) => \addOut_carry__8_i_2__24_n_0\,
      S(1) => \addOut_carry__8_i_3__24_n_0\,
      S(0) => \addOut_carry__8_i_4__24_n_0\
    );
\addOut_carry__8_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__24_n_0\
    );
\addOut_carry__8_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__24_n_0\
    );
\addOut_carry__8_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__24_n_0\
    );
\addOut_carry__8_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__24_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__24_n_0\,
      S(0) => \addOut_carry__9_i_5__23_n_0\
    );
\addOut_carry__9_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__24_n_0\
    );
\addOut_carry__9_i_5__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__23_n_0\
    );
\addOut_carry_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__24_n_0\
    );
\addOut_carry_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__24_n_0\
    );
\addOut_carry_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__24_n_0\
    );
\addOut_carry_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__24_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18 is
  signal \addOut_carry__0_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__24_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__25_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__25_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__25_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__25_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[28]_65\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__25_n_0\,
      S(2) => \addOut_carry_i_2__25_n_0\,
      S(1) => \addOut_carry_i_3__25_n_0\,
      S(0) => \addOut_carry_i_4__25_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__25_n_0\,
      S(2) => \addOut_carry__0_i_2__25_n_0\,
      S(1) => \addOut_carry__0_i_3__25_n_0\,
      S(0) => \addOut_carry__0_i_4__25_n_0\
    );
\addOut_carry__0_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__25_n_0\
    );
\addOut_carry__0_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__25_n_0\
    );
\addOut_carry__0_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__25_n_0\
    );
\addOut_carry__0_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__25_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__25_n_0\,
      S(2) => \addOut_carry__1_i_2__25_n_0\,
      S(1) => \addOut_carry__1_i_3__25_n_0\,
      S(0) => \addOut_carry__1_i_4__25_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[28]_65\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[28]_65\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[28]_65\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[28]_65\(47),
      I1 => \add_bus[28]_65\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__25_n_0\
    );
\addOut_carry__1_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__25_n_0\
    );
\addOut_carry__1_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__25_n_0\
    );
\addOut_carry__1_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__25_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__25_n_0\,
      S(2) => \addOut_carry__2_i_2__25_n_0\,
      S(1) => \addOut_carry__2_i_3__25_n_0\,
      S(0) => \addOut_carry__2_i_4__25_n_0\
    );
\addOut_carry__2_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__25_n_0\
    );
\addOut_carry__2_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__25_n_0\
    );
\addOut_carry__2_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__25_n_0\
    );
\addOut_carry__2_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__25_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__25_n_0\,
      S(2) => \addOut_carry__3_i_2__25_n_0\,
      S(1) => \addOut_carry__3_i_3__25_n_0\,
      S(0) => \addOut_carry__3_i_4__25_n_0\
    );
\addOut_carry__3_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__25_n_0\
    );
\addOut_carry__3_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__25_n_0\
    );
\addOut_carry__3_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__25_n_0\
    );
\addOut_carry__3_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__25_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__25_n_0\,
      S(2) => \addOut_carry__4_i_2__25_n_0\,
      S(1) => \addOut_carry__4_i_3__25_n_0\,
      S(0) => \addOut_carry__4_i_4__25_n_0\
    );
\addOut_carry__4_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__25_n_0\
    );
\addOut_carry__4_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__25_n_0\
    );
\addOut_carry__4_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__25_n_0\
    );
\addOut_carry__4_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__25_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__25_n_0\,
      S(2) => \addOut_carry__5_i_2__25_n_0\,
      S(1) => \addOut_carry__5_i_3__25_n_0\,
      S(0) => \addOut_carry__5_i_4__25_n_0\
    );
\addOut_carry__5_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__25_n_0\
    );
\addOut_carry__5_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__25_n_0\
    );
\addOut_carry__5_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__25_n_0\
    );
\addOut_carry__5_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__25_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__25_n_0\,
      S(2) => \addOut_carry__6_i_2__25_n_0\,
      S(1) => \addOut_carry__6_i_3__25_n_0\,
      S(0) => \addOut_carry__6_i_4__25_n_0\
    );
\addOut_carry__6_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__25_n_0\
    );
\addOut_carry__6_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__25_n_0\
    );
\addOut_carry__6_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__25_n_0\
    );
\addOut_carry__6_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__25_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__25_n_0\,
      S(2) => \addOut_carry__7_i_2__25_n_0\,
      S(1) => \addOut_carry__7_i_3__25_n_0\,
      S(0) => \addOut_carry__7_i_4__25_n_0\
    );
\addOut_carry__7_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__25_n_0\
    );
\addOut_carry__7_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__25_n_0\
    );
\addOut_carry__7_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__25_n_0\
    );
\addOut_carry__7_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__25_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__25_n_0\,
      S(2) => \addOut_carry__8_i_2__25_n_0\,
      S(1) => \addOut_carry__8_i_3__25_n_0\,
      S(0) => \addOut_carry__8_i_4__25_n_0\
    );
\addOut_carry__8_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__25_n_0\
    );
\addOut_carry__8_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__25_n_0\
    );
\addOut_carry__8_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__25_n_0\
    );
\addOut_carry__8_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__25_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__25_n_0\,
      S(0) => \addOut_carry__9_i_5__24_n_0\
    );
\addOut_carry__9_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__25_n_0\
    );
\addOut_carry__9_i_5__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__24_n_0\
    );
\addOut_carry_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__25_n_0\
    );
\addOut_carry_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__25_n_0\
    );
\addOut_carry_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__25_n_0\
    );
\addOut_carry_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__25_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19 is
  signal \addOut_carry__0_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__25_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__26_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__26_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__26_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__26_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[29]_66\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__26_n_0\,
      S(2) => \addOut_carry_i_2__26_n_0\,
      S(1) => \addOut_carry_i_3__26_n_0\,
      S(0) => \addOut_carry_i_4__26_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__26_n_0\,
      S(2) => \addOut_carry__0_i_2__26_n_0\,
      S(1) => \addOut_carry__0_i_3__26_n_0\,
      S(0) => \addOut_carry__0_i_4__26_n_0\
    );
\addOut_carry__0_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__26_n_0\
    );
\addOut_carry__0_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__26_n_0\
    );
\addOut_carry__0_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__26_n_0\
    );
\addOut_carry__0_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__26_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__26_n_0\,
      S(2) => \addOut_carry__1_i_2__26_n_0\,
      S(1) => \addOut_carry__1_i_3__26_n_0\,
      S(0) => \addOut_carry__1_i_4__26_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[29]_66\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[29]_66\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[29]_66\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[29]_66\(47),
      I1 => \add_bus[29]_66\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__26_n_0\
    );
\addOut_carry__1_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__26_n_0\
    );
\addOut_carry__1_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__26_n_0\
    );
\addOut_carry__1_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__26_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__26_n_0\,
      S(2) => \addOut_carry__2_i_2__26_n_0\,
      S(1) => \addOut_carry__2_i_3__26_n_0\,
      S(0) => \addOut_carry__2_i_4__26_n_0\
    );
\addOut_carry__2_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__26_n_0\
    );
\addOut_carry__2_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__26_n_0\
    );
\addOut_carry__2_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__26_n_0\
    );
\addOut_carry__2_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__26_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__26_n_0\,
      S(2) => \addOut_carry__3_i_2__26_n_0\,
      S(1) => \addOut_carry__3_i_3__26_n_0\,
      S(0) => \addOut_carry__3_i_4__26_n_0\
    );
\addOut_carry__3_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__26_n_0\
    );
\addOut_carry__3_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__26_n_0\
    );
\addOut_carry__3_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__26_n_0\
    );
\addOut_carry__3_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__26_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__26_n_0\,
      S(2) => \addOut_carry__4_i_2__26_n_0\,
      S(1) => \addOut_carry__4_i_3__26_n_0\,
      S(0) => \addOut_carry__4_i_4__26_n_0\
    );
\addOut_carry__4_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__26_n_0\
    );
\addOut_carry__4_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__26_n_0\
    );
\addOut_carry__4_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__26_n_0\
    );
\addOut_carry__4_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__26_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__26_n_0\,
      S(2) => \addOut_carry__5_i_2__26_n_0\,
      S(1) => \addOut_carry__5_i_3__26_n_0\,
      S(0) => \addOut_carry__5_i_4__26_n_0\
    );
\addOut_carry__5_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__26_n_0\
    );
\addOut_carry__5_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__26_n_0\
    );
\addOut_carry__5_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__26_n_0\
    );
\addOut_carry__5_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__26_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__26_n_0\,
      S(2) => \addOut_carry__6_i_2__26_n_0\,
      S(1) => \addOut_carry__6_i_3__26_n_0\,
      S(0) => \addOut_carry__6_i_4__26_n_0\
    );
\addOut_carry__6_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__26_n_0\
    );
\addOut_carry__6_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__26_n_0\
    );
\addOut_carry__6_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__26_n_0\
    );
\addOut_carry__6_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__26_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__26_n_0\,
      S(2) => \addOut_carry__7_i_2__26_n_0\,
      S(1) => \addOut_carry__7_i_3__26_n_0\,
      S(0) => \addOut_carry__7_i_4__26_n_0\
    );
\addOut_carry__7_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__26_n_0\
    );
\addOut_carry__7_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__26_n_0\
    );
\addOut_carry__7_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__26_n_0\
    );
\addOut_carry__7_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__26_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__26_n_0\,
      S(2) => \addOut_carry__8_i_2__26_n_0\,
      S(1) => \addOut_carry__8_i_3__26_n_0\,
      S(0) => \addOut_carry__8_i_4__26_n_0\
    );
\addOut_carry__8_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__26_n_0\
    );
\addOut_carry__8_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__26_n_0\
    );
\addOut_carry__8_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__26_n_0\
    );
\addOut_carry__8_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__26_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__26_n_0\,
      S(0) => \addOut_carry__9_i_5__25_n_0\
    );
\addOut_carry__9_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__26_n_0\
    );
\addOut_carry__9_i_5__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__25_n_0\
    );
\addOut_carry_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__26_n_0\
    );
\addOut_carry_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__26_n_0\
    );
\addOut_carry_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__26_n_0\
    );
\addOut_carry_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__26_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2 is
  signal \addOut_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__10_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[13]_50\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__10_n_0\,
      S(2) => \addOut_carry_i_2__10_n_0\,
      S(1) => \addOut_carry_i_3__10_n_0\,
      S(0) => \addOut_carry_i_4__10_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__10_n_0\,
      S(2) => \addOut_carry__0_i_2__10_n_0\,
      S(1) => \addOut_carry__0_i_3__10_n_0\,
      S(0) => \addOut_carry__0_i_4__10_n_0\
    );
\addOut_carry__0_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__10_n_0\
    );
\addOut_carry__0_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__10_n_0\
    );
\addOut_carry__0_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__10_n_0\
    );
\addOut_carry__0_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__10_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__10_n_0\,
      S(2) => \addOut_carry__1_i_2__10_n_0\,
      S(1) => \addOut_carry__1_i_3__10_n_0\,
      S(0) => \addOut_carry__1_i_4__10_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[13]_50\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[13]_50\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[13]_50\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[13]_50\(47),
      I1 => \add_bus[13]_50\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__10_n_0\
    );
\addOut_carry__1_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__10_n_0\
    );
\addOut_carry__1_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__10_n_0\
    );
\addOut_carry__1_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__10_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__10_n_0\,
      S(2) => \addOut_carry__2_i_2__10_n_0\,
      S(1) => \addOut_carry__2_i_3__10_n_0\,
      S(0) => \addOut_carry__2_i_4__10_n_0\
    );
\addOut_carry__2_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__10_n_0\
    );
\addOut_carry__2_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__10_n_0\
    );
\addOut_carry__2_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__10_n_0\
    );
\addOut_carry__2_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__10_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__10_n_0\,
      S(2) => \addOut_carry__3_i_2__10_n_0\,
      S(1) => \addOut_carry__3_i_3__10_n_0\,
      S(0) => \addOut_carry__3_i_4__10_n_0\
    );
\addOut_carry__3_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__10_n_0\
    );
\addOut_carry__3_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__10_n_0\
    );
\addOut_carry__3_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__10_n_0\
    );
\addOut_carry__3_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__10_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__10_n_0\,
      S(2) => \addOut_carry__4_i_2__10_n_0\,
      S(1) => \addOut_carry__4_i_3__10_n_0\,
      S(0) => \addOut_carry__4_i_4__10_n_0\
    );
\addOut_carry__4_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__10_n_0\
    );
\addOut_carry__4_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__10_n_0\
    );
\addOut_carry__4_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__10_n_0\
    );
\addOut_carry__4_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__10_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__10_n_0\,
      S(2) => \addOut_carry__5_i_2__10_n_0\,
      S(1) => \addOut_carry__5_i_3__10_n_0\,
      S(0) => \addOut_carry__5_i_4__10_n_0\
    );
\addOut_carry__5_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__10_n_0\
    );
\addOut_carry__5_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__10_n_0\
    );
\addOut_carry__5_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__10_n_0\
    );
\addOut_carry__5_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__10_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__10_n_0\,
      S(2) => \addOut_carry__6_i_2__10_n_0\,
      S(1) => \addOut_carry__6_i_3__10_n_0\,
      S(0) => \addOut_carry__6_i_4__10_n_0\
    );
\addOut_carry__6_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__10_n_0\
    );
\addOut_carry__6_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__10_n_0\
    );
\addOut_carry__6_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__10_n_0\
    );
\addOut_carry__6_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__10_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__10_n_0\,
      S(2) => \addOut_carry__7_i_2__10_n_0\,
      S(1) => \addOut_carry__7_i_3__10_n_0\,
      S(0) => \addOut_carry__7_i_4__10_n_0\
    );
\addOut_carry__7_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__10_n_0\
    );
\addOut_carry__7_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__10_n_0\
    );
\addOut_carry__7_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__10_n_0\
    );
\addOut_carry__7_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__10_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__10_n_0\,
      S(2) => \addOut_carry__8_i_2__10_n_0\,
      S(1) => \addOut_carry__8_i_3__10_n_0\,
      S(0) => \addOut_carry__8_i_4__10_n_0\
    );
\addOut_carry__8_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__10_n_0\
    );
\addOut_carry__8_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__10_n_0\
    );
\addOut_carry__8_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__10_n_0\
    );
\addOut_carry__8_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__10_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__10_n_0\,
      S(0) => \addOut_carry__9_i_5__9_n_0\
    );
\addOut_carry__9_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__10_n_0\
    );
\addOut_carry__9_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__9_n_0\
    );
\addOut_carry_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__10_n_0\
    );
\addOut_carry_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__10_n_0\
    );
\addOut_carry_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__10_n_0\
    );
\addOut_carry_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__10_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20 is
  signal \addOut_carry__0_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__26_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__27_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__27_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__27_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__27_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[30]_67\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__27_n_0\,
      S(2) => \addOut_carry_i_2__27_n_0\,
      S(1) => \addOut_carry_i_3__27_n_0\,
      S(0) => \addOut_carry_i_4__27_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__27_n_0\,
      S(2) => \addOut_carry__0_i_2__27_n_0\,
      S(1) => \addOut_carry__0_i_3__27_n_0\,
      S(0) => \addOut_carry__0_i_4__27_n_0\
    );
\addOut_carry__0_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__27_n_0\
    );
\addOut_carry__0_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__27_n_0\
    );
\addOut_carry__0_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__27_n_0\
    );
\addOut_carry__0_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__27_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__27_n_0\,
      S(2) => \addOut_carry__1_i_2__27_n_0\,
      S(1) => \addOut_carry__1_i_3__27_n_0\,
      S(0) => \addOut_carry__1_i_4__27_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[30]_67\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[30]_67\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[30]_67\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[30]_67\(47),
      I1 => \add_bus[30]_67\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__27_n_0\
    );
\addOut_carry__1_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__27_n_0\
    );
\addOut_carry__1_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__27_n_0\
    );
\addOut_carry__1_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__27_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__27_n_0\,
      S(2) => \addOut_carry__2_i_2__27_n_0\,
      S(1) => \addOut_carry__2_i_3__27_n_0\,
      S(0) => \addOut_carry__2_i_4__27_n_0\
    );
\addOut_carry__2_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__27_n_0\
    );
\addOut_carry__2_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__27_n_0\
    );
\addOut_carry__2_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__27_n_0\
    );
\addOut_carry__2_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__27_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__27_n_0\,
      S(2) => \addOut_carry__3_i_2__27_n_0\,
      S(1) => \addOut_carry__3_i_3__27_n_0\,
      S(0) => \addOut_carry__3_i_4__27_n_0\
    );
\addOut_carry__3_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__27_n_0\
    );
\addOut_carry__3_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__27_n_0\
    );
\addOut_carry__3_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__27_n_0\
    );
\addOut_carry__3_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__27_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__27_n_0\,
      S(2) => \addOut_carry__4_i_2__27_n_0\,
      S(1) => \addOut_carry__4_i_3__27_n_0\,
      S(0) => \addOut_carry__4_i_4__27_n_0\
    );
\addOut_carry__4_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__27_n_0\
    );
\addOut_carry__4_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__27_n_0\
    );
\addOut_carry__4_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__27_n_0\
    );
\addOut_carry__4_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__27_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__27_n_0\,
      S(2) => \addOut_carry__5_i_2__27_n_0\,
      S(1) => \addOut_carry__5_i_3__27_n_0\,
      S(0) => \addOut_carry__5_i_4__27_n_0\
    );
\addOut_carry__5_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__27_n_0\
    );
\addOut_carry__5_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__27_n_0\
    );
\addOut_carry__5_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__27_n_0\
    );
\addOut_carry__5_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__27_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__27_n_0\,
      S(2) => \addOut_carry__6_i_2__27_n_0\,
      S(1) => \addOut_carry__6_i_3__27_n_0\,
      S(0) => \addOut_carry__6_i_4__27_n_0\
    );
\addOut_carry__6_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__27_n_0\
    );
\addOut_carry__6_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__27_n_0\
    );
\addOut_carry__6_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__27_n_0\
    );
\addOut_carry__6_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__27_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__27_n_0\,
      S(2) => \addOut_carry__7_i_2__27_n_0\,
      S(1) => \addOut_carry__7_i_3__27_n_0\,
      S(0) => \addOut_carry__7_i_4__27_n_0\
    );
\addOut_carry__7_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__27_n_0\
    );
\addOut_carry__7_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__27_n_0\
    );
\addOut_carry__7_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__27_n_0\
    );
\addOut_carry__7_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__27_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__27_n_0\,
      S(2) => \addOut_carry__8_i_2__27_n_0\,
      S(1) => \addOut_carry__8_i_3__27_n_0\,
      S(0) => \addOut_carry__8_i_4__27_n_0\
    );
\addOut_carry__8_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__27_n_0\
    );
\addOut_carry__8_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__27_n_0\
    );
\addOut_carry__8_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__27_n_0\
    );
\addOut_carry__8_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__27_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__27_n_0\,
      S(0) => \addOut_carry__9_i_5__26_n_0\
    );
\addOut_carry__9_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__27_n_0\
    );
\addOut_carry__9_i_5__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__26_n_0\
    );
\addOut_carry_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__27_n_0\
    );
\addOut_carry_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__27_n_0\
    );
\addOut_carry_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__27_n_0\
    );
\addOut_carry_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__27_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_bus[3]_40\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_bus[2]_39\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21 is
  signal \addOut_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_i_2_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__0_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \^add_bus[3]_40\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__10_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addOut_carry__10_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \add_bus[3]_40\(43 downto 0) <= \^add_bus[3]_40\(43 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^add_bus[3]_40\(3 downto 0),
      S(3) => \addOut_carry_i_1__0_n_0\,
      S(2) => \addOut_carry_i_2__0_n_0\,
      S(1) => \addOut_carry_i_3__0_n_0\,
      S(0) => \addOut_carry_i_4__0_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^add_bus[3]_40\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__0_n_0\,
      S(2) => \addOut_carry__0_i_2__0_n_0\,
      S(1) => \addOut_carry__0_i_3__0_n_0\,
      S(0) => \addOut_carry__0_i_4__0_n_0\
    );
\addOut_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => \add_bus[2]_39\(7),
      O => \addOut_carry__0_i_1__0_n_0\
    );
\addOut_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => \add_bus[2]_39\(6),
      O => \addOut_carry__0_i_2__0_n_0\
    );
\addOut_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => \add_bus[2]_39\(5),
      O => \addOut_carry__0_i_3__0_n_0\
    );
\addOut_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => \add_bus[2]_39\(4),
      O => \addOut_carry__0_i_4__0_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^add_bus[3]_40\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__0_n_0\,
      S(2) => \addOut_carry__1_i_2__0_n_0\,
      S(1) => \addOut_carry__1_i_3__0_n_0\,
      S(0) => \addOut_carry__1_i_4__0_n_0\
    );
\addOut_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[3]_40\(43),
      I1 => \addOut_carry__10_i_2_n_3\,
      O => \axi_rdata_reg[15]\(0)
    );
\addOut_carry__10_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3 downto 1) => \NLW_addOut_carry__10_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \addOut_carry__10_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addOut_carry__10_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\addOut_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => \add_bus[2]_39\(11),
      O => \addOut_carry__1_i_1__0_n_0\
    );
\addOut_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => \add_bus[2]_39\(10),
      O => \addOut_carry__1_i_2__0_n_0\
    );
\addOut_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => \add_bus[2]_39\(9),
      O => \addOut_carry__1_i_3__0_n_0\
    );
\addOut_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => \add_bus[2]_39\(8),
      O => \addOut_carry__1_i_4__0_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^add_bus[3]_40\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__0_n_0\,
      S(2) => \addOut_carry__2_i_2__0_n_0\,
      S(1) => \addOut_carry__2_i_3__0_n_0\,
      S(0) => \addOut_carry__2_i_4__0_n_0\
    );
\addOut_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => \add_bus[2]_39\(15),
      O => \addOut_carry__2_i_1__0_n_0\
    );
\addOut_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => \add_bus[2]_39\(14),
      O => \addOut_carry__2_i_2__0_n_0\
    );
\addOut_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => \add_bus[2]_39\(13),
      O => \addOut_carry__2_i_3__0_n_0\
    );
\addOut_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => \add_bus[2]_39\(12),
      O => \addOut_carry__2_i_4__0_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^add_bus[3]_40\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__0_n_0\,
      S(2) => \addOut_carry__3_i_2__0_n_0\,
      S(1) => \addOut_carry__3_i_3__0_n_0\,
      S(0) => \addOut_carry__3_i_4__0_n_0\
    );
\addOut_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => \add_bus[2]_39\(19),
      O => \addOut_carry__3_i_1__0_n_0\
    );
\addOut_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => \add_bus[2]_39\(18),
      O => \addOut_carry__3_i_2__0_n_0\
    );
\addOut_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => \add_bus[2]_39\(17),
      O => \addOut_carry__3_i_3__0_n_0\
    );
\addOut_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => \add_bus[2]_39\(16),
      O => \addOut_carry__3_i_4__0_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^add_bus[3]_40\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__0_n_0\,
      S(2) => \addOut_carry__4_i_2__0_n_0\,
      S(1) => \addOut_carry__4_i_3__0_n_0\,
      S(0) => \addOut_carry__4_i_4__0_n_0\
    );
\addOut_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => \add_bus[2]_39\(23),
      O => \addOut_carry__4_i_1__0_n_0\
    );
\addOut_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => \add_bus[2]_39\(22),
      O => \addOut_carry__4_i_2__0_n_0\
    );
\addOut_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => \add_bus[2]_39\(21),
      O => \addOut_carry__4_i_3__0_n_0\
    );
\addOut_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => \add_bus[2]_39\(20),
      O => \addOut_carry__4_i_4__0_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^add_bus[3]_40\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__0_n_0\,
      S(2) => \addOut_carry__5_i_2__0_n_0\,
      S(1) => \addOut_carry__5_i_3__0_n_0\,
      S(0) => \addOut_carry__5_i_4__0_n_0\
    );
\addOut_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => \add_bus[2]_39\(27),
      O => \addOut_carry__5_i_1__0_n_0\
    );
\addOut_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => \add_bus[2]_39\(26),
      O => \addOut_carry__5_i_2__0_n_0\
    );
\addOut_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => \add_bus[2]_39\(25),
      O => \addOut_carry__5_i_3__0_n_0\
    );
\addOut_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => \add_bus[2]_39\(24),
      O => \addOut_carry__5_i_4__0_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^add_bus[3]_40\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__0_n_0\,
      S(2) => \addOut_carry__6_i_2__0_n_0\,
      S(1) => \addOut_carry__6_i_3__0_n_0\,
      S(0) => \addOut_carry__6_i_4__0_n_0\
    );
\addOut_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => \add_bus[2]_39\(31),
      O => \addOut_carry__6_i_1__0_n_0\
    );
\addOut_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => \add_bus[2]_39\(30),
      O => \addOut_carry__6_i_2__0_n_0\
    );
\addOut_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => \add_bus[2]_39\(29),
      O => \addOut_carry__6_i_3__0_n_0\
    );
\addOut_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => \add_bus[2]_39\(28),
      O => \addOut_carry__6_i_4__0_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^add_bus[3]_40\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__0_n_0\,
      S(2) => \addOut_carry__7_i_2__0_n_0\,
      S(1) => \addOut_carry__7_i_3__0_n_0\,
      S(0) => \addOut_carry__7_i_4__0_n_0\
    );
\addOut_carry__7_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => \add_bus[2]_39\(35),
      O => \addOut_carry__7_i_1__0_n_0\
    );
\addOut_carry__7_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => \add_bus[2]_39\(34),
      O => \addOut_carry__7_i_2__0_n_0\
    );
\addOut_carry__7_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => \add_bus[2]_39\(33),
      O => \addOut_carry__7_i_3__0_n_0\
    );
\addOut_carry__7_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => \add_bus[2]_39\(32),
      O => \addOut_carry__7_i_4__0_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^add_bus[3]_40\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__0_n_0\,
      S(2) => \addOut_carry__8_i_2__0_n_0\,
      S(1) => \addOut_carry__8_i_3__0_n_0\,
      S(0) => \addOut_carry__8_i_4__0_n_0\
    );
\addOut_carry__8_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => \add_bus[2]_39\(39),
      O => \addOut_carry__8_i_1__0_n_0\
    );
\addOut_carry__8_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => \add_bus[2]_39\(38),
      O => \addOut_carry__8_i_2__0_n_0\
    );
\addOut_carry__8_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => \add_bus[2]_39\(37),
      O => \addOut_carry__8_i_3__0_n_0\
    );
\addOut_carry__8_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => \add_bus[2]_39\(36),
      O => \addOut_carry__8_i_4__0_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \add_bus[2]_39\(42),
      DI(2) => mul_intermediate_0(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^add_bus[3]_40\(43 downto 40),
      S(3 downto 2) => mul_intermediate_1(1 downto 0),
      S(1) => \addOut_carry__9_i_4__0_n_0\,
      S(0) => \addOut_carry__9_i_5_n_0\
    );
\addOut_carry__9_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^add_bus[3]_40\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[3]_40\(42),
      I1 => \^add_bus[3]_40\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[3]_40\(42),
      I1 => mul_intermediate_2(0),
      O => S(0)
    );
\addOut_carry__9_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => \add_bus[2]_39\(41),
      O => \addOut_carry__9_i_4__0_n_0\
    );
\addOut_carry__9_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => \add_bus[2]_39\(40),
      O => \addOut_carry__9_i_5_n_0\
    );
\addOut_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => \add_bus[2]_39\(3),
      O => \addOut_carry_i_1__0_n_0\
    );
\addOut_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => \add_bus[2]_39\(2),
      O => \addOut_carry_i_2__0_n_0\
    );
\addOut_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => \add_bus[2]_39\(1),
      O => \addOut_carry_i_3__0_n_0\
    );
\addOut_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => \add_bus[2]_39\(0),
      O => \addOut_carry_i_4__0_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22 is
  signal \addOut_carry__0_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__27_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__28_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__28_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__28_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__28_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[31]_68\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__28_n_0\,
      S(2) => \addOut_carry_i_2__28_n_0\,
      S(1) => \addOut_carry_i_3__28_n_0\,
      S(0) => \addOut_carry_i_4__28_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__28_n_0\,
      S(2) => \addOut_carry__0_i_2__28_n_0\,
      S(1) => \addOut_carry__0_i_3__28_n_0\,
      S(0) => \addOut_carry__0_i_4__28_n_0\
    );
\addOut_carry__0_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__28_n_0\
    );
\addOut_carry__0_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__28_n_0\
    );
\addOut_carry__0_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__28_n_0\
    );
\addOut_carry__0_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__28_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__28_n_0\,
      S(2) => \addOut_carry__1_i_2__28_n_0\,
      S(1) => \addOut_carry__1_i_3__28_n_0\,
      S(0) => \addOut_carry__1_i_4__28_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[31]_68\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[31]_68\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[31]_68\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[31]_68\(47),
      I1 => \add_bus[31]_68\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__28_n_0\
    );
\addOut_carry__1_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__28_n_0\
    );
\addOut_carry__1_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__28_n_0\
    );
\addOut_carry__1_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__28_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__28_n_0\,
      S(2) => \addOut_carry__2_i_2__28_n_0\,
      S(1) => \addOut_carry__2_i_3__28_n_0\,
      S(0) => \addOut_carry__2_i_4__28_n_0\
    );
\addOut_carry__2_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__28_n_0\
    );
\addOut_carry__2_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__28_n_0\
    );
\addOut_carry__2_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__28_n_0\
    );
\addOut_carry__2_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__28_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__28_n_0\,
      S(2) => \addOut_carry__3_i_2__28_n_0\,
      S(1) => \addOut_carry__3_i_3__28_n_0\,
      S(0) => \addOut_carry__3_i_4__28_n_0\
    );
\addOut_carry__3_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__28_n_0\
    );
\addOut_carry__3_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__28_n_0\
    );
\addOut_carry__3_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__28_n_0\
    );
\addOut_carry__3_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__28_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__28_n_0\,
      S(2) => \addOut_carry__4_i_2__28_n_0\,
      S(1) => \addOut_carry__4_i_3__28_n_0\,
      S(0) => \addOut_carry__4_i_4__28_n_0\
    );
\addOut_carry__4_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__28_n_0\
    );
\addOut_carry__4_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__28_n_0\
    );
\addOut_carry__4_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__28_n_0\
    );
\addOut_carry__4_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__28_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__28_n_0\,
      S(2) => \addOut_carry__5_i_2__28_n_0\,
      S(1) => \addOut_carry__5_i_3__28_n_0\,
      S(0) => \addOut_carry__5_i_4__28_n_0\
    );
\addOut_carry__5_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__28_n_0\
    );
\addOut_carry__5_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__28_n_0\
    );
\addOut_carry__5_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__28_n_0\
    );
\addOut_carry__5_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__28_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__28_n_0\,
      S(2) => \addOut_carry__6_i_2__28_n_0\,
      S(1) => \addOut_carry__6_i_3__28_n_0\,
      S(0) => \addOut_carry__6_i_4__28_n_0\
    );
\addOut_carry__6_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__28_n_0\
    );
\addOut_carry__6_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__28_n_0\
    );
\addOut_carry__6_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__28_n_0\
    );
\addOut_carry__6_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__28_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__28_n_0\,
      S(2) => \addOut_carry__7_i_2__28_n_0\,
      S(1) => \addOut_carry__7_i_3__28_n_0\,
      S(0) => \addOut_carry__7_i_4__28_n_0\
    );
\addOut_carry__7_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__28_n_0\
    );
\addOut_carry__7_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__28_n_0\
    );
\addOut_carry__7_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__28_n_0\
    );
\addOut_carry__7_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__28_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__28_n_0\,
      S(2) => \addOut_carry__8_i_2__28_n_0\,
      S(1) => \addOut_carry__8_i_3__28_n_0\,
      S(0) => \addOut_carry__8_i_4__28_n_0\
    );
\addOut_carry__8_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__28_n_0\
    );
\addOut_carry__8_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__28_n_0\
    );
\addOut_carry__8_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__28_n_0\
    );
\addOut_carry__8_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__28_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__28_n_0\,
      S(0) => \addOut_carry__9_i_5__27_n_0\
    );
\addOut_carry__9_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__28_n_0\
    );
\addOut_carry__9_i_5__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__27_n_0\
    );
\addOut_carry_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__28_n_0\
    );
\addOut_carry_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__28_n_0\
    );
\addOut_carry_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__28_n_0\
    );
\addOut_carry_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__28_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23 is
  signal \addOut_carry__0_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__28_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__29_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__29_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__29_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__29_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[32]_69\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__29_n_0\,
      S(2) => \addOut_carry_i_2__29_n_0\,
      S(1) => \addOut_carry_i_3__29_n_0\,
      S(0) => \addOut_carry_i_4__29_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__29_n_0\,
      S(2) => \addOut_carry__0_i_2__29_n_0\,
      S(1) => \addOut_carry__0_i_3__29_n_0\,
      S(0) => \addOut_carry__0_i_4__29_n_0\
    );
\addOut_carry__0_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__29_n_0\
    );
\addOut_carry__0_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__29_n_0\
    );
\addOut_carry__0_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__29_n_0\
    );
\addOut_carry__0_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__29_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__29_n_0\,
      S(2) => \addOut_carry__1_i_2__29_n_0\,
      S(1) => \addOut_carry__1_i_3__29_n_0\,
      S(0) => \addOut_carry__1_i_4__29_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[32]_69\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[32]_69\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[32]_69\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[32]_69\(47),
      I1 => \add_bus[32]_69\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__29_n_0\
    );
\addOut_carry__1_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__29_n_0\
    );
\addOut_carry__1_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__29_n_0\
    );
\addOut_carry__1_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__29_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__29_n_0\,
      S(2) => \addOut_carry__2_i_2__29_n_0\,
      S(1) => \addOut_carry__2_i_3__29_n_0\,
      S(0) => \addOut_carry__2_i_4__29_n_0\
    );
\addOut_carry__2_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__29_n_0\
    );
\addOut_carry__2_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__29_n_0\
    );
\addOut_carry__2_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__29_n_0\
    );
\addOut_carry__2_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__29_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__29_n_0\,
      S(2) => \addOut_carry__3_i_2__29_n_0\,
      S(1) => \addOut_carry__3_i_3__29_n_0\,
      S(0) => \addOut_carry__3_i_4__29_n_0\
    );
\addOut_carry__3_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__29_n_0\
    );
\addOut_carry__3_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__29_n_0\
    );
\addOut_carry__3_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__29_n_0\
    );
\addOut_carry__3_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__29_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__29_n_0\,
      S(2) => \addOut_carry__4_i_2__29_n_0\,
      S(1) => \addOut_carry__4_i_3__29_n_0\,
      S(0) => \addOut_carry__4_i_4__29_n_0\
    );
\addOut_carry__4_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__29_n_0\
    );
\addOut_carry__4_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__29_n_0\
    );
\addOut_carry__4_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__29_n_0\
    );
\addOut_carry__4_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__29_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__29_n_0\,
      S(2) => \addOut_carry__5_i_2__29_n_0\,
      S(1) => \addOut_carry__5_i_3__29_n_0\,
      S(0) => \addOut_carry__5_i_4__29_n_0\
    );
\addOut_carry__5_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__29_n_0\
    );
\addOut_carry__5_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__29_n_0\
    );
\addOut_carry__5_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__29_n_0\
    );
\addOut_carry__5_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__29_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__29_n_0\,
      S(2) => \addOut_carry__6_i_2__29_n_0\,
      S(1) => \addOut_carry__6_i_3__29_n_0\,
      S(0) => \addOut_carry__6_i_4__29_n_0\
    );
\addOut_carry__6_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__29_n_0\
    );
\addOut_carry__6_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__29_n_0\
    );
\addOut_carry__6_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__29_n_0\
    );
\addOut_carry__6_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__29_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__29_n_0\,
      S(2) => \addOut_carry__7_i_2__29_n_0\,
      S(1) => \addOut_carry__7_i_3__29_n_0\,
      S(0) => \addOut_carry__7_i_4__29_n_0\
    );
\addOut_carry__7_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__29_n_0\
    );
\addOut_carry__7_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__29_n_0\
    );
\addOut_carry__7_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__29_n_0\
    );
\addOut_carry__7_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__29_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__29_n_0\,
      S(2) => \addOut_carry__8_i_2__29_n_0\,
      S(1) => \addOut_carry__8_i_3__29_n_0\,
      S(0) => \addOut_carry__8_i_4__29_n_0\
    );
\addOut_carry__8_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__29_n_0\
    );
\addOut_carry__8_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__29_n_0\
    );
\addOut_carry__8_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__29_n_0\
    );
\addOut_carry__8_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__29_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__29_n_0\,
      S(0) => \addOut_carry__9_i_5__28_n_0\
    );
\addOut_carry__9_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__29_n_0\
    );
\addOut_carry__9_i_5__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__28_n_0\
    );
\addOut_carry_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__29_n_0\
    );
\addOut_carry_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__29_n_0\
    );
\addOut_carry_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__29_n_0\
    );
\addOut_carry_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__29_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24 is
  signal \addOut_carry__0_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__29_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__30_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__30_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__30_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__30_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[33]_70\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__30_n_0\,
      S(2) => \addOut_carry_i_2__30_n_0\,
      S(1) => \addOut_carry_i_3__30_n_0\,
      S(0) => \addOut_carry_i_4__30_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__30_n_0\,
      S(2) => \addOut_carry__0_i_2__30_n_0\,
      S(1) => \addOut_carry__0_i_3__30_n_0\,
      S(0) => \addOut_carry__0_i_4__30_n_0\
    );
\addOut_carry__0_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__30_n_0\
    );
\addOut_carry__0_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__30_n_0\
    );
\addOut_carry__0_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__30_n_0\
    );
\addOut_carry__0_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__30_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__30_n_0\,
      S(2) => \addOut_carry__1_i_2__30_n_0\,
      S(1) => \addOut_carry__1_i_3__30_n_0\,
      S(0) => \addOut_carry__1_i_4__30_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[33]_70\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[33]_70\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[33]_70\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[33]_70\(47),
      I1 => \add_bus[33]_70\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__30_n_0\
    );
\addOut_carry__1_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__30_n_0\
    );
\addOut_carry__1_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__30_n_0\
    );
\addOut_carry__1_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__30_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__30_n_0\,
      S(2) => \addOut_carry__2_i_2__30_n_0\,
      S(1) => \addOut_carry__2_i_3__30_n_0\,
      S(0) => \addOut_carry__2_i_4__30_n_0\
    );
\addOut_carry__2_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__30_n_0\
    );
\addOut_carry__2_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__30_n_0\
    );
\addOut_carry__2_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__30_n_0\
    );
\addOut_carry__2_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__30_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__30_n_0\,
      S(2) => \addOut_carry__3_i_2__30_n_0\,
      S(1) => \addOut_carry__3_i_3__30_n_0\,
      S(0) => \addOut_carry__3_i_4__30_n_0\
    );
\addOut_carry__3_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__30_n_0\
    );
\addOut_carry__3_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__30_n_0\
    );
\addOut_carry__3_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__30_n_0\
    );
\addOut_carry__3_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__30_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__30_n_0\,
      S(2) => \addOut_carry__4_i_2__30_n_0\,
      S(1) => \addOut_carry__4_i_3__30_n_0\,
      S(0) => \addOut_carry__4_i_4__30_n_0\
    );
\addOut_carry__4_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__30_n_0\
    );
\addOut_carry__4_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__30_n_0\
    );
\addOut_carry__4_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__30_n_0\
    );
\addOut_carry__4_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__30_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__30_n_0\,
      S(2) => \addOut_carry__5_i_2__30_n_0\,
      S(1) => \addOut_carry__5_i_3__30_n_0\,
      S(0) => \addOut_carry__5_i_4__30_n_0\
    );
\addOut_carry__5_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__30_n_0\
    );
\addOut_carry__5_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__30_n_0\
    );
\addOut_carry__5_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__30_n_0\
    );
\addOut_carry__5_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__30_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__30_n_0\,
      S(2) => \addOut_carry__6_i_2__30_n_0\,
      S(1) => \addOut_carry__6_i_3__30_n_0\,
      S(0) => \addOut_carry__6_i_4__30_n_0\
    );
\addOut_carry__6_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__30_n_0\
    );
\addOut_carry__6_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__30_n_0\
    );
\addOut_carry__6_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__30_n_0\
    );
\addOut_carry__6_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__30_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__30_n_0\,
      S(2) => \addOut_carry__7_i_2__30_n_0\,
      S(1) => \addOut_carry__7_i_3__30_n_0\,
      S(0) => \addOut_carry__7_i_4__30_n_0\
    );
\addOut_carry__7_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__30_n_0\
    );
\addOut_carry__7_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__30_n_0\
    );
\addOut_carry__7_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__30_n_0\
    );
\addOut_carry__7_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__30_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__30_n_0\,
      S(2) => \addOut_carry__8_i_2__30_n_0\,
      S(1) => \addOut_carry__8_i_3__30_n_0\,
      S(0) => \addOut_carry__8_i_4__30_n_0\
    );
\addOut_carry__8_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__30_n_0\
    );
\addOut_carry__8_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__30_n_0\
    );
\addOut_carry__8_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__30_n_0\
    );
\addOut_carry__8_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__30_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__30_n_0\,
      S(0) => \addOut_carry__9_i_5__29_n_0\
    );
\addOut_carry__9_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__30_n_0\
    );
\addOut_carry__9_i_5__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__29_n_0\
    );
\addOut_carry_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__30_n_0\
    );
\addOut_carry_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__30_n_0\
    );
\addOut_carry_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__30_n_0\
    );
\addOut_carry_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__30_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25 is
  signal \addOut_carry__0_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__30_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__31_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__31_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__31_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__31_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[34]_71\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__31_n_0\,
      S(2) => \addOut_carry_i_2__31_n_0\,
      S(1) => \addOut_carry_i_3__31_n_0\,
      S(0) => \addOut_carry_i_4__31_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__31_n_0\,
      S(2) => \addOut_carry__0_i_2__31_n_0\,
      S(1) => \addOut_carry__0_i_3__31_n_0\,
      S(0) => \addOut_carry__0_i_4__31_n_0\
    );
\addOut_carry__0_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__31_n_0\
    );
\addOut_carry__0_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__31_n_0\
    );
\addOut_carry__0_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__31_n_0\
    );
\addOut_carry__0_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__31_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__31_n_0\,
      S(2) => \addOut_carry__1_i_2__31_n_0\,
      S(1) => \addOut_carry__1_i_3__31_n_0\,
      S(0) => \addOut_carry__1_i_4__31_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[34]_71\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[34]_71\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[34]_71\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[34]_71\(47),
      I1 => \add_bus[34]_71\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__31_n_0\
    );
\addOut_carry__1_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__31_n_0\
    );
\addOut_carry__1_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__31_n_0\
    );
\addOut_carry__1_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__31_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__31_n_0\,
      S(2) => \addOut_carry__2_i_2__31_n_0\,
      S(1) => \addOut_carry__2_i_3__31_n_0\,
      S(0) => \addOut_carry__2_i_4__31_n_0\
    );
\addOut_carry__2_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__31_n_0\
    );
\addOut_carry__2_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__31_n_0\
    );
\addOut_carry__2_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__31_n_0\
    );
\addOut_carry__2_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__31_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__31_n_0\,
      S(2) => \addOut_carry__3_i_2__31_n_0\,
      S(1) => \addOut_carry__3_i_3__31_n_0\,
      S(0) => \addOut_carry__3_i_4__31_n_0\
    );
\addOut_carry__3_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__31_n_0\
    );
\addOut_carry__3_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__31_n_0\
    );
\addOut_carry__3_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__31_n_0\
    );
\addOut_carry__3_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__31_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__31_n_0\,
      S(2) => \addOut_carry__4_i_2__31_n_0\,
      S(1) => \addOut_carry__4_i_3__31_n_0\,
      S(0) => \addOut_carry__4_i_4__31_n_0\
    );
\addOut_carry__4_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__31_n_0\
    );
\addOut_carry__4_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__31_n_0\
    );
\addOut_carry__4_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__31_n_0\
    );
\addOut_carry__4_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__31_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__31_n_0\,
      S(2) => \addOut_carry__5_i_2__31_n_0\,
      S(1) => \addOut_carry__5_i_3__31_n_0\,
      S(0) => \addOut_carry__5_i_4__31_n_0\
    );
\addOut_carry__5_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__31_n_0\
    );
\addOut_carry__5_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__31_n_0\
    );
\addOut_carry__5_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__31_n_0\
    );
\addOut_carry__5_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__31_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__31_n_0\,
      S(2) => \addOut_carry__6_i_2__31_n_0\,
      S(1) => \addOut_carry__6_i_3__31_n_0\,
      S(0) => \addOut_carry__6_i_4__31_n_0\
    );
\addOut_carry__6_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__31_n_0\
    );
\addOut_carry__6_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__31_n_0\
    );
\addOut_carry__6_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__31_n_0\
    );
\addOut_carry__6_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__31_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__31_n_0\,
      S(2) => \addOut_carry__7_i_2__31_n_0\,
      S(1) => \addOut_carry__7_i_3__31_n_0\,
      S(0) => \addOut_carry__7_i_4__31_n_0\
    );
\addOut_carry__7_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__31_n_0\
    );
\addOut_carry__7_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__31_n_0\
    );
\addOut_carry__7_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__31_n_0\
    );
\addOut_carry__7_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__31_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__31_n_0\,
      S(2) => \addOut_carry__8_i_2__31_n_0\,
      S(1) => \addOut_carry__8_i_3__31_n_0\,
      S(0) => \addOut_carry__8_i_4__31_n_0\
    );
\addOut_carry__8_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__31_n_0\
    );
\addOut_carry__8_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__31_n_0\
    );
\addOut_carry__8_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__31_n_0\
    );
\addOut_carry__8_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__31_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__31_n_0\,
      S(0) => \addOut_carry__9_i_5__30_n_0\
    );
\addOut_carry__9_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__31_n_0\
    );
\addOut_carry__9_i_5__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__30_n_0\
    );
\addOut_carry_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__31_n_0\
    );
\addOut_carry_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__31_n_0\
    );
\addOut_carry_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__31_n_0\
    );
\addOut_carry_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__31_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26 is
  signal \addOut_carry__0_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__31_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__32_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__32_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__32_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__32_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[35]_72\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__32_n_0\,
      S(2) => \addOut_carry_i_2__32_n_0\,
      S(1) => \addOut_carry_i_3__32_n_0\,
      S(0) => \addOut_carry_i_4__32_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__32_n_0\,
      S(2) => \addOut_carry__0_i_2__32_n_0\,
      S(1) => \addOut_carry__0_i_3__32_n_0\,
      S(0) => \addOut_carry__0_i_4__32_n_0\
    );
\addOut_carry__0_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__32_n_0\
    );
\addOut_carry__0_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__32_n_0\
    );
\addOut_carry__0_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__32_n_0\
    );
\addOut_carry__0_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__32_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__32_n_0\,
      S(2) => \addOut_carry__1_i_2__32_n_0\,
      S(1) => \addOut_carry__1_i_3__32_n_0\,
      S(0) => \addOut_carry__1_i_4__32_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[35]_72\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[35]_72\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[35]_72\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[35]_72\(47),
      I1 => \add_bus[35]_72\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__32_n_0\
    );
\addOut_carry__1_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__32_n_0\
    );
\addOut_carry__1_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__32_n_0\
    );
\addOut_carry__1_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__32_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__32_n_0\,
      S(2) => \addOut_carry__2_i_2__32_n_0\,
      S(1) => \addOut_carry__2_i_3__32_n_0\,
      S(0) => \addOut_carry__2_i_4__32_n_0\
    );
\addOut_carry__2_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__32_n_0\
    );
\addOut_carry__2_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__32_n_0\
    );
\addOut_carry__2_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__32_n_0\
    );
\addOut_carry__2_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__32_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__32_n_0\,
      S(2) => \addOut_carry__3_i_2__32_n_0\,
      S(1) => \addOut_carry__3_i_3__32_n_0\,
      S(0) => \addOut_carry__3_i_4__32_n_0\
    );
\addOut_carry__3_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__32_n_0\
    );
\addOut_carry__3_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__32_n_0\
    );
\addOut_carry__3_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__32_n_0\
    );
\addOut_carry__3_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__32_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__32_n_0\,
      S(2) => \addOut_carry__4_i_2__32_n_0\,
      S(1) => \addOut_carry__4_i_3__32_n_0\,
      S(0) => \addOut_carry__4_i_4__32_n_0\
    );
\addOut_carry__4_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__32_n_0\
    );
\addOut_carry__4_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__32_n_0\
    );
\addOut_carry__4_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__32_n_0\
    );
\addOut_carry__4_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__32_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__32_n_0\,
      S(2) => \addOut_carry__5_i_2__32_n_0\,
      S(1) => \addOut_carry__5_i_3__32_n_0\,
      S(0) => \addOut_carry__5_i_4__32_n_0\
    );
\addOut_carry__5_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__32_n_0\
    );
\addOut_carry__5_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__32_n_0\
    );
\addOut_carry__5_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__32_n_0\
    );
\addOut_carry__5_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__32_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__32_n_0\,
      S(2) => \addOut_carry__6_i_2__32_n_0\,
      S(1) => \addOut_carry__6_i_3__32_n_0\,
      S(0) => \addOut_carry__6_i_4__32_n_0\
    );
\addOut_carry__6_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__32_n_0\
    );
\addOut_carry__6_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__32_n_0\
    );
\addOut_carry__6_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__32_n_0\
    );
\addOut_carry__6_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__32_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__32_n_0\,
      S(2) => \addOut_carry__7_i_2__32_n_0\,
      S(1) => \addOut_carry__7_i_3__32_n_0\,
      S(0) => \addOut_carry__7_i_4__32_n_0\
    );
\addOut_carry__7_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__32_n_0\
    );
\addOut_carry__7_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__32_n_0\
    );
\addOut_carry__7_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__32_n_0\
    );
\addOut_carry__7_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__32_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__32_n_0\,
      S(2) => \addOut_carry__8_i_2__32_n_0\,
      S(1) => \addOut_carry__8_i_3__32_n_0\,
      S(0) => \addOut_carry__8_i_4__32_n_0\
    );
\addOut_carry__8_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__32_n_0\
    );
\addOut_carry__8_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__32_n_0\
    );
\addOut_carry__8_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__32_n_0\
    );
\addOut_carry__8_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__32_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__32_n_0\,
      S(0) => \addOut_carry__9_i_5__31_n_0\
    );
\addOut_carry__9_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__32_n_0\
    );
\addOut_carry__9_i_5__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__31_n_0\
    );
\addOut_carry_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__32_n_0\
    );
\addOut_carry_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__32_n_0\
    );
\addOut_carry_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__32_n_0\
    );
\addOut_carry_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__32_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27 is
  signal \addOut_carry__0_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__32_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__33_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__33_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__33_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__33_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[36]_73\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__33_n_0\,
      S(2) => \addOut_carry_i_2__33_n_0\,
      S(1) => \addOut_carry_i_3__33_n_0\,
      S(0) => \addOut_carry_i_4__33_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__33_n_0\,
      S(2) => \addOut_carry__0_i_2__33_n_0\,
      S(1) => \addOut_carry__0_i_3__33_n_0\,
      S(0) => \addOut_carry__0_i_4__33_n_0\
    );
\addOut_carry__0_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__33_n_0\
    );
\addOut_carry__0_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__33_n_0\
    );
\addOut_carry__0_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__33_n_0\
    );
\addOut_carry__0_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__33_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__33_n_0\,
      S(2) => \addOut_carry__1_i_2__33_n_0\,
      S(1) => \addOut_carry__1_i_3__33_n_0\,
      S(0) => \addOut_carry__1_i_4__33_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[36]_73\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[36]_73\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[36]_73\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[36]_73\(47),
      I1 => \add_bus[36]_73\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__33_n_0\
    );
\addOut_carry__1_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__33_n_0\
    );
\addOut_carry__1_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__33_n_0\
    );
\addOut_carry__1_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__33_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__33_n_0\,
      S(2) => \addOut_carry__2_i_2__33_n_0\,
      S(1) => \addOut_carry__2_i_3__33_n_0\,
      S(0) => \addOut_carry__2_i_4__33_n_0\
    );
\addOut_carry__2_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__33_n_0\
    );
\addOut_carry__2_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__33_n_0\
    );
\addOut_carry__2_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__33_n_0\
    );
\addOut_carry__2_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__33_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__33_n_0\,
      S(2) => \addOut_carry__3_i_2__33_n_0\,
      S(1) => \addOut_carry__3_i_3__33_n_0\,
      S(0) => \addOut_carry__3_i_4__33_n_0\
    );
\addOut_carry__3_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__33_n_0\
    );
\addOut_carry__3_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__33_n_0\
    );
\addOut_carry__3_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__33_n_0\
    );
\addOut_carry__3_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__33_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__33_n_0\,
      S(2) => \addOut_carry__4_i_2__33_n_0\,
      S(1) => \addOut_carry__4_i_3__33_n_0\,
      S(0) => \addOut_carry__4_i_4__33_n_0\
    );
\addOut_carry__4_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__33_n_0\
    );
\addOut_carry__4_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__33_n_0\
    );
\addOut_carry__4_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__33_n_0\
    );
\addOut_carry__4_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__33_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__33_n_0\,
      S(2) => \addOut_carry__5_i_2__33_n_0\,
      S(1) => \addOut_carry__5_i_3__33_n_0\,
      S(0) => \addOut_carry__5_i_4__33_n_0\
    );
\addOut_carry__5_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__33_n_0\
    );
\addOut_carry__5_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__33_n_0\
    );
\addOut_carry__5_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__33_n_0\
    );
\addOut_carry__5_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__33_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__33_n_0\,
      S(2) => \addOut_carry__6_i_2__33_n_0\,
      S(1) => \addOut_carry__6_i_3__33_n_0\,
      S(0) => \addOut_carry__6_i_4__33_n_0\
    );
\addOut_carry__6_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__33_n_0\
    );
\addOut_carry__6_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__33_n_0\
    );
\addOut_carry__6_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__33_n_0\
    );
\addOut_carry__6_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__33_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__33_n_0\,
      S(2) => \addOut_carry__7_i_2__33_n_0\,
      S(1) => \addOut_carry__7_i_3__33_n_0\,
      S(0) => \addOut_carry__7_i_4__33_n_0\
    );
\addOut_carry__7_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__33_n_0\
    );
\addOut_carry__7_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__33_n_0\
    );
\addOut_carry__7_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__33_n_0\
    );
\addOut_carry__7_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__33_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__33_n_0\,
      S(2) => \addOut_carry__8_i_2__33_n_0\,
      S(1) => \addOut_carry__8_i_3__33_n_0\,
      S(0) => \addOut_carry__8_i_4__33_n_0\
    );
\addOut_carry__8_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__33_n_0\
    );
\addOut_carry__8_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__33_n_0\
    );
\addOut_carry__8_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__33_n_0\
    );
\addOut_carry__8_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__33_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__33_n_0\,
      S(0) => \addOut_carry__9_i_5__32_n_0\
    );
\addOut_carry__9_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__33_n_0\
    );
\addOut_carry__9_i_5__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__32_n_0\
    );
\addOut_carry_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__33_n_0\
    );
\addOut_carry_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__33_n_0\
    );
\addOut_carry_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__33_n_0\
    );
\addOut_carry_i_4__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__33_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28 is
  signal \addOut_carry__0_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__33_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__34_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__34_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__34_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__34_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[37]_74\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__34_n_0\,
      S(2) => \addOut_carry_i_2__34_n_0\,
      S(1) => \addOut_carry_i_3__34_n_0\,
      S(0) => \addOut_carry_i_4__34_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__34_n_0\,
      S(2) => \addOut_carry__0_i_2__34_n_0\,
      S(1) => \addOut_carry__0_i_3__34_n_0\,
      S(0) => \addOut_carry__0_i_4__34_n_0\
    );
\addOut_carry__0_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__34_n_0\
    );
\addOut_carry__0_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__34_n_0\
    );
\addOut_carry__0_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__34_n_0\
    );
\addOut_carry__0_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__34_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__34_n_0\,
      S(2) => \addOut_carry__1_i_2__34_n_0\,
      S(1) => \addOut_carry__1_i_3__34_n_0\,
      S(0) => \addOut_carry__1_i_4__34_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[37]_74\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[37]_74\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[37]_74\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[37]_74\(47),
      I1 => \add_bus[37]_74\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__34_n_0\
    );
\addOut_carry__1_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__34_n_0\
    );
\addOut_carry__1_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__34_n_0\
    );
\addOut_carry__1_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__34_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__34_n_0\,
      S(2) => \addOut_carry__2_i_2__34_n_0\,
      S(1) => \addOut_carry__2_i_3__34_n_0\,
      S(0) => \addOut_carry__2_i_4__34_n_0\
    );
\addOut_carry__2_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__34_n_0\
    );
\addOut_carry__2_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__34_n_0\
    );
\addOut_carry__2_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__34_n_0\
    );
\addOut_carry__2_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__34_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__34_n_0\,
      S(2) => \addOut_carry__3_i_2__34_n_0\,
      S(1) => \addOut_carry__3_i_3__34_n_0\,
      S(0) => \addOut_carry__3_i_4__34_n_0\
    );
\addOut_carry__3_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__34_n_0\
    );
\addOut_carry__3_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__34_n_0\
    );
\addOut_carry__3_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__34_n_0\
    );
\addOut_carry__3_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__34_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__34_n_0\,
      S(2) => \addOut_carry__4_i_2__34_n_0\,
      S(1) => \addOut_carry__4_i_3__34_n_0\,
      S(0) => \addOut_carry__4_i_4__34_n_0\
    );
\addOut_carry__4_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__34_n_0\
    );
\addOut_carry__4_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__34_n_0\
    );
\addOut_carry__4_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__34_n_0\
    );
\addOut_carry__4_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__34_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__34_n_0\,
      S(2) => \addOut_carry__5_i_2__34_n_0\,
      S(1) => \addOut_carry__5_i_3__34_n_0\,
      S(0) => \addOut_carry__5_i_4__34_n_0\
    );
\addOut_carry__5_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__34_n_0\
    );
\addOut_carry__5_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__34_n_0\
    );
\addOut_carry__5_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__34_n_0\
    );
\addOut_carry__5_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__34_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__34_n_0\,
      S(2) => \addOut_carry__6_i_2__34_n_0\,
      S(1) => \addOut_carry__6_i_3__34_n_0\,
      S(0) => \addOut_carry__6_i_4__34_n_0\
    );
\addOut_carry__6_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__34_n_0\
    );
\addOut_carry__6_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__34_n_0\
    );
\addOut_carry__6_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__34_n_0\
    );
\addOut_carry__6_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__34_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__34_n_0\,
      S(2) => \addOut_carry__7_i_2__34_n_0\,
      S(1) => \addOut_carry__7_i_3__34_n_0\,
      S(0) => \addOut_carry__7_i_4__34_n_0\
    );
\addOut_carry__7_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__34_n_0\
    );
\addOut_carry__7_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__34_n_0\
    );
\addOut_carry__7_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__34_n_0\
    );
\addOut_carry__7_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__34_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__34_n_0\,
      S(2) => \addOut_carry__8_i_2__34_n_0\,
      S(1) => \addOut_carry__8_i_3__34_n_0\,
      S(0) => \addOut_carry__8_i_4__34_n_0\
    );
\addOut_carry__8_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__34_n_0\
    );
\addOut_carry__8_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__34_n_0\
    );
\addOut_carry__8_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__34_n_0\
    );
\addOut_carry__8_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__34_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__34_n_0\,
      S(0) => \addOut_carry__9_i_5__33_n_0\
    );
\addOut_carry__9_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__34_n_0\
    );
\addOut_carry__9_i_5__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__33_n_0\
    );
\addOut_carry_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__34_n_0\
    );
\addOut_carry_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__34_n_0\
    );
\addOut_carry_i_3__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__34_n_0\
    );
\addOut_carry_i_4__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__34_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29 is
  signal \addOut_carry__0_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__34_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__35_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__35_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__35_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__35_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[38]_75\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__35_n_0\,
      S(2) => \addOut_carry_i_2__35_n_0\,
      S(1) => \addOut_carry_i_3__35_n_0\,
      S(0) => \addOut_carry_i_4__35_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__35_n_0\,
      S(2) => \addOut_carry__0_i_2__35_n_0\,
      S(1) => \addOut_carry__0_i_3__35_n_0\,
      S(0) => \addOut_carry__0_i_4__35_n_0\
    );
\addOut_carry__0_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__35_n_0\
    );
\addOut_carry__0_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__35_n_0\
    );
\addOut_carry__0_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__35_n_0\
    );
\addOut_carry__0_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__35_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__35_n_0\,
      S(2) => \addOut_carry__1_i_2__35_n_0\,
      S(1) => \addOut_carry__1_i_3__35_n_0\,
      S(0) => \addOut_carry__1_i_4__35_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[38]_75\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[38]_75\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[38]_75\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[38]_75\(47),
      I1 => \add_bus[38]_75\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__35_n_0\
    );
\addOut_carry__1_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__35_n_0\
    );
\addOut_carry__1_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__35_n_0\
    );
\addOut_carry__1_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__35_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__35_n_0\,
      S(2) => \addOut_carry__2_i_2__35_n_0\,
      S(1) => \addOut_carry__2_i_3__35_n_0\,
      S(0) => \addOut_carry__2_i_4__35_n_0\
    );
\addOut_carry__2_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__35_n_0\
    );
\addOut_carry__2_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__35_n_0\
    );
\addOut_carry__2_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__35_n_0\
    );
\addOut_carry__2_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__35_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__35_n_0\,
      S(2) => \addOut_carry__3_i_2__35_n_0\,
      S(1) => \addOut_carry__3_i_3__35_n_0\,
      S(0) => \addOut_carry__3_i_4__35_n_0\
    );
\addOut_carry__3_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__35_n_0\
    );
\addOut_carry__3_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__35_n_0\
    );
\addOut_carry__3_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__35_n_0\
    );
\addOut_carry__3_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__35_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__35_n_0\,
      S(2) => \addOut_carry__4_i_2__35_n_0\,
      S(1) => \addOut_carry__4_i_3__35_n_0\,
      S(0) => \addOut_carry__4_i_4__35_n_0\
    );
\addOut_carry__4_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__35_n_0\
    );
\addOut_carry__4_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__35_n_0\
    );
\addOut_carry__4_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__35_n_0\
    );
\addOut_carry__4_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__35_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__35_n_0\,
      S(2) => \addOut_carry__5_i_2__35_n_0\,
      S(1) => \addOut_carry__5_i_3__35_n_0\,
      S(0) => \addOut_carry__5_i_4__35_n_0\
    );
\addOut_carry__5_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__35_n_0\
    );
\addOut_carry__5_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__35_n_0\
    );
\addOut_carry__5_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__35_n_0\
    );
\addOut_carry__5_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__35_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__35_n_0\,
      S(2) => \addOut_carry__6_i_2__35_n_0\,
      S(1) => \addOut_carry__6_i_3__35_n_0\,
      S(0) => \addOut_carry__6_i_4__35_n_0\
    );
\addOut_carry__6_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__35_n_0\
    );
\addOut_carry__6_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__35_n_0\
    );
\addOut_carry__6_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__35_n_0\
    );
\addOut_carry__6_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__35_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__35_n_0\,
      S(2) => \addOut_carry__7_i_2__35_n_0\,
      S(1) => \addOut_carry__7_i_3__35_n_0\,
      S(0) => \addOut_carry__7_i_4__35_n_0\
    );
\addOut_carry__7_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__35_n_0\
    );
\addOut_carry__7_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__35_n_0\
    );
\addOut_carry__7_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__35_n_0\
    );
\addOut_carry__7_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__35_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__35_n_0\,
      S(2) => \addOut_carry__8_i_2__35_n_0\,
      S(1) => \addOut_carry__8_i_3__35_n_0\,
      S(0) => \addOut_carry__8_i_4__35_n_0\
    );
\addOut_carry__8_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__35_n_0\
    );
\addOut_carry__8_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__35_n_0\
    );
\addOut_carry__8_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__35_n_0\
    );
\addOut_carry__8_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__35_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__35_n_0\,
      S(0) => \addOut_carry__9_i_5__34_n_0\
    );
\addOut_carry__9_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__35_n_0\
    );
\addOut_carry__9_i_5__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__34_n_0\
    );
\addOut_carry_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__35_n_0\
    );
\addOut_carry_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__35_n_0\
    );
\addOut_carry_i_3__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__35_n_0\
    );
\addOut_carry_i_4__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__35_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3 is
  signal \addOut_carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__11_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[14]_51\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__11_n_0\,
      S(2) => \addOut_carry_i_2__11_n_0\,
      S(1) => \addOut_carry_i_3__11_n_0\,
      S(0) => \addOut_carry_i_4__11_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__11_n_0\,
      S(2) => \addOut_carry__0_i_2__11_n_0\,
      S(1) => \addOut_carry__0_i_3__11_n_0\,
      S(0) => \addOut_carry__0_i_4__11_n_0\
    );
\addOut_carry__0_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__11_n_0\
    );
\addOut_carry__0_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__11_n_0\
    );
\addOut_carry__0_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__11_n_0\
    );
\addOut_carry__0_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__11_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__11_n_0\,
      S(2) => \addOut_carry__1_i_2__11_n_0\,
      S(1) => \addOut_carry__1_i_3__11_n_0\,
      S(0) => \addOut_carry__1_i_4__11_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[14]_51\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[14]_51\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[14]_51\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[14]_51\(47),
      I1 => \add_bus[14]_51\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__11_n_0\
    );
\addOut_carry__1_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__11_n_0\
    );
\addOut_carry__1_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__11_n_0\
    );
\addOut_carry__1_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__11_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__11_n_0\,
      S(2) => \addOut_carry__2_i_2__11_n_0\,
      S(1) => \addOut_carry__2_i_3__11_n_0\,
      S(0) => \addOut_carry__2_i_4__11_n_0\
    );
\addOut_carry__2_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__11_n_0\
    );
\addOut_carry__2_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__11_n_0\
    );
\addOut_carry__2_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__11_n_0\
    );
\addOut_carry__2_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__11_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__11_n_0\,
      S(2) => \addOut_carry__3_i_2__11_n_0\,
      S(1) => \addOut_carry__3_i_3__11_n_0\,
      S(0) => \addOut_carry__3_i_4__11_n_0\
    );
\addOut_carry__3_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__11_n_0\
    );
\addOut_carry__3_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__11_n_0\
    );
\addOut_carry__3_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__11_n_0\
    );
\addOut_carry__3_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__11_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__11_n_0\,
      S(2) => \addOut_carry__4_i_2__11_n_0\,
      S(1) => \addOut_carry__4_i_3__11_n_0\,
      S(0) => \addOut_carry__4_i_4__11_n_0\
    );
\addOut_carry__4_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__11_n_0\
    );
\addOut_carry__4_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__11_n_0\
    );
\addOut_carry__4_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__11_n_0\
    );
\addOut_carry__4_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__11_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__11_n_0\,
      S(2) => \addOut_carry__5_i_2__11_n_0\,
      S(1) => \addOut_carry__5_i_3__11_n_0\,
      S(0) => \addOut_carry__5_i_4__11_n_0\
    );
\addOut_carry__5_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__11_n_0\
    );
\addOut_carry__5_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__11_n_0\
    );
\addOut_carry__5_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__11_n_0\
    );
\addOut_carry__5_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__11_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__11_n_0\,
      S(2) => \addOut_carry__6_i_2__11_n_0\,
      S(1) => \addOut_carry__6_i_3__11_n_0\,
      S(0) => \addOut_carry__6_i_4__11_n_0\
    );
\addOut_carry__6_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__11_n_0\
    );
\addOut_carry__6_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__11_n_0\
    );
\addOut_carry__6_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__11_n_0\
    );
\addOut_carry__6_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__11_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__11_n_0\,
      S(2) => \addOut_carry__7_i_2__11_n_0\,
      S(1) => \addOut_carry__7_i_3__11_n_0\,
      S(0) => \addOut_carry__7_i_4__11_n_0\
    );
\addOut_carry__7_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__11_n_0\
    );
\addOut_carry__7_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__11_n_0\
    );
\addOut_carry__7_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__11_n_0\
    );
\addOut_carry__7_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__11_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__11_n_0\,
      S(2) => \addOut_carry__8_i_2__11_n_0\,
      S(1) => \addOut_carry__8_i_3__11_n_0\,
      S(0) => \addOut_carry__8_i_4__11_n_0\
    );
\addOut_carry__8_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__11_n_0\
    );
\addOut_carry__8_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__11_n_0\
    );
\addOut_carry__8_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__11_n_0\
    );
\addOut_carry__8_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__11_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__11_n_0\,
      S(0) => \addOut_carry__9_i_5__10_n_0\
    );
\addOut_carry__9_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__11_n_0\
    );
\addOut_carry__9_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__10_n_0\
    );
\addOut_carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__11_n_0\
    );
\addOut_carry_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__11_n_0\
    );
\addOut_carry_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__11_n_0\
    );
\addOut_carry_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__11_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[11]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_0 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30 is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addOut_carry__0_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__35_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__36_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__36_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__36_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__36_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[39]_76\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  AR(0) <= \^ar\(0);
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(0),
      Q => mul_intermediate_0(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(10),
      Q => mul_intermediate_0(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(11),
      Q => mul_intermediate_0(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(12),
      Q => mul_intermediate_0(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(13),
      Q => mul_intermediate_0(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(14),
      Q => mul_intermediate_0(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(15),
      Q => mul_intermediate_0(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(16),
      Q => mul_intermediate_0(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(17),
      Q => mul_intermediate_0(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(18),
      Q => mul_intermediate_0(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(19),
      Q => mul_intermediate_0(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(1),
      Q => mul_intermediate_0(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(20),
      Q => mul_intermediate_0(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(21),
      Q => mul_intermediate_0(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(22),
      Q => mul_intermediate_0(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(23),
      Q => mul_intermediate_0(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(24),
      Q => mul_intermediate_0(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(2),
      Q => mul_intermediate_0(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(3),
      Q => mul_intermediate_0(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(4),
      Q => mul_intermediate_0(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(5),
      Q => mul_intermediate_0(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(6),
      Q => mul_intermediate_0(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(7),
      Q => mul_intermediate_0(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(8),
      Q => mul_intermediate_0(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => \^ar\(0),
      D => Q(9),
      Q => mul_intermediate_0(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__36_n_0\,
      S(2) => \addOut_carry_i_2__36_n_0\,
      S(1) => \addOut_carry_i_3__36_n_0\,
      S(0) => \addOut_carry_i_4__36_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__36_n_0\,
      S(2) => \addOut_carry__0_i_2__36_n_0\,
      S(1) => \addOut_carry__0_i_3__36_n_0\,
      S(0) => \addOut_carry__0_i_4__36_n_0\
    );
\addOut_carry__0_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_1(7),
      O => \addOut_carry__0_i_1__36_n_0\
    );
\addOut_carry__0_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_1(6),
      O => \addOut_carry__0_i_2__36_n_0\
    );
\addOut_carry__0_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_1(5),
      O => \addOut_carry__0_i_3__36_n_0\
    );
\addOut_carry__0_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_1(4),
      O => \addOut_carry__0_i_4__36_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__36_n_0\,
      S(2) => \addOut_carry__1_i_2__36_n_0\,
      S(1) => \addOut_carry__1_i_3__36_n_0\,
      S(0) => \addOut_carry__1_i_4__36_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_1(46 downto 43),
      O(3) => \add_bus[39]_76\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_2(3 downto 0)
    );
\addOut_carry__10_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[39]_76\(47),
      O => \axi_rdata_reg[15]_0\(3)
    );
\addOut_carry__10_i_2__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_0\(2)
    );
\addOut_carry__10_i_3__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__10_i_4__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[39]_76\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_3(0)
    );
\addOut_carry__11_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[39]_76\(47),
      I1 => \add_bus[39]_76\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_1(11),
      O => \addOut_carry__1_i_1__36_n_0\
    );
\addOut_carry__1_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_1(10),
      O => \addOut_carry__1_i_2__36_n_0\
    );
\addOut_carry__1_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_1(9),
      O => \addOut_carry__1_i_3__36_n_0\
    );
\addOut_carry__1_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_1(8),
      O => \addOut_carry__1_i_4__36_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__36_n_0\,
      S(2) => \addOut_carry__2_i_2__36_n_0\,
      S(1) => \addOut_carry__2_i_3__36_n_0\,
      S(0) => \addOut_carry__2_i_4__36_n_0\
    );
\addOut_carry__2_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_1(15),
      O => \addOut_carry__2_i_1__36_n_0\
    );
\addOut_carry__2_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_1(14),
      O => \addOut_carry__2_i_2__36_n_0\
    );
\addOut_carry__2_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_1(13),
      O => \addOut_carry__2_i_3__36_n_0\
    );
\addOut_carry__2_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_1(12),
      O => \addOut_carry__2_i_4__36_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__36_n_0\,
      S(2) => \addOut_carry__3_i_2__36_n_0\,
      S(1) => \addOut_carry__3_i_3__36_n_0\,
      S(0) => \addOut_carry__3_i_4__36_n_0\
    );
\addOut_carry__3_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_1(19),
      O => \addOut_carry__3_i_1__36_n_0\
    );
\addOut_carry__3_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_1(18),
      O => \addOut_carry__3_i_2__36_n_0\
    );
\addOut_carry__3_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_1(17),
      O => \addOut_carry__3_i_3__36_n_0\
    );
\addOut_carry__3_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_1(16),
      O => \addOut_carry__3_i_4__36_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__36_n_0\,
      S(2) => \addOut_carry__4_i_2__36_n_0\,
      S(1) => \addOut_carry__4_i_3__36_n_0\,
      S(0) => \addOut_carry__4_i_4__36_n_0\
    );
\addOut_carry__4_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_1(23),
      O => \addOut_carry__4_i_1__36_n_0\
    );
\addOut_carry__4_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_1(22),
      O => \addOut_carry__4_i_2__36_n_0\
    );
\addOut_carry__4_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_1(21),
      O => \addOut_carry__4_i_3__36_n_0\
    );
\addOut_carry__4_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_1(20),
      O => \addOut_carry__4_i_4__36_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__36_n_0\,
      S(2) => \addOut_carry__5_i_2__36_n_0\,
      S(1) => \addOut_carry__5_i_3__36_n_0\,
      S(0) => \addOut_carry__5_i_4__36_n_0\
    );
\addOut_carry__5_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_1(27),
      O => \addOut_carry__5_i_1__36_n_0\
    );
\addOut_carry__5_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_1(26),
      O => \addOut_carry__5_i_2__36_n_0\
    );
\addOut_carry__5_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_1(25),
      O => \addOut_carry__5_i_3__36_n_0\
    );
\addOut_carry__5_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_1(24),
      O => \addOut_carry__5_i_4__36_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__36_n_0\,
      S(2) => \addOut_carry__6_i_2__36_n_0\,
      S(1) => \addOut_carry__6_i_3__36_n_0\,
      S(0) => \addOut_carry__6_i_4__36_n_0\
    );
\addOut_carry__6_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_1(31),
      O => \addOut_carry__6_i_1__36_n_0\
    );
\addOut_carry__6_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_1(30),
      O => \addOut_carry__6_i_2__36_n_0\
    );
\addOut_carry__6_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_1(29),
      O => \addOut_carry__6_i_3__36_n_0\
    );
\addOut_carry__6_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_1(28),
      O => \addOut_carry__6_i_4__36_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__36_n_0\,
      S(2) => \addOut_carry__7_i_2__36_n_0\,
      S(1) => \addOut_carry__7_i_3__36_n_0\,
      S(0) => \addOut_carry__7_i_4__36_n_0\
    );
\addOut_carry__7_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_1(35),
      O => \addOut_carry__7_i_1__36_n_0\
    );
\addOut_carry__7_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_1(34),
      O => \addOut_carry__7_i_2__36_n_0\
    );
\addOut_carry__7_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_1(33),
      O => \addOut_carry__7_i_3__36_n_0\
    );
\addOut_carry__7_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_1(32),
      O => \addOut_carry__7_i_4__36_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__36_n_0\,
      S(2) => \addOut_carry__8_i_2__36_n_0\,
      S(1) => \addOut_carry__8_i_3__36_n_0\,
      S(0) => \addOut_carry__8_i_4__36_n_0\
    );
\addOut_carry__8_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_1(39),
      O => \addOut_carry__8_i_1__36_n_0\
    );
\addOut_carry__8_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_1(38),
      O => \addOut_carry__8_i_2__36_n_0\
    );
\addOut_carry__8_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_1(37),
      O => \addOut_carry__8_i_3__36_n_0\
    );
\addOut_carry__8_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_1(36),
      O => \addOut_carry__8_i_4__36_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_1(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__36_n_0\,
      S(0) => \addOut_carry__9_i_5__35_n_0\
    );
\addOut_carry__9_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[11]_0\(0)
    );
\addOut_carry__9_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[11]\(1)
    );
\addOut_carry__9_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_4(0),
      O => \axi_rdata_reg[11]\(0)
    );
\addOut_carry__9_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_1(41),
      O => \addOut_carry__9_i_4__36_n_0\
    );
\addOut_carry__9_i_5__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_1(40),
      O => \addOut_carry__9_i_5__35_n_0\
    );
\addOut_carry_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_1(3),
      O => \addOut_carry_i_1__36_n_0\
    );
\addOut_carry_i_2__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_1(2),
      O => \addOut_carry_i_2__36_n_0\
    );
\addOut_carry_i_3__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_1(1),
      O => \addOut_carry_i_3__36_n_0\
    );
\addOut_carry_i_4__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_1(0),
      O => \addOut_carry_i_4__36_n_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^ar\(0)
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31 is
  port (
    \axi_rdata_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_out : out STD_LOGIC_VECTOR ( 48 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31 is
  signal \addOut_carry__0_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__37_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__36_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__37_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__37_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__37_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__37_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => sig_out(3 downto 0),
      S(3) => \addOut_carry_i_1__37_n_0\,
      S(2) => \addOut_carry_i_2__37_n_0\,
      S(1) => \addOut_carry_i_3__37_n_0\,
      S(0) => \addOut_carry_i_4__37_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => sig_out(7 downto 4),
      S(3) => \addOut_carry__0_i_1__37_n_0\,
      S(2) => \addOut_carry__0_i_2__37_n_0\,
      S(1) => \addOut_carry__0_i_3__37_n_0\,
      S(0) => \addOut_carry__0_i_4__37_n_0\
    );
\addOut_carry__0_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__37_n_0\
    );
\addOut_carry__0_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__37_n_0\
    );
\addOut_carry__0_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__37_n_0\
    );
\addOut_carry__0_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__37_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => sig_out(11 downto 8),
      S(3) => \addOut_carry__1_i_1__37_n_0\,
      S(2) => \addOut_carry__1_i_2__37_n_0\,
      S(1) => \addOut_carry__1_i_3__37_n_0\,
      S(0) => \addOut_carry__1_i_4__37_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3 downto 0) => sig_out(47 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => sig_out(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__1_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__37_n_0\
    );
\addOut_carry__1_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__37_n_0\
    );
\addOut_carry__1_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__37_n_0\
    );
\addOut_carry__1_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__37_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => sig_out(15 downto 12),
      S(3) => \addOut_carry__2_i_1__37_n_0\,
      S(2) => \addOut_carry__2_i_2__37_n_0\,
      S(1) => \addOut_carry__2_i_3__37_n_0\,
      S(0) => \addOut_carry__2_i_4__37_n_0\
    );
\addOut_carry__2_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__37_n_0\
    );
\addOut_carry__2_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__37_n_0\
    );
\addOut_carry__2_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__37_n_0\
    );
\addOut_carry__2_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__37_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => sig_out(19 downto 16),
      S(3) => \addOut_carry__3_i_1__37_n_0\,
      S(2) => \addOut_carry__3_i_2__37_n_0\,
      S(1) => \addOut_carry__3_i_3__37_n_0\,
      S(0) => \addOut_carry__3_i_4__37_n_0\
    );
\addOut_carry__3_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__37_n_0\
    );
\addOut_carry__3_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__37_n_0\
    );
\addOut_carry__3_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__37_n_0\
    );
\addOut_carry__3_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__37_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => sig_out(23 downto 20),
      S(3) => \addOut_carry__4_i_1__37_n_0\,
      S(2) => \addOut_carry__4_i_2__37_n_0\,
      S(1) => \addOut_carry__4_i_3__37_n_0\,
      S(0) => \addOut_carry__4_i_4__37_n_0\
    );
\addOut_carry__4_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__37_n_0\
    );
\addOut_carry__4_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__37_n_0\
    );
\addOut_carry__4_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__37_n_0\
    );
\addOut_carry__4_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__37_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => sig_out(27 downto 24),
      S(3) => \addOut_carry__5_i_1__37_n_0\,
      S(2) => \addOut_carry__5_i_2__37_n_0\,
      S(1) => \addOut_carry__5_i_3__37_n_0\,
      S(0) => \addOut_carry__5_i_4__37_n_0\
    );
\addOut_carry__5_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__37_n_0\
    );
\addOut_carry__5_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__37_n_0\
    );
\addOut_carry__5_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__37_n_0\
    );
\addOut_carry__5_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__37_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => sig_out(31 downto 28),
      S(3) => \addOut_carry__6_i_1__37_n_0\,
      S(2) => \addOut_carry__6_i_2__37_n_0\,
      S(1) => \addOut_carry__6_i_3__37_n_0\,
      S(0) => \addOut_carry__6_i_4__37_n_0\
    );
\addOut_carry__6_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__37_n_0\
    );
\addOut_carry__6_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__37_n_0\
    );
\addOut_carry__6_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__37_n_0\
    );
\addOut_carry__6_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__37_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => sig_out(35 downto 32),
      S(3) => \addOut_carry__7_i_1__37_n_0\,
      S(2) => \addOut_carry__7_i_2__37_n_0\,
      S(1) => \addOut_carry__7_i_3__37_n_0\,
      S(0) => \addOut_carry__7_i_4__37_n_0\
    );
\addOut_carry__7_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__37_n_0\
    );
\addOut_carry__7_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__37_n_0\
    );
\addOut_carry__7_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__37_n_0\
    );
\addOut_carry__7_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__37_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => sig_out(39 downto 36),
      S(3) => \addOut_carry__8_i_1__37_n_0\,
      S(2) => \addOut_carry__8_i_2__37_n_0\,
      S(1) => \addOut_carry__8_i_3__37_n_0\,
      S(0) => \addOut_carry__8_i_4__37_n_0\
    );
\addOut_carry__8_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__37_n_0\
    );
\addOut_carry__8_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__37_n_0\
    );
\addOut_carry__8_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__37_n_0\
    );
\addOut_carry__8_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__37_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => sig_out(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__37_n_0\,
      S(0) => \addOut_carry__9_i_5__36_n_0\
    );
\addOut_carry__9_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__37_n_0\
    );
\addOut_carry__9_i_5__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__36_n_0\
    );
\addOut_carry_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__37_n_0\
    );
\addOut_carry_i_2__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__37_n_0\
    );
\addOut_carry_i_3__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__37_n_0\
    );
\addOut_carry_i_4__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__37_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]\(24),
      A(28) => \Q_buf_reg[24]\(24),
      A(27) => \Q_buf_reg[24]\(24),
      A(26) => \Q_buf_reg[24]\(24),
      A(25) => \Q_buf_reg[24]\(24),
      A(24 downto 0) => \Q_buf_reg[24]\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[11]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_bus[4]_41\ : out STD_LOGIC_VECTOR ( 44 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_bus[3]_40\ : in STD_LOGIC_VECTOR ( 43 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32 is
  signal \addOut_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__1_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \^add_bus[4]_41\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \add_bus[4]_41\(44 downto 0) <= \^add_bus[4]_41\(44 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^add_bus[4]_41\(3 downto 0),
      S(3) => \addOut_carry_i_1__1_n_0\,
      S(2) => \addOut_carry_i_2__1_n_0\,
      S(1) => \addOut_carry_i_3__1_n_0\,
      S(0) => \addOut_carry_i_4__1_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^add_bus[4]_41\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__1_n_0\,
      S(2) => \addOut_carry__0_i_2__1_n_0\,
      S(1) => \addOut_carry__0_i_3__1_n_0\,
      S(0) => \addOut_carry__0_i_4__1_n_0\
    );
\addOut_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => \add_bus[3]_40\(7),
      O => \addOut_carry__0_i_1__1_n_0\
    );
\addOut_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => \add_bus[3]_40\(6),
      O => \addOut_carry__0_i_2__1_n_0\
    );
\addOut_carry__0_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => \add_bus[3]_40\(5),
      O => \addOut_carry__0_i_3__1_n_0\
    );
\addOut_carry__0_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => \add_bus[3]_40\(4),
      O => \addOut_carry__0_i_4__1_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^add_bus[4]_41\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__1_n_0\,
      S(2) => \addOut_carry__1_i_2__1_n_0\,
      S(1) => \addOut_carry__1_i_3__1_n_0\,
      S(0) => \addOut_carry__1_i_4__1_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3 downto 2) => \NLW_addOut_carry__10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \NLW_addOut_carry__10_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_bus[3]_40\(43),
      O(3 downto 1) => \NLW_addOut_carry__10_O_UNCONNECTED\(3 downto 1),
      O(0) => \^add_bus[4]_41\(44),
      S(3 downto 1) => B"001",
      S(0) => mul_intermediate_0(0)
    );
\addOut_carry__10_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[4]_41\(44),
      I1 => \addOut_carry__10_n_2\,
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[4]_41\(43),
      I1 => \^add_bus[4]_41\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__1_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => \add_bus[3]_40\(11),
      O => \addOut_carry__1_i_1__1_n_0\
    );
\addOut_carry__1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => \add_bus[3]_40\(10),
      O => \addOut_carry__1_i_2__1_n_0\
    );
\addOut_carry__1_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => \add_bus[3]_40\(9),
      O => \addOut_carry__1_i_3__1_n_0\
    );
\addOut_carry__1_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => \add_bus[3]_40\(8),
      O => \addOut_carry__1_i_4__1_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^add_bus[4]_41\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__1_n_0\,
      S(2) => \addOut_carry__2_i_2__1_n_0\,
      S(1) => \addOut_carry__2_i_3__1_n_0\,
      S(0) => \addOut_carry__2_i_4__1_n_0\
    );
\addOut_carry__2_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => \add_bus[3]_40\(15),
      O => \addOut_carry__2_i_1__1_n_0\
    );
\addOut_carry__2_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => \add_bus[3]_40\(14),
      O => \addOut_carry__2_i_2__1_n_0\
    );
\addOut_carry__2_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => \add_bus[3]_40\(13),
      O => \addOut_carry__2_i_3__1_n_0\
    );
\addOut_carry__2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => \add_bus[3]_40\(12),
      O => \addOut_carry__2_i_4__1_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^add_bus[4]_41\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__1_n_0\,
      S(2) => \addOut_carry__3_i_2__1_n_0\,
      S(1) => \addOut_carry__3_i_3__1_n_0\,
      S(0) => \addOut_carry__3_i_4__1_n_0\
    );
\addOut_carry__3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => \add_bus[3]_40\(19),
      O => \addOut_carry__3_i_1__1_n_0\
    );
\addOut_carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => \add_bus[3]_40\(18),
      O => \addOut_carry__3_i_2__1_n_0\
    );
\addOut_carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => \add_bus[3]_40\(17),
      O => \addOut_carry__3_i_3__1_n_0\
    );
\addOut_carry__3_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => \add_bus[3]_40\(16),
      O => \addOut_carry__3_i_4__1_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^add_bus[4]_41\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__1_n_0\,
      S(2) => \addOut_carry__4_i_2__1_n_0\,
      S(1) => \addOut_carry__4_i_3__1_n_0\,
      S(0) => \addOut_carry__4_i_4__1_n_0\
    );
\addOut_carry__4_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => \add_bus[3]_40\(23),
      O => \addOut_carry__4_i_1__1_n_0\
    );
\addOut_carry__4_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => \add_bus[3]_40\(22),
      O => \addOut_carry__4_i_2__1_n_0\
    );
\addOut_carry__4_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => \add_bus[3]_40\(21),
      O => \addOut_carry__4_i_3__1_n_0\
    );
\addOut_carry__4_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => \add_bus[3]_40\(20),
      O => \addOut_carry__4_i_4__1_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^add_bus[4]_41\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__1_n_0\,
      S(2) => \addOut_carry__5_i_2__1_n_0\,
      S(1) => \addOut_carry__5_i_3__1_n_0\,
      S(0) => \addOut_carry__5_i_4__1_n_0\
    );
\addOut_carry__5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => \add_bus[3]_40\(27),
      O => \addOut_carry__5_i_1__1_n_0\
    );
\addOut_carry__5_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => \add_bus[3]_40\(26),
      O => \addOut_carry__5_i_2__1_n_0\
    );
\addOut_carry__5_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => \add_bus[3]_40\(25),
      O => \addOut_carry__5_i_3__1_n_0\
    );
\addOut_carry__5_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => \add_bus[3]_40\(24),
      O => \addOut_carry__5_i_4__1_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^add_bus[4]_41\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__1_n_0\,
      S(2) => \addOut_carry__6_i_2__1_n_0\,
      S(1) => \addOut_carry__6_i_3__1_n_0\,
      S(0) => \addOut_carry__6_i_4__1_n_0\
    );
\addOut_carry__6_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => \add_bus[3]_40\(31),
      O => \addOut_carry__6_i_1__1_n_0\
    );
\addOut_carry__6_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => \add_bus[3]_40\(30),
      O => \addOut_carry__6_i_2__1_n_0\
    );
\addOut_carry__6_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => \add_bus[3]_40\(29),
      O => \addOut_carry__6_i_3__1_n_0\
    );
\addOut_carry__6_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => \add_bus[3]_40\(28),
      O => \addOut_carry__6_i_4__1_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^add_bus[4]_41\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__1_n_0\,
      S(2) => \addOut_carry__7_i_2__1_n_0\,
      S(1) => \addOut_carry__7_i_3__1_n_0\,
      S(0) => \addOut_carry__7_i_4__1_n_0\
    );
\addOut_carry__7_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => \add_bus[3]_40\(35),
      O => \addOut_carry__7_i_1__1_n_0\
    );
\addOut_carry__7_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => \add_bus[3]_40\(34),
      O => \addOut_carry__7_i_2__1_n_0\
    );
\addOut_carry__7_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => \add_bus[3]_40\(33),
      O => \addOut_carry__7_i_3__1_n_0\
    );
\addOut_carry__7_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => \add_bus[3]_40\(32),
      O => \addOut_carry__7_i_4__1_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^add_bus[4]_41\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__1_n_0\,
      S(2) => \addOut_carry__8_i_2__1_n_0\,
      S(1) => \addOut_carry__8_i_3__1_n_0\,
      S(0) => \addOut_carry__8_i_4__1_n_0\
    );
\addOut_carry__8_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => \add_bus[3]_40\(39),
      O => \addOut_carry__8_i_1__1_n_0\
    );
\addOut_carry__8_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => \add_bus[3]_40\(38),
      O => \addOut_carry__8_i_2__1_n_0\
    );
\addOut_carry__8_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => \add_bus[3]_40\(37),
      O => \addOut_carry__8_i_3__1_n_0\
    );
\addOut_carry__8_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => \add_bus[3]_40\(36),
      O => \addOut_carry__8_i_4__1_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \add_bus[3]_40\(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^add_bus[4]_41\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__1_n_0\,
      S(0) => \addOut_carry__9_i_5__0_n_0\
    );
\addOut_carry__9_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^add_bus[4]_41\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[4]_41\(42),
      I1 => \^add_bus[4]_41\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[4]_41\(42),
      I1 => P(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => \add_bus[3]_40\(41),
      O => \addOut_carry__9_i_4__1_n_0\
    );
\addOut_carry__9_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => \add_bus[3]_40\(40),
      O => \addOut_carry__9_i_5__0_n_0\
    );
\addOut_carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => \add_bus[3]_40\(3),
      O => \addOut_carry_i_1__1_n_0\
    );
\addOut_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => \add_bus[3]_40\(2),
      O => \addOut_carry_i_2__1_n_0\
    );
\addOut_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => \add_bus[3]_40\(1),
      O => \addOut_carry_i_3__1_n_0\
    );
\addOut_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => \add_bus[3]_40\(0),
      O => \addOut_carry_i_4__1_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_bus[5]_42\ : out STD_LOGIC_VECTOR ( 45 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_bus[4]_41\ : in STD_LOGIC_VECTOR ( 44 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33 is
  signal \addOut_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__2_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \^add_bus[5]_42\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addOut_carry__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addOut_carry__11_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_addOut_carry__11_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \add_bus[5]_42\(45 downto 0) <= \^add_bus[5]_42\(45 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^add_bus[5]_42\(3 downto 0),
      S(3) => \addOut_carry_i_1__2_n_0\,
      S(2) => \addOut_carry_i_2__2_n_0\,
      S(1) => \addOut_carry_i_3__2_n_0\,
      S(0) => \addOut_carry_i_4__2_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^add_bus[5]_42\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__2_n_0\,
      S(2) => \addOut_carry__0_i_2__2_n_0\,
      S(1) => \addOut_carry__0_i_3__2_n_0\,
      S(0) => \addOut_carry__0_i_4__2_n_0\
    );
\addOut_carry__0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => \add_bus[4]_41\(7),
      O => \addOut_carry__0_i_1__2_n_0\
    );
\addOut_carry__0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => \add_bus[4]_41\(6),
      O => \addOut_carry__0_i_2__2_n_0\
    );
\addOut_carry__0_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => \add_bus[4]_41\(5),
      O => \addOut_carry__0_i_3__2_n_0\
    );
\addOut_carry__0_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => \add_bus[4]_41\(4),
      O => \addOut_carry__0_i_4__2_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^add_bus[5]_42\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__2_n_0\,
      S(2) => \addOut_carry__1_i_2__2_n_0\,
      S(1) => \addOut_carry__1_i_3__2_n_0\,
      S(0) => \addOut_carry__1_i_4__2_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \NLW_addOut_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \NLW_addOut_carry__10_CO_UNCONNECTED\(1),
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \add_bus[4]_41\(44 downto 43),
      O(3 downto 2) => \NLW_addOut_carry__10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \^add_bus[5]_42\(45 downto 44),
      S(3 downto 2) => B"01",
      S(1 downto 0) => mul_intermediate_2(1 downto 0)
    );
\addOut_carry__10_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[5]_42\(45),
      I1 => \addOut_carry__10_n_1\,
      O => \axi_rdata_reg[15]\(2)
    );
\addOut_carry__10_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => mul_intermediate_5(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__10_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[5]_42\(44),
      I1 => \^add_bus[5]_42\(45),
      O => \axi_rdata_reg[15]\(1)
    );
\addOut_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[5]_42\(43),
      I1 => \^add_bus[5]_42\(44),
      O => \axi_rdata_reg[15]\(0)
    );
\addOut_carry__11_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => mul_intermediate_4(0),
      CO(3 downto 1) => \NLW_addOut_carry__11_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addOut_carry__11_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\addOut_carry__1_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => \add_bus[4]_41\(11),
      O => \addOut_carry__1_i_1__2_n_0\
    );
\addOut_carry__1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => \add_bus[4]_41\(10),
      O => \addOut_carry__1_i_2__2_n_0\
    );
\addOut_carry__1_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => \add_bus[4]_41\(9),
      O => \addOut_carry__1_i_3__2_n_0\
    );
\addOut_carry__1_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => \add_bus[4]_41\(8),
      O => \addOut_carry__1_i_4__2_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^add_bus[5]_42\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__2_n_0\,
      S(2) => \addOut_carry__2_i_2__2_n_0\,
      S(1) => \addOut_carry__2_i_3__2_n_0\,
      S(0) => \addOut_carry__2_i_4__2_n_0\
    );
\addOut_carry__2_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => \add_bus[4]_41\(15),
      O => \addOut_carry__2_i_1__2_n_0\
    );
\addOut_carry__2_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => \add_bus[4]_41\(14),
      O => \addOut_carry__2_i_2__2_n_0\
    );
\addOut_carry__2_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => \add_bus[4]_41\(13),
      O => \addOut_carry__2_i_3__2_n_0\
    );
\addOut_carry__2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => \add_bus[4]_41\(12),
      O => \addOut_carry__2_i_4__2_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^add_bus[5]_42\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__2_n_0\,
      S(2) => \addOut_carry__3_i_2__2_n_0\,
      S(1) => \addOut_carry__3_i_3__2_n_0\,
      S(0) => \addOut_carry__3_i_4__2_n_0\
    );
\addOut_carry__3_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => \add_bus[4]_41\(19),
      O => \addOut_carry__3_i_1__2_n_0\
    );
\addOut_carry__3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => \add_bus[4]_41\(18),
      O => \addOut_carry__3_i_2__2_n_0\
    );
\addOut_carry__3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => \add_bus[4]_41\(17),
      O => \addOut_carry__3_i_3__2_n_0\
    );
\addOut_carry__3_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => \add_bus[4]_41\(16),
      O => \addOut_carry__3_i_4__2_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^add_bus[5]_42\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__2_n_0\,
      S(2) => \addOut_carry__4_i_2__2_n_0\,
      S(1) => \addOut_carry__4_i_3__2_n_0\,
      S(0) => \addOut_carry__4_i_4__2_n_0\
    );
\addOut_carry__4_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => \add_bus[4]_41\(23),
      O => \addOut_carry__4_i_1__2_n_0\
    );
\addOut_carry__4_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => \add_bus[4]_41\(22),
      O => \addOut_carry__4_i_2__2_n_0\
    );
\addOut_carry__4_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => \add_bus[4]_41\(21),
      O => \addOut_carry__4_i_3__2_n_0\
    );
\addOut_carry__4_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => \add_bus[4]_41\(20),
      O => \addOut_carry__4_i_4__2_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^add_bus[5]_42\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__2_n_0\,
      S(2) => \addOut_carry__5_i_2__2_n_0\,
      S(1) => \addOut_carry__5_i_3__2_n_0\,
      S(0) => \addOut_carry__5_i_4__2_n_0\
    );
\addOut_carry__5_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => \add_bus[4]_41\(27),
      O => \addOut_carry__5_i_1__2_n_0\
    );
\addOut_carry__5_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => \add_bus[4]_41\(26),
      O => \addOut_carry__5_i_2__2_n_0\
    );
\addOut_carry__5_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => \add_bus[4]_41\(25),
      O => \addOut_carry__5_i_3__2_n_0\
    );
\addOut_carry__5_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => \add_bus[4]_41\(24),
      O => \addOut_carry__5_i_4__2_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^add_bus[5]_42\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__2_n_0\,
      S(2) => \addOut_carry__6_i_2__2_n_0\,
      S(1) => \addOut_carry__6_i_3__2_n_0\,
      S(0) => \addOut_carry__6_i_4__2_n_0\
    );
\addOut_carry__6_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => \add_bus[4]_41\(31),
      O => \addOut_carry__6_i_1__2_n_0\
    );
\addOut_carry__6_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => \add_bus[4]_41\(30),
      O => \addOut_carry__6_i_2__2_n_0\
    );
\addOut_carry__6_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => \add_bus[4]_41\(29),
      O => \addOut_carry__6_i_3__2_n_0\
    );
\addOut_carry__6_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => \add_bus[4]_41\(28),
      O => \addOut_carry__6_i_4__2_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^add_bus[5]_42\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__2_n_0\,
      S(2) => \addOut_carry__7_i_2__2_n_0\,
      S(1) => \addOut_carry__7_i_3__2_n_0\,
      S(0) => \addOut_carry__7_i_4__2_n_0\
    );
\addOut_carry__7_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => \add_bus[4]_41\(35),
      O => \addOut_carry__7_i_1__2_n_0\
    );
\addOut_carry__7_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => \add_bus[4]_41\(34),
      O => \addOut_carry__7_i_2__2_n_0\
    );
\addOut_carry__7_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => \add_bus[4]_41\(33),
      O => \addOut_carry__7_i_3__2_n_0\
    );
\addOut_carry__7_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => \add_bus[4]_41\(32),
      O => \addOut_carry__7_i_4__2_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^add_bus[5]_42\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__2_n_0\,
      S(2) => \addOut_carry__8_i_2__2_n_0\,
      S(1) => \addOut_carry__8_i_3__2_n_0\,
      S(0) => \addOut_carry__8_i_4__2_n_0\
    );
\addOut_carry__8_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => \add_bus[4]_41\(39),
      O => \addOut_carry__8_i_1__2_n_0\
    );
\addOut_carry__8_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => \add_bus[4]_41\(38),
      O => \addOut_carry__8_i_2__2_n_0\
    );
\addOut_carry__8_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => \add_bus[4]_41\(37),
      O => \addOut_carry__8_i_3__2_n_0\
    );
\addOut_carry__8_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => \add_bus[4]_41\(36),
      O => \addOut_carry__8_i_4__2_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \add_bus[4]_41\(42),
      DI(2) => mul_intermediate_0(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^add_bus[5]_42\(43 downto 40),
      S(3 downto 2) => mul_intermediate_1(1 downto 0),
      S(1) => \addOut_carry__9_i_4__2_n_0\,
      S(0) => \addOut_carry__9_i_5__1_n_0\
    );
\addOut_carry__9_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^add_bus[5]_42\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[5]_42\(42),
      I1 => \^add_bus[5]_42\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[5]_42\(42),
      I1 => mul_intermediate_3(0),
      O => S(0)
    );
\addOut_carry__9_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => \add_bus[4]_41\(41),
      O => \addOut_carry__9_i_4__2_n_0\
    );
\addOut_carry__9_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => \add_bus[4]_41\(40),
      O => \addOut_carry__9_i_5__1_n_0\
    );
\addOut_carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => \add_bus[4]_41\(3),
      O => \addOut_carry_i_1__2_n_0\
    );
\addOut_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => \add_bus[4]_41\(2),
      O => \addOut_carry_i_2__2_n_0\
    );
\addOut_carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => \add_bus[4]_41\(1),
      O => \addOut_carry_i_3__2_n_0\
    );
\addOut_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => \add_bus[4]_41\(0),
      O => \addOut_carry_i_4__2_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_bus[6]_43\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \axi_rdata_reg[15]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_bus[5]_42\ : in STD_LOGIC_VECTOR ( 45 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34 is
  signal \addOut_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__3_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \^add_bus[6]_43\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_addOut_carry__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \add_bus[6]_43\(46 downto 0) <= \^add_bus[6]_43\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^add_bus[6]_43\(3 downto 0),
      S(3) => \addOut_carry_i_1__3_n_0\,
      S(2) => \addOut_carry_i_2__3_n_0\,
      S(1) => \addOut_carry_i_3__3_n_0\,
      S(0) => \addOut_carry_i_4__3_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^add_bus[6]_43\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__3_n_0\,
      S(2) => \addOut_carry__0_i_2__3_n_0\,
      S(1) => \addOut_carry__0_i_3__3_n_0\,
      S(0) => \addOut_carry__0_i_4__3_n_0\
    );
\addOut_carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => \add_bus[5]_42\(7),
      O => \addOut_carry__0_i_1__3_n_0\
    );
\addOut_carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => \add_bus[5]_42\(6),
      O => \addOut_carry__0_i_2__3_n_0\
    );
\addOut_carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => \add_bus[5]_42\(5),
      O => \addOut_carry__0_i_3__3_n_0\
    );
\addOut_carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => \add_bus[5]_42\(4),
      O => \addOut_carry__0_i_4__3_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^add_bus[6]_43\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__3_n_0\,
      S(2) => \addOut_carry__1_i_2__3_n_0\,
      S(1) => \addOut_carry__1_i_3__3_n_0\,
      S(0) => \addOut_carry__1_i_4__3_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \axi_rdata_reg[15]_0\(0),
      CO(2) => \NLW_addOut_carry__10_CO_UNCONNECTED\(2),
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \add_bus[5]_42\(45 downto 43),
      O(3) => \NLW_addOut_carry__10_O_UNCONNECTED\(3),
      O(2 downto 0) => \^add_bus[6]_43\(46 downto 44),
      S(3) => '1',
      S(2 downto 0) => mul_intermediate_0(2 downto 0)
    );
\addOut_carry__10_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[6]_43\(45),
      I1 => \^add_bus[6]_43\(46),
      O => \axi_rdata_reg[15]_2\(2)
    );
\addOut_carry__10_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[6]_43\(44),
      I1 => \^add_bus[6]_43\(45),
      O => \axi_rdata_reg[15]_2\(1)
    );
\addOut_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[6]_43\(43),
      I1 => \^add_bus[6]_43\(44),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__1_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => \add_bus[5]_42\(11),
      O => \addOut_carry__1_i_1__3_n_0\
    );
\addOut_carry__1_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => \add_bus[5]_42\(10),
      O => \addOut_carry__1_i_2__3_n_0\
    );
\addOut_carry__1_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => \add_bus[5]_42\(9),
      O => \addOut_carry__1_i_3__3_n_0\
    );
\addOut_carry__1_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => \add_bus[5]_42\(8),
      O => \addOut_carry__1_i_4__3_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^add_bus[6]_43\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__3_n_0\,
      S(2) => \addOut_carry__2_i_2__3_n_0\,
      S(1) => \addOut_carry__2_i_3__3_n_0\,
      S(0) => \addOut_carry__2_i_4__3_n_0\
    );
\addOut_carry__2_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => \add_bus[5]_42\(15),
      O => \addOut_carry__2_i_1__3_n_0\
    );
\addOut_carry__2_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => \add_bus[5]_42\(14),
      O => \addOut_carry__2_i_2__3_n_0\
    );
\addOut_carry__2_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => \add_bus[5]_42\(13),
      O => \addOut_carry__2_i_3__3_n_0\
    );
\addOut_carry__2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => \add_bus[5]_42\(12),
      O => \addOut_carry__2_i_4__3_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^add_bus[6]_43\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__3_n_0\,
      S(2) => \addOut_carry__3_i_2__3_n_0\,
      S(1) => \addOut_carry__3_i_3__3_n_0\,
      S(0) => \addOut_carry__3_i_4__3_n_0\
    );
\addOut_carry__3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => \add_bus[5]_42\(19),
      O => \addOut_carry__3_i_1__3_n_0\
    );
\addOut_carry__3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => \add_bus[5]_42\(18),
      O => \addOut_carry__3_i_2__3_n_0\
    );
\addOut_carry__3_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => \add_bus[5]_42\(17),
      O => \addOut_carry__3_i_3__3_n_0\
    );
\addOut_carry__3_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => \add_bus[5]_42\(16),
      O => \addOut_carry__3_i_4__3_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^add_bus[6]_43\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__3_n_0\,
      S(2) => \addOut_carry__4_i_2__3_n_0\,
      S(1) => \addOut_carry__4_i_3__3_n_0\,
      S(0) => \addOut_carry__4_i_4__3_n_0\
    );
\addOut_carry__4_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => \add_bus[5]_42\(23),
      O => \addOut_carry__4_i_1__3_n_0\
    );
\addOut_carry__4_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => \add_bus[5]_42\(22),
      O => \addOut_carry__4_i_2__3_n_0\
    );
\addOut_carry__4_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => \add_bus[5]_42\(21),
      O => \addOut_carry__4_i_3__3_n_0\
    );
\addOut_carry__4_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => \add_bus[5]_42\(20),
      O => \addOut_carry__4_i_4__3_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^add_bus[6]_43\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__3_n_0\,
      S(2) => \addOut_carry__5_i_2__3_n_0\,
      S(1) => \addOut_carry__5_i_3__3_n_0\,
      S(0) => \addOut_carry__5_i_4__3_n_0\
    );
\addOut_carry__5_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => \add_bus[5]_42\(27),
      O => \addOut_carry__5_i_1__3_n_0\
    );
\addOut_carry__5_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => \add_bus[5]_42\(26),
      O => \addOut_carry__5_i_2__3_n_0\
    );
\addOut_carry__5_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => \add_bus[5]_42\(25),
      O => \addOut_carry__5_i_3__3_n_0\
    );
\addOut_carry__5_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => \add_bus[5]_42\(24),
      O => \addOut_carry__5_i_4__3_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^add_bus[6]_43\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__3_n_0\,
      S(2) => \addOut_carry__6_i_2__3_n_0\,
      S(1) => \addOut_carry__6_i_3__3_n_0\,
      S(0) => \addOut_carry__6_i_4__3_n_0\
    );
\addOut_carry__6_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => \add_bus[5]_42\(31),
      O => \addOut_carry__6_i_1__3_n_0\
    );
\addOut_carry__6_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => \add_bus[5]_42\(30),
      O => \addOut_carry__6_i_2__3_n_0\
    );
\addOut_carry__6_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => \add_bus[5]_42\(29),
      O => \addOut_carry__6_i_3__3_n_0\
    );
\addOut_carry__6_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => \add_bus[5]_42\(28),
      O => \addOut_carry__6_i_4__3_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^add_bus[6]_43\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__3_n_0\,
      S(2) => \addOut_carry__7_i_2__3_n_0\,
      S(1) => \addOut_carry__7_i_3__3_n_0\,
      S(0) => \addOut_carry__7_i_4__3_n_0\
    );
\addOut_carry__7_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => \add_bus[5]_42\(35),
      O => \addOut_carry__7_i_1__3_n_0\
    );
\addOut_carry__7_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => \add_bus[5]_42\(34),
      O => \addOut_carry__7_i_2__3_n_0\
    );
\addOut_carry__7_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => \add_bus[5]_42\(33),
      O => \addOut_carry__7_i_3__3_n_0\
    );
\addOut_carry__7_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => \add_bus[5]_42\(32),
      O => \addOut_carry__7_i_4__3_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^add_bus[6]_43\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__3_n_0\,
      S(2) => \addOut_carry__8_i_2__3_n_0\,
      S(1) => \addOut_carry__8_i_3__3_n_0\,
      S(0) => \addOut_carry__8_i_4__3_n_0\
    );
\addOut_carry__8_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => \add_bus[5]_42\(39),
      O => \addOut_carry__8_i_1__3_n_0\
    );
\addOut_carry__8_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => \add_bus[5]_42\(38),
      O => \addOut_carry__8_i_2__3_n_0\
    );
\addOut_carry__8_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => \add_bus[5]_42\(37),
      O => \addOut_carry__8_i_3__3_n_0\
    );
\addOut_carry__8_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => \add_bus[5]_42\(36),
      O => \addOut_carry__8_i_4__3_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \add_bus[5]_42\(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^add_bus[6]_43\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__3_n_0\,
      S(0) => \addOut_carry__9_i_5__2_n_0\
    );
\addOut_carry__9_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^add_bus[6]_43\(42),
      O => \axi_rdata_reg[15]_3\(0)
    );
\addOut_carry__9_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^add_bus[6]_43\(42),
      I1 => \^add_bus[6]_43\(43),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__9_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^add_bus[6]_43\(42),
      I1 => P(0),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__9_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => \add_bus[5]_42\(41),
      O => \addOut_carry__9_i_4__3_n_0\
    );
\addOut_carry__9_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => \add_bus[5]_42\(40),
      O => \addOut_carry__9_i_5__2_n_0\
    );
\addOut_carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => \add_bus[5]_42\(3),
      O => \addOut_carry_i_1__3_n_0\
    );
\addOut_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => \add_bus[5]_42\(2),
      O => \addOut_carry_i_2__3_n_0\
    );
\addOut_carry_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => \add_bus[5]_42\(1),
      O => \addOut_carry_i_3__3_n_0\
    );
\addOut_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => \add_bus[5]_42\(0),
      O => \addOut_carry_i_4__3_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \add_bus[6]_43\ : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35 is
  signal \addOut_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__4_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[7]_44\ : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__4_n_0\,
      S(2) => \addOut_carry_i_2__4_n_0\,
      S(1) => \addOut_carry_i_3__4_n_0\,
      S(0) => \addOut_carry_i_4__4_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__4_n_0\,
      S(2) => \addOut_carry__0_i_2__4_n_0\,
      S(1) => \addOut_carry__0_i_3__4_n_0\,
      S(0) => \addOut_carry__0_i_4__4_n_0\
    );
\addOut_carry__0_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => \add_bus[6]_43\(7),
      O => \addOut_carry__0_i_1__4_n_0\
    );
\addOut_carry__0_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => \add_bus[6]_43\(6),
      O => \addOut_carry__0_i_2__4_n_0\
    );
\addOut_carry__0_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => \add_bus[6]_43\(5),
      O => \addOut_carry__0_i_3__4_n_0\
    );
\addOut_carry__0_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => \add_bus[6]_43\(4),
      O => \addOut_carry__0_i_4__4_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__4_n_0\,
      S(2) => \addOut_carry__1_i_2__4_n_0\,
      S(1) => \addOut_carry__1_i_3__4_n_0\,
      S(0) => \addOut_carry__1_i_4__4_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \axi_rdata_reg[16]\(0),
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \add_bus[6]_43\(46 downto 43),
      O(3) => \add_bus[7]_44\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => S(3 downto 0)
    );
\addOut_carry__10_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[7]_44\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_bus[7]_44\(47),
      I1 => CO(0),
      O => \axi_rdata_reg[16]_0\(0)
    );
\addOut_carry__1_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => \add_bus[6]_43\(11),
      O => \addOut_carry__1_i_1__4_n_0\
    );
\addOut_carry__1_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => \add_bus[6]_43\(10),
      O => \addOut_carry__1_i_2__4_n_0\
    );
\addOut_carry__1_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => \add_bus[6]_43\(9),
      O => \addOut_carry__1_i_3__4_n_0\
    );
\addOut_carry__1_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => \add_bus[6]_43\(8),
      O => \addOut_carry__1_i_4__4_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__4_n_0\,
      S(2) => \addOut_carry__2_i_2__4_n_0\,
      S(1) => \addOut_carry__2_i_3__4_n_0\,
      S(0) => \addOut_carry__2_i_4__4_n_0\
    );
\addOut_carry__2_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => \add_bus[6]_43\(15),
      O => \addOut_carry__2_i_1__4_n_0\
    );
\addOut_carry__2_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => \add_bus[6]_43\(14),
      O => \addOut_carry__2_i_2__4_n_0\
    );
\addOut_carry__2_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => \add_bus[6]_43\(13),
      O => \addOut_carry__2_i_3__4_n_0\
    );
\addOut_carry__2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => \add_bus[6]_43\(12),
      O => \addOut_carry__2_i_4__4_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__4_n_0\,
      S(2) => \addOut_carry__3_i_2__4_n_0\,
      S(1) => \addOut_carry__3_i_3__4_n_0\,
      S(0) => \addOut_carry__3_i_4__4_n_0\
    );
\addOut_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => \add_bus[6]_43\(19),
      O => \addOut_carry__3_i_1__4_n_0\
    );
\addOut_carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => \add_bus[6]_43\(18),
      O => \addOut_carry__3_i_2__4_n_0\
    );
\addOut_carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => \add_bus[6]_43\(17),
      O => \addOut_carry__3_i_3__4_n_0\
    );
\addOut_carry__3_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => \add_bus[6]_43\(16),
      O => \addOut_carry__3_i_4__4_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__4_n_0\,
      S(2) => \addOut_carry__4_i_2__4_n_0\,
      S(1) => \addOut_carry__4_i_3__4_n_0\,
      S(0) => \addOut_carry__4_i_4__4_n_0\
    );
\addOut_carry__4_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => \add_bus[6]_43\(23),
      O => \addOut_carry__4_i_1__4_n_0\
    );
\addOut_carry__4_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => \add_bus[6]_43\(22),
      O => \addOut_carry__4_i_2__4_n_0\
    );
\addOut_carry__4_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => \add_bus[6]_43\(21),
      O => \addOut_carry__4_i_3__4_n_0\
    );
\addOut_carry__4_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => \add_bus[6]_43\(20),
      O => \addOut_carry__4_i_4__4_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__4_n_0\,
      S(2) => \addOut_carry__5_i_2__4_n_0\,
      S(1) => \addOut_carry__5_i_3__4_n_0\,
      S(0) => \addOut_carry__5_i_4__4_n_0\
    );
\addOut_carry__5_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => \add_bus[6]_43\(27),
      O => \addOut_carry__5_i_1__4_n_0\
    );
\addOut_carry__5_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => \add_bus[6]_43\(26),
      O => \addOut_carry__5_i_2__4_n_0\
    );
\addOut_carry__5_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => \add_bus[6]_43\(25),
      O => \addOut_carry__5_i_3__4_n_0\
    );
\addOut_carry__5_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => \add_bus[6]_43\(24),
      O => \addOut_carry__5_i_4__4_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__4_n_0\,
      S(2) => \addOut_carry__6_i_2__4_n_0\,
      S(1) => \addOut_carry__6_i_3__4_n_0\,
      S(0) => \addOut_carry__6_i_4__4_n_0\
    );
\addOut_carry__6_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => \add_bus[6]_43\(31),
      O => \addOut_carry__6_i_1__4_n_0\
    );
\addOut_carry__6_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => \add_bus[6]_43\(30),
      O => \addOut_carry__6_i_2__4_n_0\
    );
\addOut_carry__6_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => \add_bus[6]_43\(29),
      O => \addOut_carry__6_i_3__4_n_0\
    );
\addOut_carry__6_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => \add_bus[6]_43\(28),
      O => \addOut_carry__6_i_4__4_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__4_n_0\,
      S(2) => \addOut_carry__7_i_2__4_n_0\,
      S(1) => \addOut_carry__7_i_3__4_n_0\,
      S(0) => \addOut_carry__7_i_4__4_n_0\
    );
\addOut_carry__7_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => \add_bus[6]_43\(35),
      O => \addOut_carry__7_i_1__4_n_0\
    );
\addOut_carry__7_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => \add_bus[6]_43\(34),
      O => \addOut_carry__7_i_2__4_n_0\
    );
\addOut_carry__7_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => \add_bus[6]_43\(33),
      O => \addOut_carry__7_i_3__4_n_0\
    );
\addOut_carry__7_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => \add_bus[6]_43\(32),
      O => \addOut_carry__7_i_4__4_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__4_n_0\,
      S(2) => \addOut_carry__8_i_2__4_n_0\,
      S(1) => \addOut_carry__8_i_3__4_n_0\,
      S(0) => \addOut_carry__8_i_4__4_n_0\
    );
\addOut_carry__8_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => \add_bus[6]_43\(39),
      O => \addOut_carry__8_i_1__4_n_0\
    );
\addOut_carry__8_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => \add_bus[6]_43\(38),
      O => \addOut_carry__8_i_2__4_n_0\
    );
\addOut_carry__8_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => \add_bus[6]_43\(37),
      O => \addOut_carry__8_i_3__4_n_0\
    );
\addOut_carry__8_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => \add_bus[6]_43\(36),
      O => \addOut_carry__8_i_4__4_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => \add_bus[6]_43\(42),
      DI(2) => mul_intermediate_0(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => mul_intermediate_1(1 downto 0),
      S(1) => \addOut_carry__9_i_4__4_n_0\,
      S(0) => \addOut_carry__9_i_5__3_n_0\
    );
\addOut_carry__9_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_2(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => \add_bus[6]_43\(41),
      O => \addOut_carry__9_i_4__4_n_0\
    );
\addOut_carry__9_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => \add_bus[6]_43\(40),
      O => \addOut_carry__9_i_5__3_n_0\
    );
\addOut_carry_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => \add_bus[6]_43\(3),
      O => \addOut_carry_i_1__4_n_0\
    );
\addOut_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => \add_bus[6]_43\(2),
      O => \addOut_carry_i_2__4_n_0\
    );
\addOut_carry_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => \add_bus[6]_43\(1),
      O => \addOut_carry_i_3__4_n_0\
    );
\addOut_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => \add_bus[6]_43\(0),
      O => \addOut_carry_i_4__4_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36 is
  signal \addOut_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__5_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[8]_45\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__5_n_0\,
      S(2) => \addOut_carry_i_2__5_n_0\,
      S(1) => \addOut_carry_i_3__5_n_0\,
      S(0) => \addOut_carry_i_4__5_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__5_n_0\,
      S(2) => \addOut_carry__0_i_2__5_n_0\,
      S(1) => \addOut_carry__0_i_3__5_n_0\,
      S(0) => \addOut_carry__0_i_4__5_n_0\
    );
\addOut_carry__0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__5_n_0\
    );
\addOut_carry__0_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__5_n_0\
    );
\addOut_carry__0_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__5_n_0\
    );
\addOut_carry__0_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__5_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__5_n_0\,
      S(2) => \addOut_carry__1_i_2__5_n_0\,
      S(1) => \addOut_carry__1_i_3__5_n_0\,
      S(0) => \addOut_carry__1_i_4__5_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[8]_45\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_2(3 downto 0)
    );
\addOut_carry__10_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[8]_45\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[8]_45\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_3(0)
    );
\addOut_carry__11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[8]_45\(47),
      I1 => \add_bus[8]_45\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__5_n_0\
    );
\addOut_carry__1_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__5_n_0\
    );
\addOut_carry__1_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__5_n_0\
    );
\addOut_carry__1_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__5_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__5_n_0\,
      S(2) => \addOut_carry__2_i_2__5_n_0\,
      S(1) => \addOut_carry__2_i_3__5_n_0\,
      S(0) => \addOut_carry__2_i_4__5_n_0\
    );
\addOut_carry__2_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__5_n_0\
    );
\addOut_carry__2_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__5_n_0\
    );
\addOut_carry__2_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__5_n_0\
    );
\addOut_carry__2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__5_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__5_n_0\,
      S(2) => \addOut_carry__3_i_2__5_n_0\,
      S(1) => \addOut_carry__3_i_3__5_n_0\,
      S(0) => \addOut_carry__3_i_4__5_n_0\
    );
\addOut_carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__5_n_0\
    );
\addOut_carry__3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__5_n_0\
    );
\addOut_carry__3_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__5_n_0\
    );
\addOut_carry__3_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__5_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__5_n_0\,
      S(2) => \addOut_carry__4_i_2__5_n_0\,
      S(1) => \addOut_carry__4_i_3__5_n_0\,
      S(0) => \addOut_carry__4_i_4__5_n_0\
    );
\addOut_carry__4_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__5_n_0\
    );
\addOut_carry__4_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__5_n_0\
    );
\addOut_carry__4_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__5_n_0\
    );
\addOut_carry__4_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__5_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__5_n_0\,
      S(2) => \addOut_carry__5_i_2__5_n_0\,
      S(1) => \addOut_carry__5_i_3__5_n_0\,
      S(0) => \addOut_carry__5_i_4__5_n_0\
    );
\addOut_carry__5_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__5_n_0\
    );
\addOut_carry__5_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__5_n_0\
    );
\addOut_carry__5_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__5_n_0\
    );
\addOut_carry__5_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__5_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__5_n_0\,
      S(2) => \addOut_carry__6_i_2__5_n_0\,
      S(1) => \addOut_carry__6_i_3__5_n_0\,
      S(0) => \addOut_carry__6_i_4__5_n_0\
    );
\addOut_carry__6_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__5_n_0\
    );
\addOut_carry__6_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__5_n_0\
    );
\addOut_carry__6_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__5_n_0\
    );
\addOut_carry__6_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__5_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__5_n_0\,
      S(2) => \addOut_carry__7_i_2__5_n_0\,
      S(1) => \addOut_carry__7_i_3__5_n_0\,
      S(0) => \addOut_carry__7_i_4__5_n_0\
    );
\addOut_carry__7_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__5_n_0\
    );
\addOut_carry__7_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__5_n_0\
    );
\addOut_carry__7_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__5_n_0\
    );
\addOut_carry__7_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__5_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__5_n_0\,
      S(2) => \addOut_carry__8_i_2__5_n_0\,
      S(1) => \addOut_carry__8_i_3__5_n_0\,
      S(0) => \addOut_carry__8_i_4__5_n_0\
    );
\addOut_carry__8_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__5_n_0\
    );
\addOut_carry__8_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__5_n_0\
    );
\addOut_carry__8_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__5_n_0\
    );
\addOut_carry__8_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__5_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_1(1 downto 0),
      S(1) => \addOut_carry__9_i_4__5_n_0\,
      S(0) => \addOut_carry__9_i_5__4_n_0\
    );
\addOut_carry__9_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__5_n_0\
    );
\addOut_carry__9_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__4_n_0\
    );
\addOut_carry_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__5_n_0\
    );
\addOut_carry_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__5_n_0\
    );
\addOut_carry_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__5_n_0\
    );
\addOut_carry_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__5_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37 is
  signal \addOut_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__6_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[9]_46\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__6_n_0\,
      S(2) => \addOut_carry_i_2__6_n_0\,
      S(1) => \addOut_carry_i_3__6_n_0\,
      S(0) => \addOut_carry_i_4__6_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__6_n_0\,
      S(2) => \addOut_carry__0_i_2__6_n_0\,
      S(1) => \addOut_carry__0_i_3__6_n_0\,
      S(0) => \addOut_carry__0_i_4__6_n_0\
    );
\addOut_carry__0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__6_n_0\
    );
\addOut_carry__0_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__6_n_0\
    );
\addOut_carry__0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__6_n_0\
    );
\addOut_carry__0_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__6_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__6_n_0\,
      S(2) => \addOut_carry__1_i_2__6_n_0\,
      S(1) => \addOut_carry__1_i_3__6_n_0\,
      S(0) => \addOut_carry__1_i_4__6_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[9]_46\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_2(3 downto 0)
    );
\addOut_carry__10_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[9]_46\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[9]_46\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_3(0)
    );
\addOut_carry__11_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[9]_46\(47),
      I1 => \add_bus[9]_46\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__6_n_0\
    );
\addOut_carry__1_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__6_n_0\
    );
\addOut_carry__1_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__6_n_0\
    );
\addOut_carry__1_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__6_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__6_n_0\,
      S(2) => \addOut_carry__2_i_2__6_n_0\,
      S(1) => \addOut_carry__2_i_3__6_n_0\,
      S(0) => \addOut_carry__2_i_4__6_n_0\
    );
\addOut_carry__2_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__6_n_0\
    );
\addOut_carry__2_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__6_n_0\
    );
\addOut_carry__2_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__6_n_0\
    );
\addOut_carry__2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__6_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__6_n_0\,
      S(2) => \addOut_carry__3_i_2__6_n_0\,
      S(1) => \addOut_carry__3_i_3__6_n_0\,
      S(0) => \addOut_carry__3_i_4__6_n_0\
    );
\addOut_carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__6_n_0\
    );
\addOut_carry__3_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__6_n_0\
    );
\addOut_carry__3_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__6_n_0\
    );
\addOut_carry__3_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__6_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__6_n_0\,
      S(2) => \addOut_carry__4_i_2__6_n_0\,
      S(1) => \addOut_carry__4_i_3__6_n_0\,
      S(0) => \addOut_carry__4_i_4__6_n_0\
    );
\addOut_carry__4_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__6_n_0\
    );
\addOut_carry__4_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__6_n_0\
    );
\addOut_carry__4_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__6_n_0\
    );
\addOut_carry__4_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__6_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__6_n_0\,
      S(2) => \addOut_carry__5_i_2__6_n_0\,
      S(1) => \addOut_carry__5_i_3__6_n_0\,
      S(0) => \addOut_carry__5_i_4__6_n_0\
    );
\addOut_carry__5_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__6_n_0\
    );
\addOut_carry__5_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__6_n_0\
    );
\addOut_carry__5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__6_n_0\
    );
\addOut_carry__5_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__6_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__6_n_0\,
      S(2) => \addOut_carry__6_i_2__6_n_0\,
      S(1) => \addOut_carry__6_i_3__6_n_0\,
      S(0) => \addOut_carry__6_i_4__6_n_0\
    );
\addOut_carry__6_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__6_n_0\
    );
\addOut_carry__6_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__6_n_0\
    );
\addOut_carry__6_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__6_n_0\
    );
\addOut_carry__6_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__6_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__6_n_0\,
      S(2) => \addOut_carry__7_i_2__6_n_0\,
      S(1) => \addOut_carry__7_i_3__6_n_0\,
      S(0) => \addOut_carry__7_i_4__6_n_0\
    );
\addOut_carry__7_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__6_n_0\
    );
\addOut_carry__7_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__6_n_0\
    );
\addOut_carry__7_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__6_n_0\
    );
\addOut_carry__7_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__6_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__6_n_0\,
      S(2) => \addOut_carry__8_i_2__6_n_0\,
      S(1) => \addOut_carry__8_i_3__6_n_0\,
      S(0) => \addOut_carry__8_i_4__6_n_0\
    );
\addOut_carry__8_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__6_n_0\
    );
\addOut_carry__8_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__6_n_0\
    );
\addOut_carry__8_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__6_n_0\
    );
\addOut_carry__8_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__6_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__6_n_0\,
      S(0) => \addOut_carry__9_i_5__5_n_0\
    );
\addOut_carry__9_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_4(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__6_n_0\
    );
\addOut_carry__9_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__5_n_0\
    );
\addOut_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__6_n_0\
    );
\addOut_carry_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__6_n_0\
    );
\addOut_carry_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__6_n_0\
    );
\addOut_carry_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__6_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38 is
  signal \addOut_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__7_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[10]_47\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__7_n_0\,
      S(2) => \addOut_carry_i_2__7_n_0\,
      S(1) => \addOut_carry_i_3__7_n_0\,
      S(0) => \addOut_carry_i_4__7_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__7_n_0\,
      S(2) => \addOut_carry__0_i_2__7_n_0\,
      S(1) => \addOut_carry__0_i_3__7_n_0\,
      S(0) => \addOut_carry__0_i_4__7_n_0\
    );
\addOut_carry__0_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__7_n_0\
    );
\addOut_carry__0_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__7_n_0\
    );
\addOut_carry__0_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__7_n_0\
    );
\addOut_carry__0_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__7_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__7_n_0\,
      S(2) => \addOut_carry__1_i_2__7_n_0\,
      S(1) => \addOut_carry__1_i_3__7_n_0\,
      S(0) => \addOut_carry__1_i_4__7_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[10]_47\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_2(3 downto 0)
    );
\addOut_carry__10_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[10]_47\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[10]_47\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_3(0)
    );
\addOut_carry__11_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[10]_47\(47),
      I1 => \add_bus[10]_47\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__7_n_0\
    );
\addOut_carry__1_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__7_n_0\
    );
\addOut_carry__1_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__7_n_0\
    );
\addOut_carry__1_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__7_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__7_n_0\,
      S(2) => \addOut_carry__2_i_2__7_n_0\,
      S(1) => \addOut_carry__2_i_3__7_n_0\,
      S(0) => \addOut_carry__2_i_4__7_n_0\
    );
\addOut_carry__2_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__7_n_0\
    );
\addOut_carry__2_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__7_n_0\
    );
\addOut_carry__2_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__7_n_0\
    );
\addOut_carry__2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__7_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__7_n_0\,
      S(2) => \addOut_carry__3_i_2__7_n_0\,
      S(1) => \addOut_carry__3_i_3__7_n_0\,
      S(0) => \addOut_carry__3_i_4__7_n_0\
    );
\addOut_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__7_n_0\
    );
\addOut_carry__3_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__7_n_0\
    );
\addOut_carry__3_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__7_n_0\
    );
\addOut_carry__3_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__7_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__7_n_0\,
      S(2) => \addOut_carry__4_i_2__7_n_0\,
      S(1) => \addOut_carry__4_i_3__7_n_0\,
      S(0) => \addOut_carry__4_i_4__7_n_0\
    );
\addOut_carry__4_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__7_n_0\
    );
\addOut_carry__4_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__7_n_0\
    );
\addOut_carry__4_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__7_n_0\
    );
\addOut_carry__4_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__7_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__7_n_0\,
      S(2) => \addOut_carry__5_i_2__7_n_0\,
      S(1) => \addOut_carry__5_i_3__7_n_0\,
      S(0) => \addOut_carry__5_i_4__7_n_0\
    );
\addOut_carry__5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__7_n_0\
    );
\addOut_carry__5_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__7_n_0\
    );
\addOut_carry__5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__7_n_0\
    );
\addOut_carry__5_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__7_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__7_n_0\,
      S(2) => \addOut_carry__6_i_2__7_n_0\,
      S(1) => \addOut_carry__6_i_3__7_n_0\,
      S(0) => \addOut_carry__6_i_4__7_n_0\
    );
\addOut_carry__6_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__7_n_0\
    );
\addOut_carry__6_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__7_n_0\
    );
\addOut_carry__6_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__7_n_0\
    );
\addOut_carry__6_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__7_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__7_n_0\,
      S(2) => \addOut_carry__7_i_2__7_n_0\,
      S(1) => \addOut_carry__7_i_3__7_n_0\,
      S(0) => \addOut_carry__7_i_4__7_n_0\
    );
\addOut_carry__7_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__7_n_0\
    );
\addOut_carry__7_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__7_n_0\
    );
\addOut_carry__7_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__7_n_0\
    );
\addOut_carry__7_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__7_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__7_n_0\,
      S(2) => \addOut_carry__8_i_2__7_n_0\,
      S(1) => \addOut_carry__8_i_3__7_n_0\,
      S(0) => \addOut_carry__8_i_4__7_n_0\
    );
\addOut_carry__8_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__7_n_0\
    );
\addOut_carry__8_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__7_n_0\
    );
\addOut_carry__8_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__7_n_0\
    );
\addOut_carry__8_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__7_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_1(1 downto 0),
      S(1) => \addOut_carry__9_i_4__7_n_0\,
      S(0) => \addOut_carry__9_i_5__6_n_0\
    );
\addOut_carry__9_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__7_n_0\
    );
\addOut_carry__9_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__6_n_0\
    );
\addOut_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__7_n_0\
    );
\addOut_carry_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__7_n_0\
    );
\addOut_carry_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__7_n_0\
    );
\addOut_carry_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__7_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4 is
  signal \addOut_carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__11_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__12_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[15]_52\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__12_n_0\,
      S(2) => \addOut_carry_i_2__12_n_0\,
      S(1) => \addOut_carry_i_3__12_n_0\,
      S(0) => \addOut_carry_i_4__12_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__12_n_0\,
      S(2) => \addOut_carry__0_i_2__12_n_0\,
      S(1) => \addOut_carry__0_i_3__12_n_0\,
      S(0) => \addOut_carry__0_i_4__12_n_0\
    );
\addOut_carry__0_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__12_n_0\
    );
\addOut_carry__0_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__12_n_0\
    );
\addOut_carry__0_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__12_n_0\
    );
\addOut_carry__0_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__12_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__12_n_0\,
      S(2) => \addOut_carry__1_i_2__12_n_0\,
      S(1) => \addOut_carry__1_i_3__12_n_0\,
      S(0) => \addOut_carry__1_i_4__12_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[15]_52\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[15]_52\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[15]_52\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[15]_52\(47),
      I1 => \add_bus[15]_52\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__12_n_0\
    );
\addOut_carry__1_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__12_n_0\
    );
\addOut_carry__1_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__12_n_0\
    );
\addOut_carry__1_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__12_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__12_n_0\,
      S(2) => \addOut_carry__2_i_2__12_n_0\,
      S(1) => \addOut_carry__2_i_3__12_n_0\,
      S(0) => \addOut_carry__2_i_4__12_n_0\
    );
\addOut_carry__2_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__12_n_0\
    );
\addOut_carry__2_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__12_n_0\
    );
\addOut_carry__2_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__12_n_0\
    );
\addOut_carry__2_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__12_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__12_n_0\,
      S(2) => \addOut_carry__3_i_2__12_n_0\,
      S(1) => \addOut_carry__3_i_3__12_n_0\,
      S(0) => \addOut_carry__3_i_4__12_n_0\
    );
\addOut_carry__3_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__12_n_0\
    );
\addOut_carry__3_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__12_n_0\
    );
\addOut_carry__3_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__12_n_0\
    );
\addOut_carry__3_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__12_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__12_n_0\,
      S(2) => \addOut_carry__4_i_2__12_n_0\,
      S(1) => \addOut_carry__4_i_3__12_n_0\,
      S(0) => \addOut_carry__4_i_4__12_n_0\
    );
\addOut_carry__4_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__12_n_0\
    );
\addOut_carry__4_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__12_n_0\
    );
\addOut_carry__4_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__12_n_0\
    );
\addOut_carry__4_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__12_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__12_n_0\,
      S(2) => \addOut_carry__5_i_2__12_n_0\,
      S(1) => \addOut_carry__5_i_3__12_n_0\,
      S(0) => \addOut_carry__5_i_4__12_n_0\
    );
\addOut_carry__5_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__12_n_0\
    );
\addOut_carry__5_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__12_n_0\
    );
\addOut_carry__5_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__12_n_0\
    );
\addOut_carry__5_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__12_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__12_n_0\,
      S(2) => \addOut_carry__6_i_2__12_n_0\,
      S(1) => \addOut_carry__6_i_3__12_n_0\,
      S(0) => \addOut_carry__6_i_4__12_n_0\
    );
\addOut_carry__6_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__12_n_0\
    );
\addOut_carry__6_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__12_n_0\
    );
\addOut_carry__6_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__12_n_0\
    );
\addOut_carry__6_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__12_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__12_n_0\,
      S(2) => \addOut_carry__7_i_2__12_n_0\,
      S(1) => \addOut_carry__7_i_3__12_n_0\,
      S(0) => \addOut_carry__7_i_4__12_n_0\
    );
\addOut_carry__7_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__12_n_0\
    );
\addOut_carry__7_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__12_n_0\
    );
\addOut_carry__7_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__12_n_0\
    );
\addOut_carry__7_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__12_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__12_n_0\,
      S(2) => \addOut_carry__8_i_2__12_n_0\,
      S(1) => \addOut_carry__8_i_3__12_n_0\,
      S(0) => \addOut_carry__8_i_4__12_n_0\
    );
\addOut_carry__8_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__12_n_0\
    );
\addOut_carry__8_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__12_n_0\
    );
\addOut_carry__8_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__12_n_0\
    );
\addOut_carry__8_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__12_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__12_n_0\,
      S(0) => \addOut_carry__9_i_5__11_n_0\
    );
\addOut_carry__9_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__12_n_0\
    );
\addOut_carry__9_i_5__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__11_n_0\
    );
\addOut_carry_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__12_n_0\
    );
\addOut_carry_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__12_n_0\
    );
\addOut_carry_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__12_n_0\
    );
\addOut_carry_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__12_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5 is
  signal \addOut_carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__12_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__13_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[16]_53\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__13_n_0\,
      S(2) => \addOut_carry_i_2__13_n_0\,
      S(1) => \addOut_carry_i_3__13_n_0\,
      S(0) => \addOut_carry_i_4__13_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__13_n_0\,
      S(2) => \addOut_carry__0_i_2__13_n_0\,
      S(1) => \addOut_carry__0_i_3__13_n_0\,
      S(0) => \addOut_carry__0_i_4__13_n_0\
    );
\addOut_carry__0_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__13_n_0\
    );
\addOut_carry__0_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__13_n_0\
    );
\addOut_carry__0_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__13_n_0\
    );
\addOut_carry__0_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__13_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__13_n_0\,
      S(2) => \addOut_carry__1_i_2__13_n_0\,
      S(1) => \addOut_carry__1_i_3__13_n_0\,
      S(0) => \addOut_carry__1_i_4__13_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[16]_53\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[16]_53\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[16]_53\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[16]_53\(47),
      I1 => \add_bus[16]_53\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__13_n_0\
    );
\addOut_carry__1_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__13_n_0\
    );
\addOut_carry__1_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__13_n_0\
    );
\addOut_carry__1_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__13_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__13_n_0\,
      S(2) => \addOut_carry__2_i_2__13_n_0\,
      S(1) => \addOut_carry__2_i_3__13_n_0\,
      S(0) => \addOut_carry__2_i_4__13_n_0\
    );
\addOut_carry__2_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__13_n_0\
    );
\addOut_carry__2_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__13_n_0\
    );
\addOut_carry__2_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__13_n_0\
    );
\addOut_carry__2_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__13_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__13_n_0\,
      S(2) => \addOut_carry__3_i_2__13_n_0\,
      S(1) => \addOut_carry__3_i_3__13_n_0\,
      S(0) => \addOut_carry__3_i_4__13_n_0\
    );
\addOut_carry__3_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__13_n_0\
    );
\addOut_carry__3_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__13_n_0\
    );
\addOut_carry__3_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__13_n_0\
    );
\addOut_carry__3_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__13_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__13_n_0\,
      S(2) => \addOut_carry__4_i_2__13_n_0\,
      S(1) => \addOut_carry__4_i_3__13_n_0\,
      S(0) => \addOut_carry__4_i_4__13_n_0\
    );
\addOut_carry__4_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__13_n_0\
    );
\addOut_carry__4_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__13_n_0\
    );
\addOut_carry__4_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__13_n_0\
    );
\addOut_carry__4_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__13_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__13_n_0\,
      S(2) => \addOut_carry__5_i_2__13_n_0\,
      S(1) => \addOut_carry__5_i_3__13_n_0\,
      S(0) => \addOut_carry__5_i_4__13_n_0\
    );
\addOut_carry__5_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__13_n_0\
    );
\addOut_carry__5_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__13_n_0\
    );
\addOut_carry__5_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__13_n_0\
    );
\addOut_carry__5_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__13_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__13_n_0\,
      S(2) => \addOut_carry__6_i_2__13_n_0\,
      S(1) => \addOut_carry__6_i_3__13_n_0\,
      S(0) => \addOut_carry__6_i_4__13_n_0\
    );
\addOut_carry__6_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__13_n_0\
    );
\addOut_carry__6_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__13_n_0\
    );
\addOut_carry__6_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__13_n_0\
    );
\addOut_carry__6_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__13_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__13_n_0\,
      S(2) => \addOut_carry__7_i_2__13_n_0\,
      S(1) => \addOut_carry__7_i_3__13_n_0\,
      S(0) => \addOut_carry__7_i_4__13_n_0\
    );
\addOut_carry__7_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__13_n_0\
    );
\addOut_carry__7_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__13_n_0\
    );
\addOut_carry__7_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__13_n_0\
    );
\addOut_carry__7_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__13_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__13_n_0\,
      S(2) => \addOut_carry__8_i_2__13_n_0\,
      S(1) => \addOut_carry__8_i_3__13_n_0\,
      S(0) => \addOut_carry__8_i_4__13_n_0\
    );
\addOut_carry__8_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__13_n_0\
    );
\addOut_carry__8_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__13_n_0\
    );
\addOut_carry__8_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__13_n_0\
    );
\addOut_carry__8_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__13_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__13_n_0\,
      S(0) => \addOut_carry__9_i_5__12_n_0\
    );
\addOut_carry__9_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__13_n_0\
    );
\addOut_carry__9_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__12_n_0\
    );
\addOut_carry_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__13_n_0\
    );
\addOut_carry_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__13_n_0\
    );
\addOut_carry_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__13_n_0\
    );
\addOut_carry_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__13_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6 is
  signal \addOut_carry__0_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__13_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__14_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[17]_54\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__14_n_0\,
      S(2) => \addOut_carry_i_2__14_n_0\,
      S(1) => \addOut_carry_i_3__14_n_0\,
      S(0) => \addOut_carry_i_4__14_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__14_n_0\,
      S(2) => \addOut_carry__0_i_2__14_n_0\,
      S(1) => \addOut_carry__0_i_3__14_n_0\,
      S(0) => \addOut_carry__0_i_4__14_n_0\
    );
\addOut_carry__0_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__14_n_0\
    );
\addOut_carry__0_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__14_n_0\
    );
\addOut_carry__0_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__14_n_0\
    );
\addOut_carry__0_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__14_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__14_n_0\,
      S(2) => \addOut_carry__1_i_2__14_n_0\,
      S(1) => \addOut_carry__1_i_3__14_n_0\,
      S(0) => \addOut_carry__1_i_4__14_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[17]_54\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[17]_54\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[17]_54\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[17]_54\(47),
      I1 => \add_bus[17]_54\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__14_n_0\
    );
\addOut_carry__1_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__14_n_0\
    );
\addOut_carry__1_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__14_n_0\
    );
\addOut_carry__1_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__14_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__14_n_0\,
      S(2) => \addOut_carry__2_i_2__14_n_0\,
      S(1) => \addOut_carry__2_i_3__14_n_0\,
      S(0) => \addOut_carry__2_i_4__14_n_0\
    );
\addOut_carry__2_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__14_n_0\
    );
\addOut_carry__2_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__14_n_0\
    );
\addOut_carry__2_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__14_n_0\
    );
\addOut_carry__2_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__14_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__14_n_0\,
      S(2) => \addOut_carry__3_i_2__14_n_0\,
      S(1) => \addOut_carry__3_i_3__14_n_0\,
      S(0) => \addOut_carry__3_i_4__14_n_0\
    );
\addOut_carry__3_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__14_n_0\
    );
\addOut_carry__3_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__14_n_0\
    );
\addOut_carry__3_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__14_n_0\
    );
\addOut_carry__3_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__14_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__14_n_0\,
      S(2) => \addOut_carry__4_i_2__14_n_0\,
      S(1) => \addOut_carry__4_i_3__14_n_0\,
      S(0) => \addOut_carry__4_i_4__14_n_0\
    );
\addOut_carry__4_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__14_n_0\
    );
\addOut_carry__4_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__14_n_0\
    );
\addOut_carry__4_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__14_n_0\
    );
\addOut_carry__4_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__14_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__14_n_0\,
      S(2) => \addOut_carry__5_i_2__14_n_0\,
      S(1) => \addOut_carry__5_i_3__14_n_0\,
      S(0) => \addOut_carry__5_i_4__14_n_0\
    );
\addOut_carry__5_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__14_n_0\
    );
\addOut_carry__5_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__14_n_0\
    );
\addOut_carry__5_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__14_n_0\
    );
\addOut_carry__5_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__14_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__14_n_0\,
      S(2) => \addOut_carry__6_i_2__14_n_0\,
      S(1) => \addOut_carry__6_i_3__14_n_0\,
      S(0) => \addOut_carry__6_i_4__14_n_0\
    );
\addOut_carry__6_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__14_n_0\
    );
\addOut_carry__6_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__14_n_0\
    );
\addOut_carry__6_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__14_n_0\
    );
\addOut_carry__6_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__14_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__14_n_0\,
      S(2) => \addOut_carry__7_i_2__14_n_0\,
      S(1) => \addOut_carry__7_i_3__14_n_0\,
      S(0) => \addOut_carry__7_i_4__14_n_0\
    );
\addOut_carry__7_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__14_n_0\
    );
\addOut_carry__7_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__14_n_0\
    );
\addOut_carry__7_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__14_n_0\
    );
\addOut_carry__7_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__14_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__14_n_0\,
      S(2) => \addOut_carry__8_i_2__14_n_0\,
      S(1) => \addOut_carry__8_i_3__14_n_0\,
      S(0) => \addOut_carry__8_i_4__14_n_0\
    );
\addOut_carry__8_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__14_n_0\
    );
\addOut_carry__8_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__14_n_0\
    );
\addOut_carry__8_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__14_n_0\
    );
\addOut_carry__8_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__14_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__14_n_0\,
      S(0) => \addOut_carry__9_i_5__13_n_0\
    );
\addOut_carry__9_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__14_n_0\
    );
\addOut_carry__9_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__13_n_0\
    );
\addOut_carry_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__14_n_0\
    );
\addOut_carry_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__14_n_0\
    );
\addOut_carry_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__14_n_0\
    );
\addOut_carry_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__14_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7 is
  signal \addOut_carry__0_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__14_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__15_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__15_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__15_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__15_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[18]_55\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__15_n_0\,
      S(2) => \addOut_carry_i_2__15_n_0\,
      S(1) => \addOut_carry_i_3__15_n_0\,
      S(0) => \addOut_carry_i_4__15_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__15_n_0\,
      S(2) => \addOut_carry__0_i_2__15_n_0\,
      S(1) => \addOut_carry__0_i_3__15_n_0\,
      S(0) => \addOut_carry__0_i_4__15_n_0\
    );
\addOut_carry__0_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__15_n_0\
    );
\addOut_carry__0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__15_n_0\
    );
\addOut_carry__0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__15_n_0\
    );
\addOut_carry__0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__15_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__15_n_0\,
      S(2) => \addOut_carry__1_i_2__15_n_0\,
      S(1) => \addOut_carry__1_i_3__15_n_0\,
      S(0) => \addOut_carry__1_i_4__15_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[18]_55\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[18]_55\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[18]_55\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[18]_55\(47),
      I1 => \add_bus[18]_55\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__15_n_0\
    );
\addOut_carry__1_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__15_n_0\
    );
\addOut_carry__1_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__15_n_0\
    );
\addOut_carry__1_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__15_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__15_n_0\,
      S(2) => \addOut_carry__2_i_2__15_n_0\,
      S(1) => \addOut_carry__2_i_3__15_n_0\,
      S(0) => \addOut_carry__2_i_4__15_n_0\
    );
\addOut_carry__2_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__15_n_0\
    );
\addOut_carry__2_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__15_n_0\
    );
\addOut_carry__2_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__15_n_0\
    );
\addOut_carry__2_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__15_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__15_n_0\,
      S(2) => \addOut_carry__3_i_2__15_n_0\,
      S(1) => \addOut_carry__3_i_3__15_n_0\,
      S(0) => \addOut_carry__3_i_4__15_n_0\
    );
\addOut_carry__3_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__15_n_0\
    );
\addOut_carry__3_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__15_n_0\
    );
\addOut_carry__3_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__15_n_0\
    );
\addOut_carry__3_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__15_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__15_n_0\,
      S(2) => \addOut_carry__4_i_2__15_n_0\,
      S(1) => \addOut_carry__4_i_3__15_n_0\,
      S(0) => \addOut_carry__4_i_4__15_n_0\
    );
\addOut_carry__4_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__15_n_0\
    );
\addOut_carry__4_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__15_n_0\
    );
\addOut_carry__4_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__15_n_0\
    );
\addOut_carry__4_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__15_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__15_n_0\,
      S(2) => \addOut_carry__5_i_2__15_n_0\,
      S(1) => \addOut_carry__5_i_3__15_n_0\,
      S(0) => \addOut_carry__5_i_4__15_n_0\
    );
\addOut_carry__5_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__15_n_0\
    );
\addOut_carry__5_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__15_n_0\
    );
\addOut_carry__5_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__15_n_0\
    );
\addOut_carry__5_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__15_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__15_n_0\,
      S(2) => \addOut_carry__6_i_2__15_n_0\,
      S(1) => \addOut_carry__6_i_3__15_n_0\,
      S(0) => \addOut_carry__6_i_4__15_n_0\
    );
\addOut_carry__6_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__15_n_0\
    );
\addOut_carry__6_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__15_n_0\
    );
\addOut_carry__6_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__15_n_0\
    );
\addOut_carry__6_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__15_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__15_n_0\,
      S(2) => \addOut_carry__7_i_2__15_n_0\,
      S(1) => \addOut_carry__7_i_3__15_n_0\,
      S(0) => \addOut_carry__7_i_4__15_n_0\
    );
\addOut_carry__7_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__15_n_0\
    );
\addOut_carry__7_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__15_n_0\
    );
\addOut_carry__7_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__15_n_0\
    );
\addOut_carry__7_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__15_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__15_n_0\,
      S(2) => \addOut_carry__8_i_2__15_n_0\,
      S(1) => \addOut_carry__8_i_3__15_n_0\,
      S(0) => \addOut_carry__8_i_4__15_n_0\
    );
\addOut_carry__8_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__15_n_0\
    );
\addOut_carry__8_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__15_n_0\
    );
\addOut_carry__8_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__15_n_0\
    );
\addOut_carry__8_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__15_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__15_n_0\,
      S(0) => \addOut_carry__9_i_5__14_n_0\
    );
\addOut_carry__9_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__15_n_0\
    );
\addOut_carry__9_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__14_n_0\
    );
\addOut_carry_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__15_n_0\
    );
\addOut_carry_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__15_n_0\
    );
\addOut_carry_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__15_n_0\
    );
\addOut_carry_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__15_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8 is
  port (
    P : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Q_buf_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8 is
  signal \addOut_carry__0_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__15_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__16_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__16_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__16_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__16_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[19]_56\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]\(46 downto 0) <= \^axi_rdata_reg[15]\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(0),
      Q => \Q_buf_reg[24]_0\(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(10),
      Q => \Q_buf_reg[24]_0\(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(11),
      Q => \Q_buf_reg[24]_0\(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(12),
      Q => \Q_buf_reg[24]_0\(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(13),
      Q => \Q_buf_reg[24]_0\(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(14),
      Q => \Q_buf_reg[24]_0\(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(15),
      Q => \Q_buf_reg[24]_0\(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(16),
      Q => \Q_buf_reg[24]_0\(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(17),
      Q => \Q_buf_reg[24]_0\(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(18),
      Q => \Q_buf_reg[24]_0\(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(19),
      Q => \Q_buf_reg[24]_0\(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(1),
      Q => \Q_buf_reg[24]_0\(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(20),
      Q => \Q_buf_reg[24]_0\(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(21),
      Q => \Q_buf_reg[24]_0\(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(22),
      Q => \Q_buf_reg[24]_0\(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(23),
      Q => \Q_buf_reg[24]_0\(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(24),
      Q => \Q_buf_reg[24]_0\(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(2),
      Q => \Q_buf_reg[24]_0\(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(3),
      Q => \Q_buf_reg[24]_0\(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(4),
      Q => \Q_buf_reg[24]_0\(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(5),
      Q => \Q_buf_reg[24]_0\(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(6),
      Q => \Q_buf_reg[24]_0\(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(7),
      Q => \Q_buf_reg[24]_0\(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(8),
      Q => \Q_buf_reg[24]_0\(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => Q(9),
      Q => \Q_buf_reg[24]_0\(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]\(3 downto 0),
      S(3) => \addOut_carry_i_1__16_n_0\,
      S(2) => \addOut_carry_i_2__16_n_0\,
      S(1) => \addOut_carry_i_3__16_n_0\,
      S(0) => \addOut_carry_i_4__16_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__16_n_0\,
      S(2) => \addOut_carry__0_i_2__16_n_0\,
      S(1) => \addOut_carry__0_i_3__16_n_0\,
      S(0) => \addOut_carry__0_i_4__16_n_0\
    );
\addOut_carry__0_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__16_n_0\
    );
\addOut_carry__0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__16_n_0\
    );
\addOut_carry__0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__16_n_0\
    );
\addOut_carry__0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__16_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__16_n_0\,
      S(2) => \addOut_carry__1_i_2__16_n_0\,
      S(1) => \addOut_carry__1_i_3__16_n_0\,
      S(0) => \addOut_carry__1_i_4__16_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[19]_56\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]\(46 downto 44),
      S(3 downto 0) => mul_intermediate_1(3 downto 0)
    );
\addOut_carry__10_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(46),
      I1 => \add_bus[19]_56\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(45),
      I1 => \^axi_rdata_reg[15]\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(44),
      I1 => \^axi_rdata_reg[15]\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(43),
      I1 => \^axi_rdata_reg[15]\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[19]_56\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_2(0)
    );
\addOut_carry__11_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[19]_56\(47),
      I1 => \add_bus[19]_56\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__16_n_0\
    );
\addOut_carry__1_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__16_n_0\
    );
\addOut_carry__1_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__16_n_0\
    );
\addOut_carry__1_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__16_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__16_n_0\,
      S(2) => \addOut_carry__2_i_2__16_n_0\,
      S(1) => \addOut_carry__2_i_3__16_n_0\,
      S(0) => \addOut_carry__2_i_4__16_n_0\
    );
\addOut_carry__2_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__16_n_0\
    );
\addOut_carry__2_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__16_n_0\
    );
\addOut_carry__2_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__16_n_0\
    );
\addOut_carry__2_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__16_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__16_n_0\,
      S(2) => \addOut_carry__3_i_2__16_n_0\,
      S(1) => \addOut_carry__3_i_3__16_n_0\,
      S(0) => \addOut_carry__3_i_4__16_n_0\
    );
\addOut_carry__3_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__16_n_0\
    );
\addOut_carry__3_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__16_n_0\
    );
\addOut_carry__3_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__16_n_0\
    );
\addOut_carry__3_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__16_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__16_n_0\,
      S(2) => \addOut_carry__4_i_2__16_n_0\,
      S(1) => \addOut_carry__4_i_3__16_n_0\,
      S(0) => \addOut_carry__4_i_4__16_n_0\
    );
\addOut_carry__4_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__16_n_0\
    );
\addOut_carry__4_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__16_n_0\
    );
\addOut_carry__4_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__16_n_0\
    );
\addOut_carry__4_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__16_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__16_n_0\,
      S(2) => \addOut_carry__5_i_2__16_n_0\,
      S(1) => \addOut_carry__5_i_3__16_n_0\,
      S(0) => \addOut_carry__5_i_4__16_n_0\
    );
\addOut_carry__5_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__16_n_0\
    );
\addOut_carry__5_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__16_n_0\
    );
\addOut_carry__5_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__16_n_0\
    );
\addOut_carry__5_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__16_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__16_n_0\,
      S(2) => \addOut_carry__6_i_2__16_n_0\,
      S(1) => \addOut_carry__6_i_3__16_n_0\,
      S(0) => \addOut_carry__6_i_4__16_n_0\
    );
\addOut_carry__6_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__16_n_0\
    );
\addOut_carry__6_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__16_n_0\
    );
\addOut_carry__6_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__16_n_0\
    );
\addOut_carry__6_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__16_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__16_n_0\,
      S(2) => \addOut_carry__7_i_2__16_n_0\,
      S(1) => \addOut_carry__7_i_3__16_n_0\,
      S(0) => \addOut_carry__7_i_4__16_n_0\
    );
\addOut_carry__7_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__16_n_0\
    );
\addOut_carry__7_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__16_n_0\
    );
\addOut_carry__7_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__16_n_0\
    );
\addOut_carry__7_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__16_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__16_n_0\,
      S(2) => \addOut_carry__8_i_2__16_n_0\,
      S(1) => \addOut_carry__8_i_3__16_n_0\,
      S(0) => \addOut_carry__8_i_4__16_n_0\
    );
\addOut_carry__8_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__16_n_0\
    );
\addOut_carry__8_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__16_n_0\
    );
\addOut_carry__8_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__16_n_0\
    );
\addOut_carry__8_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__16_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => DI(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]\(43 downto 40),
      S(3 downto 2) => S(1 downto 0),
      S(1) => \addOut_carry__9_i_4__16_n_0\,
      S(0) => \addOut_carry__9_i_5__15_n_0\
    );
\addOut_carry__9_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      O => \axi_rdata_reg[15]_2\(0)
    );
\addOut_carry__9_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => \^axi_rdata_reg[15]\(43),
      O => \axi_rdata_reg[15]_0\(1)
    );
\addOut_carry__9_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]\(42),
      I1 => mul_intermediate_3(0),
      O => \axi_rdata_reg[15]_0\(0)
    );
\addOut_carry__9_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__16_n_0\
    );
\addOut_carry__9_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__15_n_0\
    );
\addOut_carry_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__16_n_0\
    );
\addOut_carry_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__16_n_0\
    );
\addOut_carry_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__16_n_0\
    );
\addOut_carry_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__16_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(24),
      A(28) => Q(24),
      A(27) => Q(24),
      A(26) => Q(24),
      A(25) => Q(24),
      A(24 downto 0) => Q(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => P(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9 is
  port (
    \axi_rdata_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[15]_0\ : out STD_LOGIC_VECTOR ( 46 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_rdata_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \axi_rdata_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 24 downto 0 );
    coef_bus : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \Q_buf_reg[24]_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    mul_intermediate_0 : in STD_LOGIC_VECTOR ( 46 downto 0 );
    mul_intermediate_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mul_intermediate_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mul_intermediate_3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mul_intermediate_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9 : entity is "FIR_block_V2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9 is
  signal \addOut_carry__0_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_0\ : STD_LOGIC;
  signal \addOut_carry__0_n_1\ : STD_LOGIC;
  signal \addOut_carry__0_n_2\ : STD_LOGIC;
  signal \addOut_carry__0_n_3\ : STD_LOGIC;
  signal \addOut_carry__10_n_0\ : STD_LOGIC;
  signal \addOut_carry__10_n_1\ : STD_LOGIC;
  signal \addOut_carry__10_n_2\ : STD_LOGIC;
  signal \addOut_carry__10_n_3\ : STD_LOGIC;
  signal \addOut_carry__1_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_0\ : STD_LOGIC;
  signal \addOut_carry__1_n_1\ : STD_LOGIC;
  signal \addOut_carry__1_n_2\ : STD_LOGIC;
  signal \addOut_carry__1_n_3\ : STD_LOGIC;
  signal \addOut_carry__2_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_0\ : STD_LOGIC;
  signal \addOut_carry__2_n_1\ : STD_LOGIC;
  signal \addOut_carry__2_n_2\ : STD_LOGIC;
  signal \addOut_carry__2_n_3\ : STD_LOGIC;
  signal \addOut_carry__3_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_0\ : STD_LOGIC;
  signal \addOut_carry__3_n_1\ : STD_LOGIC;
  signal \addOut_carry__3_n_2\ : STD_LOGIC;
  signal \addOut_carry__3_n_3\ : STD_LOGIC;
  signal \addOut_carry__4_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_0\ : STD_LOGIC;
  signal \addOut_carry__4_n_1\ : STD_LOGIC;
  signal \addOut_carry__4_n_2\ : STD_LOGIC;
  signal \addOut_carry__4_n_3\ : STD_LOGIC;
  signal \addOut_carry__5_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_0\ : STD_LOGIC;
  signal \addOut_carry__5_n_1\ : STD_LOGIC;
  signal \addOut_carry__5_n_2\ : STD_LOGIC;
  signal \addOut_carry__5_n_3\ : STD_LOGIC;
  signal \addOut_carry__6_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_0\ : STD_LOGIC;
  signal \addOut_carry__6_n_1\ : STD_LOGIC;
  signal \addOut_carry__6_n_2\ : STD_LOGIC;
  signal \addOut_carry__6_n_3\ : STD_LOGIC;
  signal \addOut_carry__7_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_0\ : STD_LOGIC;
  signal \addOut_carry__7_n_1\ : STD_LOGIC;
  signal \addOut_carry__7_n_2\ : STD_LOGIC;
  signal \addOut_carry__7_n_3\ : STD_LOGIC;
  signal \addOut_carry__8_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_0\ : STD_LOGIC;
  signal \addOut_carry__8_n_1\ : STD_LOGIC;
  signal \addOut_carry__8_n_2\ : STD_LOGIC;
  signal \addOut_carry__8_n_3\ : STD_LOGIC;
  signal \addOut_carry__9_i_4__17_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_i_5__16_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_0\ : STD_LOGIC;
  signal \addOut_carry__9_n_1\ : STD_LOGIC;
  signal \addOut_carry__9_n_2\ : STD_LOGIC;
  signal \addOut_carry__9_n_3\ : STD_LOGIC;
  signal \addOut_carry_i_1__17_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_2__17_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_3__17_n_0\ : STD_LOGIC;
  signal \addOut_carry_i_4__17_n_0\ : STD_LOGIC;
  signal addOut_carry_n_0 : STD_LOGIC;
  signal addOut_carry_n_1 : STD_LOGIC;
  signal addOut_carry_n_2 : STD_LOGIC;
  signal addOut_carry_n_3 : STD_LOGIC;
  signal \add_bus[20]_57\ : STD_LOGIC_VECTOR ( 48 downto 47 );
  signal \^axi_rdata_reg[15]_0\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \NLW_addOut_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addOut_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_intermediate_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_intermediate_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_intermediate_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_intermediate_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal NLW_mul_intermediate_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_intermediate : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \axi_rdata_reg[15]_0\(46 downto 0) <= \^axi_rdata_reg[15]_0\(46 downto 0);
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(0),
      Q => Q(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(10),
      Q => Q(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(11),
      Q => Q(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(12),
      Q => Q(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(13),
      Q => Q(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(14),
      Q => Q(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(15),
      Q => Q(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(16),
      Q => Q(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(17),
      Q => Q(17)
    );
\Q_buf_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(18),
      Q => Q(18)
    );
\Q_buf_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(19),
      Q => Q(19)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(1),
      Q => Q(1)
    );
\Q_buf_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(20),
      Q => Q(20)
    );
\Q_buf_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(21),
      Q => Q(21)
    );
\Q_buf_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(22),
      Q => Q(22)
    );
\Q_buf_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(23),
      Q => Q(23)
    );
\Q_buf_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(24),
      Q => Q(24)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(2),
      Q => Q(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(3),
      Q => Q(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(4),
      Q => Q(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(5),
      Q => Q(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(6),
      Q => Q(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(7),
      Q => Q(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(8),
      Q => Q(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => en,
      CLR => AR(0),
      D => \Q_buf_reg[24]_0\(9),
      Q => Q(9)
    );
addOut_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addOut_carry_n_0,
      CO(2) => addOut_carry_n_1,
      CO(1) => addOut_carry_n_2,
      CO(0) => addOut_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(3 downto 0),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(3 downto 0),
      S(3) => \addOut_carry_i_1__17_n_0\,
      S(2) => \addOut_carry_i_2__17_n_0\,
      S(1) => \addOut_carry_i_3__17_n_0\,
      S(0) => \addOut_carry_i_4__17_n_0\
    );
\addOut_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addOut_carry_n_0,
      CO(3) => \addOut_carry__0_n_0\,
      CO(2) => \addOut_carry__0_n_1\,
      CO(1) => \addOut_carry__0_n_2\,
      CO(0) => \addOut_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(7 downto 4),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(7 downto 4),
      S(3) => \addOut_carry__0_i_1__17_n_0\,
      S(2) => \addOut_carry__0_i_2__17_n_0\,
      S(1) => \addOut_carry__0_i_3__17_n_0\,
      S(0) => \addOut_carry__0_i_4__17_n_0\
    );
\addOut_carry__0_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(7),
      I1 => mul_intermediate_0(7),
      O => \addOut_carry__0_i_1__17_n_0\
    );
\addOut_carry__0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(6),
      I1 => mul_intermediate_0(6),
      O => \addOut_carry__0_i_2__17_n_0\
    );
\addOut_carry__0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(5),
      I1 => mul_intermediate_0(5),
      O => \addOut_carry__0_i_3__17_n_0\
    );
\addOut_carry__0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(4),
      I1 => mul_intermediate_0(4),
      O => \addOut_carry__0_i_4__17_n_0\
    );
\addOut_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__0_n_0\,
      CO(3) => \addOut_carry__1_n_0\,
      CO(2) => \addOut_carry__1_n_1\,
      CO(1) => \addOut_carry__1_n_2\,
      CO(0) => \addOut_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(11 downto 8),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(11 downto 8),
      S(3) => \addOut_carry__1_i_1__17_n_0\,
      S(2) => \addOut_carry__1_i_2__17_n_0\,
      S(1) => \addOut_carry__1_i_3__17_n_0\,
      S(0) => \addOut_carry__1_i_4__17_n_0\
    );
\addOut_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__9_n_0\,
      CO(3) => \addOut_carry__10_n_0\,
      CO(2) => \addOut_carry__10_n_1\,
      CO(1) => \addOut_carry__10_n_2\,
      CO(0) => \addOut_carry__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_intermediate_0(46 downto 43),
      O(3) => \add_bus[20]_57\(47),
      O(2 downto 0) => \^axi_rdata_reg[15]_0\(46 downto 44),
      S(3 downto 0) => mul_intermediate_3(3 downto 0)
    );
\addOut_carry__10_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(46),
      I1 => \add_bus[20]_57\(47),
      O => \axi_rdata_reg[15]_1\(3)
    );
\addOut_carry__10_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(45),
      I1 => \^axi_rdata_reg[15]_0\(46),
      O => \axi_rdata_reg[15]_1\(2)
    );
\addOut_carry__10_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(44),
      I1 => \^axi_rdata_reg[15]_0\(45),
      O => \axi_rdata_reg[15]_1\(1)
    );
\addOut_carry__10_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(43),
      I1 => \^axi_rdata_reg[15]_0\(44),
      O => \axi_rdata_reg[15]_1\(0)
    );
\addOut_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__10_n_0\,
      CO(3 downto 0) => \NLW_addOut_carry__11_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_addOut_carry__11_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_bus[20]_57\(48),
      S(3 downto 1) => B"000",
      S(0) => mul_intermediate_4(0)
    );
\addOut_carry__11_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \add_bus[20]_57\(47),
      I1 => \add_bus[20]_57\(48),
      O => \axi_rdata_reg[16]\(0)
    );
\addOut_carry__1_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(11),
      I1 => mul_intermediate_0(11),
      O => \addOut_carry__1_i_1__17_n_0\
    );
\addOut_carry__1_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(10),
      I1 => mul_intermediate_0(10),
      O => \addOut_carry__1_i_2__17_n_0\
    );
\addOut_carry__1_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(9),
      I1 => mul_intermediate_0(9),
      O => \addOut_carry__1_i_3__17_n_0\
    );
\addOut_carry__1_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(8),
      I1 => mul_intermediate_0(8),
      O => \addOut_carry__1_i_4__17_n_0\
    );
\addOut_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__1_n_0\,
      CO(3) => \addOut_carry__2_n_0\,
      CO(2) => \addOut_carry__2_n_1\,
      CO(1) => \addOut_carry__2_n_2\,
      CO(0) => \addOut_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(15 downto 12),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(15 downto 12),
      S(3) => \addOut_carry__2_i_1__17_n_0\,
      S(2) => \addOut_carry__2_i_2__17_n_0\,
      S(1) => \addOut_carry__2_i_3__17_n_0\,
      S(0) => \addOut_carry__2_i_4__17_n_0\
    );
\addOut_carry__2_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(15),
      I1 => mul_intermediate_0(15),
      O => \addOut_carry__2_i_1__17_n_0\
    );
\addOut_carry__2_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(14),
      I1 => mul_intermediate_0(14),
      O => \addOut_carry__2_i_2__17_n_0\
    );
\addOut_carry__2_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(13),
      I1 => mul_intermediate_0(13),
      O => \addOut_carry__2_i_3__17_n_0\
    );
\addOut_carry__2_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(12),
      I1 => mul_intermediate_0(12),
      O => \addOut_carry__2_i_4__17_n_0\
    );
\addOut_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__2_n_0\,
      CO(3) => \addOut_carry__3_n_0\,
      CO(2) => \addOut_carry__3_n_1\,
      CO(1) => \addOut_carry__3_n_2\,
      CO(0) => \addOut_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(19 downto 16),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(19 downto 16),
      S(3) => \addOut_carry__3_i_1__17_n_0\,
      S(2) => \addOut_carry__3_i_2__17_n_0\,
      S(1) => \addOut_carry__3_i_3__17_n_0\,
      S(0) => \addOut_carry__3_i_4__17_n_0\
    );
\addOut_carry__3_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(19),
      I1 => mul_intermediate_0(19),
      O => \addOut_carry__3_i_1__17_n_0\
    );
\addOut_carry__3_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(18),
      I1 => mul_intermediate_0(18),
      O => \addOut_carry__3_i_2__17_n_0\
    );
\addOut_carry__3_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(17),
      I1 => mul_intermediate_0(17),
      O => \addOut_carry__3_i_3__17_n_0\
    );
\addOut_carry__3_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(16),
      I1 => mul_intermediate_0(16),
      O => \addOut_carry__3_i_4__17_n_0\
    );
\addOut_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__3_n_0\,
      CO(3) => \addOut_carry__4_n_0\,
      CO(2) => \addOut_carry__4_n_1\,
      CO(1) => \addOut_carry__4_n_2\,
      CO(0) => \addOut_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(23 downto 20),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(23 downto 20),
      S(3) => \addOut_carry__4_i_1__17_n_0\,
      S(2) => \addOut_carry__4_i_2__17_n_0\,
      S(1) => \addOut_carry__4_i_3__17_n_0\,
      S(0) => \addOut_carry__4_i_4__17_n_0\
    );
\addOut_carry__4_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(23),
      I1 => mul_intermediate_0(23),
      O => \addOut_carry__4_i_1__17_n_0\
    );
\addOut_carry__4_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(22),
      I1 => mul_intermediate_0(22),
      O => \addOut_carry__4_i_2__17_n_0\
    );
\addOut_carry__4_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(21),
      I1 => mul_intermediate_0(21),
      O => \addOut_carry__4_i_3__17_n_0\
    );
\addOut_carry__4_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(20),
      I1 => mul_intermediate_0(20),
      O => \addOut_carry__4_i_4__17_n_0\
    );
\addOut_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__4_n_0\,
      CO(3) => \addOut_carry__5_n_0\,
      CO(2) => \addOut_carry__5_n_1\,
      CO(1) => \addOut_carry__5_n_2\,
      CO(0) => \addOut_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(27 downto 24),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(27 downto 24),
      S(3) => \addOut_carry__5_i_1__17_n_0\,
      S(2) => \addOut_carry__5_i_2__17_n_0\,
      S(1) => \addOut_carry__5_i_3__17_n_0\,
      S(0) => \addOut_carry__5_i_4__17_n_0\
    );
\addOut_carry__5_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(27),
      I1 => mul_intermediate_0(27),
      O => \addOut_carry__5_i_1__17_n_0\
    );
\addOut_carry__5_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(26),
      I1 => mul_intermediate_0(26),
      O => \addOut_carry__5_i_2__17_n_0\
    );
\addOut_carry__5_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(25),
      I1 => mul_intermediate_0(25),
      O => \addOut_carry__5_i_3__17_n_0\
    );
\addOut_carry__5_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(24),
      I1 => mul_intermediate_0(24),
      O => \addOut_carry__5_i_4__17_n_0\
    );
\addOut_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__5_n_0\,
      CO(3) => \addOut_carry__6_n_0\,
      CO(2) => \addOut_carry__6_n_1\,
      CO(1) => \addOut_carry__6_n_2\,
      CO(0) => \addOut_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(31 downto 28),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(31 downto 28),
      S(3) => \addOut_carry__6_i_1__17_n_0\,
      S(2) => \addOut_carry__6_i_2__17_n_0\,
      S(1) => \addOut_carry__6_i_3__17_n_0\,
      S(0) => \addOut_carry__6_i_4__17_n_0\
    );
\addOut_carry__6_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(31),
      I1 => mul_intermediate_0(31),
      O => \addOut_carry__6_i_1__17_n_0\
    );
\addOut_carry__6_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(30),
      I1 => mul_intermediate_0(30),
      O => \addOut_carry__6_i_2__17_n_0\
    );
\addOut_carry__6_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(29),
      I1 => mul_intermediate_0(29),
      O => \addOut_carry__6_i_3__17_n_0\
    );
\addOut_carry__6_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(28),
      I1 => mul_intermediate_0(28),
      O => \addOut_carry__6_i_4__17_n_0\
    );
\addOut_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__6_n_0\,
      CO(3) => \addOut_carry__7_n_0\,
      CO(2) => \addOut_carry__7_n_1\,
      CO(1) => \addOut_carry__7_n_2\,
      CO(0) => \addOut_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(35 downto 32),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(35 downto 32),
      S(3) => \addOut_carry__7_i_1__17_n_0\,
      S(2) => \addOut_carry__7_i_2__17_n_0\,
      S(1) => \addOut_carry__7_i_3__17_n_0\,
      S(0) => \addOut_carry__7_i_4__17_n_0\
    );
\addOut_carry__7_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(35),
      I1 => mul_intermediate_0(35),
      O => \addOut_carry__7_i_1__17_n_0\
    );
\addOut_carry__7_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(34),
      I1 => mul_intermediate_0(34),
      O => \addOut_carry__7_i_2__17_n_0\
    );
\addOut_carry__7_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(33),
      I1 => mul_intermediate_0(33),
      O => \addOut_carry__7_i_3__17_n_0\
    );
\addOut_carry__7_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(32),
      I1 => mul_intermediate_0(32),
      O => \addOut_carry__7_i_4__17_n_0\
    );
\addOut_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__7_n_0\,
      CO(3) => \addOut_carry__8_n_0\,
      CO(2) => \addOut_carry__8_n_1\,
      CO(1) => \addOut_carry__8_n_2\,
      CO(0) => \addOut_carry__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mul_intermediate__0\(39 downto 36),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(39 downto 36),
      S(3) => \addOut_carry__8_i_1__17_n_0\,
      S(2) => \addOut_carry__8_i_2__17_n_0\,
      S(1) => \addOut_carry__8_i_3__17_n_0\,
      S(0) => \addOut_carry__8_i_4__17_n_0\
    );
\addOut_carry__8_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(39),
      I1 => mul_intermediate_0(39),
      O => \addOut_carry__8_i_1__17_n_0\
    );
\addOut_carry__8_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(38),
      I1 => mul_intermediate_0(38),
      O => \addOut_carry__8_i_2__17_n_0\
    );
\addOut_carry__8_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(37),
      I1 => mul_intermediate_0(37),
      O => \addOut_carry__8_i_3__17_n_0\
    );
\addOut_carry__8_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(36),
      I1 => mul_intermediate_0(36),
      O => \addOut_carry__8_i_4__17_n_0\
    );
\addOut_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \addOut_carry__8_n_0\,
      CO(3) => \addOut_carry__9_n_0\,
      CO(2) => \addOut_carry__9_n_1\,
      CO(1) => \addOut_carry__9_n_2\,
      CO(0) => \addOut_carry__9_n_3\,
      CYINIT => '0',
      DI(3) => mul_intermediate_0(42),
      DI(2) => mul_intermediate_1(0),
      DI(1 downto 0) => \mul_intermediate__0\(41 downto 40),
      O(3 downto 0) => \^axi_rdata_reg[15]_0\(43 downto 40),
      S(3 downto 2) => mul_intermediate_2(1 downto 0),
      S(1) => \addOut_carry__9_i_4__17_n_0\,
      S(0) => \addOut_carry__9_i_5__16_n_0\
    );
\addOut_carry__9_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      O => DI(0)
    );
\addOut_carry__9_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => \^axi_rdata_reg[15]_0\(43),
      O => S(1)
    );
\addOut_carry__9_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^axi_rdata_reg[15]_0\(42),
      I1 => P(0),
      O => S(0)
    );
\addOut_carry__9_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(41),
      I1 => mul_intermediate_0(41),
      O => \addOut_carry__9_i_4__17_n_0\
    );
\addOut_carry__9_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(40),
      I1 => mul_intermediate_0(40),
      O => \addOut_carry__9_i_5__16_n_0\
    );
\addOut_carry_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(3),
      I1 => mul_intermediate_0(3),
      O => \addOut_carry_i_1__17_n_0\
    );
\addOut_carry_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(2),
      I1 => mul_intermediate_0(2),
      O => \addOut_carry_i_2__17_n_0\
    );
\addOut_carry_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(1),
      I1 => mul_intermediate_0(1),
      O => \addOut_carry_i_3__17_n_0\
    );
\addOut_carry_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mul_intermediate__0\(0),
      I1 => mul_intermediate_0(0),
      O => \addOut_carry_i_4__17_n_0\
    );
mul_intermediate: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \Q_buf_reg[24]_0\(24),
      A(28) => \Q_buf_reg[24]_0\(24),
      A(27) => \Q_buf_reg[24]_0\(24),
      A(26) => \Q_buf_reg[24]_0\(24),
      A(25) => \Q_buf_reg[24]_0\(24),
      A(24 downto 0) => \Q_buf_reg[24]_0\(24 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_intermediate_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => coef_bus(17 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_intermediate_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_intermediate_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_intermediate_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_intermediate_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_mul_intermediate_OVERFLOW_UNCONNECTED,
      P(47 downto 43) => NLW_mul_intermediate_P_UNCONNECTED(47 downto 43),
      P(42) => \axi_rdata_reg[15]\(0),
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      PATTERNBDETECT => NLW_mul_intermediate_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_intermediate_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_intermediate_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_intermediate_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77 is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 17 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77 : entity is "bank_reg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77 is
begin
\Q_buf_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => coef_bus(0)
    );
\Q_buf_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(10),
      Q => coef_bus(10)
    );
\Q_buf_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(11),
      Q => coef_bus(11)
    );
\Q_buf_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(12),
      Q => coef_bus(12)
    );
\Q_buf_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(13),
      Q => coef_bus(13)
    );
\Q_buf_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(14),
      Q => coef_bus(14)
    );
\Q_buf_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(15),
      Q => coef_bus(15)
    );
\Q_buf_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(16),
      Q => coef_bus(16)
    );
\Q_buf_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(17),
      Q => coef_bus(17)
    );
\Q_buf_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(1),
      Q => coef_bus(1)
    );
\Q_buf_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(2),
      Q => coef_bus(2)
    );
\Q_buf_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(3),
      Q => coef_bus(3)
    );
\Q_buf_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(4),
      Q => coef_bus(4)
    );
\Q_buf_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(5),
      Q => coef_bus(5)
    );
\Q_buf_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(6),
      Q => coef_bus(6)
    );
\Q_buf_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(7),
      Q => coef_bus(7)
    );
\Q_buf_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(8),
      Q => coef_bus(8)
    );
\Q_buf_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => AR(0),
      D => D(9),
      Q => coef_bus(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_flip_flop is
  port (
    en_reg : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_flip_flop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_flip_flop is
begin
q_reg: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => en_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector is
  port (
    en : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector is
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair21";
begin
\Q_buf[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => en
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => Q(0),
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(1),
      I1 => Q(0),
      I2 => state(0),
      O => next_state(1)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => state(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78 : entity is "rising_detector";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78 is
  signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair0";
begin
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => Q(0),
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state(1),
      I1 => Q(0),
      I2 => state(0),
      O => next_state(1)
    );
\state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(0),
      Q => state(0)
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      CLR => AR(0),
      D => next_state(1),
      Q => state(1)
    );
\temp_reg[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register is
  port (
    \Q_buf_reg[17]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register is
  signal \^q_buf_reg[17]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \temp_reg[40]_i_2_n_0\ : STD_LOGIC;
  signal \temp_reg_reg_n_0_[0]\ : STD_LOGIC;
begin
  \Q_buf_reg[17]\(39 downto 0) <= \^q_buf_reg[17]\(39 downto 0);
\temp_reg[40]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => s00_axi_aresetn,
      O => \temp_reg[40]_i_2_n_0\
    );
\temp_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => '0',
      PRE => \temp_reg[40]_i_2_n_0\,
      Q => \temp_reg_reg_n_0_[0]\
    );
\temp_reg_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(8),
      Q => \^q_buf_reg[17]\(9)
    );
\temp_reg_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(9),
      Q => \^q_buf_reg[17]\(10)
    );
\temp_reg_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(10),
      Q => \^q_buf_reg[17]\(11)
    );
\temp_reg_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(11),
      Q => \^q_buf_reg[17]\(12)
    );
\temp_reg_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(12),
      Q => \^q_buf_reg[17]\(13)
    );
\temp_reg_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(13),
      Q => \^q_buf_reg[17]\(14)
    );
\temp_reg_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(14),
      Q => \^q_buf_reg[17]\(15)
    );
\temp_reg_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(15),
      Q => \^q_buf_reg[17]\(16)
    );
\temp_reg_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(16),
      Q => \^q_buf_reg[17]\(17)
    );
\temp_reg_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(17),
      Q => \^q_buf_reg[17]\(18)
    );
\temp_reg_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \temp_reg_reg_n_0_[0]\,
      Q => \^q_buf_reg[17]\(0)
    );
\temp_reg_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(18),
      Q => \^q_buf_reg[17]\(19)
    );
\temp_reg_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(19),
      Q => \^q_buf_reg[17]\(20)
    );
\temp_reg_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(20),
      Q => \^q_buf_reg[17]\(21)
    );
\temp_reg_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(21),
      Q => \^q_buf_reg[17]\(22)
    );
\temp_reg_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(22),
      Q => \^q_buf_reg[17]\(23)
    );
\temp_reg_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(23),
      Q => \^q_buf_reg[17]\(24)
    );
\temp_reg_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(24),
      Q => \^q_buf_reg[17]\(25)
    );
\temp_reg_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(25),
      Q => \^q_buf_reg[17]\(26)
    );
\temp_reg_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(26),
      Q => \^q_buf_reg[17]\(27)
    );
\temp_reg_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(27),
      Q => \^q_buf_reg[17]\(28)
    );
\temp_reg_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(0),
      Q => \^q_buf_reg[17]\(1)
    );
\temp_reg_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(28),
      Q => \^q_buf_reg[17]\(29)
    );
\temp_reg_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(29),
      Q => \^q_buf_reg[17]\(30)
    );
\temp_reg_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(30),
      Q => \^q_buf_reg[17]\(31)
    );
\temp_reg_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(31),
      Q => \^q_buf_reg[17]\(32)
    );
\temp_reg_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(32),
      Q => \^q_buf_reg[17]\(33)
    );
\temp_reg_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(33),
      Q => \^q_buf_reg[17]\(34)
    );
\temp_reg_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(34),
      Q => \^q_buf_reg[17]\(35)
    );
\temp_reg_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(35),
      Q => \^q_buf_reg[17]\(36)
    );
\temp_reg_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(36),
      Q => \^q_buf_reg[17]\(37)
    );
\temp_reg_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(37),
      Q => \^q_buf_reg[17]\(38)
    );
\temp_reg_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(1),
      Q => \^q_buf_reg[17]\(2)
    );
\temp_reg_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(38),
      Q => \^q_buf_reg[17]\(39)
    );
\temp_reg_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(2),
      Q => \^q_buf_reg[17]\(3)
    );
\temp_reg_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(3),
      Q => \^q_buf_reg[17]\(4)
    );
\temp_reg_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(4),
      Q => \^q_buf_reg[17]\(5)
    );
\temp_reg_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(5),
      Q => \^q_buf_reg[17]\(6)
    );
\temp_reg_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(6),
      Q => \^q_buf_reg[17]\(7)
    );
\temp_reg_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      CLR => \temp_reg[40]_i_2_n_0\,
      D => \^q_buf_reg[17]\(7),
      Q => \^q_buf_reg[17]\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR is
  port (
    sig_out : out STD_LOGIC_VECTOR ( 48 downto 0 );
    rst : out STD_LOGIC;
    coef_bus : in STD_LOGIC_VECTOR ( 719 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    en : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR is
  signal \FB[0].B_n_0\ : STD_LOGIC;
  signal \FB[0].B_n_43\ : STD_LOGIC;
  signal \FB[10].B_n_48\ : STD_LOGIC;
  signal \FB[10].B_n_49\ : STD_LOGIC;
  signal \FB[10].B_n_50\ : STD_LOGIC;
  signal \FB[10].B_n_51\ : STD_LOGIC;
  signal \FB[10].B_n_52\ : STD_LOGIC;
  signal \FB[10].B_n_53\ : STD_LOGIC;
  signal \FB[10].B_n_54\ : STD_LOGIC;
  signal \FB[10].B_n_55\ : STD_LOGIC;
  signal \FB[11].B_n_48\ : STD_LOGIC;
  signal \FB[11].B_n_49\ : STD_LOGIC;
  signal \FB[11].B_n_50\ : STD_LOGIC;
  signal \FB[11].B_n_51\ : STD_LOGIC;
  signal \FB[11].B_n_52\ : STD_LOGIC;
  signal \FB[11].B_n_53\ : STD_LOGIC;
  signal \FB[11].B_n_54\ : STD_LOGIC;
  signal \FB[11].B_n_55\ : STD_LOGIC;
  signal \FB[12].B_n_48\ : STD_LOGIC;
  signal \FB[12].B_n_49\ : STD_LOGIC;
  signal \FB[12].B_n_50\ : STD_LOGIC;
  signal \FB[12].B_n_51\ : STD_LOGIC;
  signal \FB[12].B_n_52\ : STD_LOGIC;
  signal \FB[12].B_n_53\ : STD_LOGIC;
  signal \FB[12].B_n_54\ : STD_LOGIC;
  signal \FB[12].B_n_55\ : STD_LOGIC;
  signal \FB[13].B_n_48\ : STD_LOGIC;
  signal \FB[13].B_n_49\ : STD_LOGIC;
  signal \FB[13].B_n_50\ : STD_LOGIC;
  signal \FB[13].B_n_51\ : STD_LOGIC;
  signal \FB[13].B_n_52\ : STD_LOGIC;
  signal \FB[13].B_n_53\ : STD_LOGIC;
  signal \FB[13].B_n_54\ : STD_LOGIC;
  signal \FB[13].B_n_55\ : STD_LOGIC;
  signal \FB[14].B_n_48\ : STD_LOGIC;
  signal \FB[14].B_n_49\ : STD_LOGIC;
  signal \FB[14].B_n_50\ : STD_LOGIC;
  signal \FB[14].B_n_51\ : STD_LOGIC;
  signal \FB[14].B_n_52\ : STD_LOGIC;
  signal \FB[14].B_n_53\ : STD_LOGIC;
  signal \FB[14].B_n_54\ : STD_LOGIC;
  signal \FB[14].B_n_55\ : STD_LOGIC;
  signal \FB[15].B_n_48\ : STD_LOGIC;
  signal \FB[15].B_n_49\ : STD_LOGIC;
  signal \FB[15].B_n_50\ : STD_LOGIC;
  signal \FB[15].B_n_51\ : STD_LOGIC;
  signal \FB[15].B_n_52\ : STD_LOGIC;
  signal \FB[15].B_n_53\ : STD_LOGIC;
  signal \FB[15].B_n_54\ : STD_LOGIC;
  signal \FB[15].B_n_55\ : STD_LOGIC;
  signal \FB[16].B_n_48\ : STD_LOGIC;
  signal \FB[16].B_n_49\ : STD_LOGIC;
  signal \FB[16].B_n_50\ : STD_LOGIC;
  signal \FB[16].B_n_51\ : STD_LOGIC;
  signal \FB[16].B_n_52\ : STD_LOGIC;
  signal \FB[16].B_n_53\ : STD_LOGIC;
  signal \FB[16].B_n_54\ : STD_LOGIC;
  signal \FB[16].B_n_55\ : STD_LOGIC;
  signal \FB[17].B_n_48\ : STD_LOGIC;
  signal \FB[17].B_n_49\ : STD_LOGIC;
  signal \FB[17].B_n_50\ : STD_LOGIC;
  signal \FB[17].B_n_51\ : STD_LOGIC;
  signal \FB[17].B_n_52\ : STD_LOGIC;
  signal \FB[17].B_n_53\ : STD_LOGIC;
  signal \FB[17].B_n_54\ : STD_LOGIC;
  signal \FB[17].B_n_55\ : STD_LOGIC;
  signal \FB[18].B_n_48\ : STD_LOGIC;
  signal \FB[18].B_n_49\ : STD_LOGIC;
  signal \FB[18].B_n_50\ : STD_LOGIC;
  signal \FB[18].B_n_51\ : STD_LOGIC;
  signal \FB[18].B_n_52\ : STD_LOGIC;
  signal \FB[18].B_n_53\ : STD_LOGIC;
  signal \FB[18].B_n_54\ : STD_LOGIC;
  signal \FB[18].B_n_55\ : STD_LOGIC;
  signal \FB[19].B_n_48\ : STD_LOGIC;
  signal \FB[19].B_n_49\ : STD_LOGIC;
  signal \FB[19].B_n_50\ : STD_LOGIC;
  signal \FB[19].B_n_51\ : STD_LOGIC;
  signal \FB[19].B_n_52\ : STD_LOGIC;
  signal \FB[19].B_n_53\ : STD_LOGIC;
  signal \FB[19].B_n_54\ : STD_LOGIC;
  signal \FB[19].B_n_55\ : STD_LOGIC;
  signal \FB[1].B_n_44\ : STD_LOGIC;
  signal \FB[1].B_n_45\ : STD_LOGIC;
  signal \FB[1].B_n_46\ : STD_LOGIC;
  signal \FB[20].B_n_48\ : STD_LOGIC;
  signal \FB[20].B_n_49\ : STD_LOGIC;
  signal \FB[20].B_n_50\ : STD_LOGIC;
  signal \FB[20].B_n_51\ : STD_LOGIC;
  signal \FB[20].B_n_52\ : STD_LOGIC;
  signal \FB[20].B_n_53\ : STD_LOGIC;
  signal \FB[20].B_n_54\ : STD_LOGIC;
  signal \FB[20].B_n_55\ : STD_LOGIC;
  signal \FB[21].B_n_48\ : STD_LOGIC;
  signal \FB[21].B_n_49\ : STD_LOGIC;
  signal \FB[21].B_n_50\ : STD_LOGIC;
  signal \FB[21].B_n_51\ : STD_LOGIC;
  signal \FB[21].B_n_52\ : STD_LOGIC;
  signal \FB[21].B_n_53\ : STD_LOGIC;
  signal \FB[21].B_n_54\ : STD_LOGIC;
  signal \FB[21].B_n_55\ : STD_LOGIC;
  signal \FB[22].B_n_48\ : STD_LOGIC;
  signal \FB[22].B_n_49\ : STD_LOGIC;
  signal \FB[22].B_n_50\ : STD_LOGIC;
  signal \FB[22].B_n_51\ : STD_LOGIC;
  signal \FB[22].B_n_52\ : STD_LOGIC;
  signal \FB[22].B_n_53\ : STD_LOGIC;
  signal \FB[22].B_n_54\ : STD_LOGIC;
  signal \FB[22].B_n_55\ : STD_LOGIC;
  signal \FB[23].B_n_48\ : STD_LOGIC;
  signal \FB[23].B_n_49\ : STD_LOGIC;
  signal \FB[23].B_n_50\ : STD_LOGIC;
  signal \FB[23].B_n_51\ : STD_LOGIC;
  signal \FB[23].B_n_52\ : STD_LOGIC;
  signal \FB[23].B_n_53\ : STD_LOGIC;
  signal \FB[23].B_n_54\ : STD_LOGIC;
  signal \FB[23].B_n_55\ : STD_LOGIC;
  signal \FB[24].B_n_48\ : STD_LOGIC;
  signal \FB[24].B_n_49\ : STD_LOGIC;
  signal \FB[24].B_n_50\ : STD_LOGIC;
  signal \FB[24].B_n_51\ : STD_LOGIC;
  signal \FB[24].B_n_52\ : STD_LOGIC;
  signal \FB[24].B_n_53\ : STD_LOGIC;
  signal \FB[24].B_n_54\ : STD_LOGIC;
  signal \FB[24].B_n_55\ : STD_LOGIC;
  signal \FB[25].B_n_48\ : STD_LOGIC;
  signal \FB[25].B_n_49\ : STD_LOGIC;
  signal \FB[25].B_n_50\ : STD_LOGIC;
  signal \FB[25].B_n_51\ : STD_LOGIC;
  signal \FB[25].B_n_52\ : STD_LOGIC;
  signal \FB[25].B_n_53\ : STD_LOGIC;
  signal \FB[25].B_n_54\ : STD_LOGIC;
  signal \FB[25].B_n_55\ : STD_LOGIC;
  signal \FB[26].B_n_48\ : STD_LOGIC;
  signal \FB[26].B_n_49\ : STD_LOGIC;
  signal \FB[26].B_n_50\ : STD_LOGIC;
  signal \FB[26].B_n_51\ : STD_LOGIC;
  signal \FB[26].B_n_52\ : STD_LOGIC;
  signal \FB[26].B_n_53\ : STD_LOGIC;
  signal \FB[26].B_n_54\ : STD_LOGIC;
  signal \FB[26].B_n_55\ : STD_LOGIC;
  signal \FB[27].B_n_48\ : STD_LOGIC;
  signal \FB[27].B_n_49\ : STD_LOGIC;
  signal \FB[27].B_n_50\ : STD_LOGIC;
  signal \FB[27].B_n_51\ : STD_LOGIC;
  signal \FB[27].B_n_52\ : STD_LOGIC;
  signal \FB[27].B_n_53\ : STD_LOGIC;
  signal \FB[27].B_n_54\ : STD_LOGIC;
  signal \FB[27].B_n_55\ : STD_LOGIC;
  signal \FB[28].B_n_48\ : STD_LOGIC;
  signal \FB[28].B_n_49\ : STD_LOGIC;
  signal \FB[28].B_n_50\ : STD_LOGIC;
  signal \FB[28].B_n_51\ : STD_LOGIC;
  signal \FB[28].B_n_52\ : STD_LOGIC;
  signal \FB[28].B_n_53\ : STD_LOGIC;
  signal \FB[28].B_n_54\ : STD_LOGIC;
  signal \FB[28].B_n_55\ : STD_LOGIC;
  signal \FB[29].B_n_48\ : STD_LOGIC;
  signal \FB[29].B_n_49\ : STD_LOGIC;
  signal \FB[29].B_n_50\ : STD_LOGIC;
  signal \FB[29].B_n_51\ : STD_LOGIC;
  signal \FB[29].B_n_52\ : STD_LOGIC;
  signal \FB[29].B_n_53\ : STD_LOGIC;
  signal \FB[29].B_n_54\ : STD_LOGIC;
  signal \FB[29].B_n_55\ : STD_LOGIC;
  signal \FB[2].B_n_45\ : STD_LOGIC;
  signal \FB[2].B_n_46\ : STD_LOGIC;
  signal \FB[2].B_n_47\ : STD_LOGIC;
  signal \FB[2].B_n_48\ : STD_LOGIC;
  signal \FB[30].B_n_48\ : STD_LOGIC;
  signal \FB[30].B_n_49\ : STD_LOGIC;
  signal \FB[30].B_n_50\ : STD_LOGIC;
  signal \FB[30].B_n_51\ : STD_LOGIC;
  signal \FB[30].B_n_52\ : STD_LOGIC;
  signal \FB[30].B_n_53\ : STD_LOGIC;
  signal \FB[30].B_n_54\ : STD_LOGIC;
  signal \FB[30].B_n_55\ : STD_LOGIC;
  signal \FB[31].B_n_48\ : STD_LOGIC;
  signal \FB[31].B_n_49\ : STD_LOGIC;
  signal \FB[31].B_n_50\ : STD_LOGIC;
  signal \FB[31].B_n_51\ : STD_LOGIC;
  signal \FB[31].B_n_52\ : STD_LOGIC;
  signal \FB[31].B_n_53\ : STD_LOGIC;
  signal \FB[31].B_n_54\ : STD_LOGIC;
  signal \FB[31].B_n_55\ : STD_LOGIC;
  signal \FB[32].B_n_48\ : STD_LOGIC;
  signal \FB[32].B_n_49\ : STD_LOGIC;
  signal \FB[32].B_n_50\ : STD_LOGIC;
  signal \FB[32].B_n_51\ : STD_LOGIC;
  signal \FB[32].B_n_52\ : STD_LOGIC;
  signal \FB[32].B_n_53\ : STD_LOGIC;
  signal \FB[32].B_n_54\ : STD_LOGIC;
  signal \FB[32].B_n_55\ : STD_LOGIC;
  signal \FB[33].B_n_48\ : STD_LOGIC;
  signal \FB[33].B_n_49\ : STD_LOGIC;
  signal \FB[33].B_n_50\ : STD_LOGIC;
  signal \FB[33].B_n_51\ : STD_LOGIC;
  signal \FB[33].B_n_52\ : STD_LOGIC;
  signal \FB[33].B_n_53\ : STD_LOGIC;
  signal \FB[33].B_n_54\ : STD_LOGIC;
  signal \FB[33].B_n_55\ : STD_LOGIC;
  signal \FB[34].B_n_48\ : STD_LOGIC;
  signal \FB[34].B_n_49\ : STD_LOGIC;
  signal \FB[34].B_n_50\ : STD_LOGIC;
  signal \FB[34].B_n_51\ : STD_LOGIC;
  signal \FB[34].B_n_52\ : STD_LOGIC;
  signal \FB[34].B_n_53\ : STD_LOGIC;
  signal \FB[34].B_n_54\ : STD_LOGIC;
  signal \FB[34].B_n_55\ : STD_LOGIC;
  signal \FB[35].B_n_48\ : STD_LOGIC;
  signal \FB[35].B_n_49\ : STD_LOGIC;
  signal \FB[35].B_n_50\ : STD_LOGIC;
  signal \FB[35].B_n_51\ : STD_LOGIC;
  signal \FB[35].B_n_52\ : STD_LOGIC;
  signal \FB[35].B_n_53\ : STD_LOGIC;
  signal \FB[35].B_n_54\ : STD_LOGIC;
  signal \FB[35].B_n_55\ : STD_LOGIC;
  signal \FB[36].B_n_48\ : STD_LOGIC;
  signal \FB[36].B_n_49\ : STD_LOGIC;
  signal \FB[36].B_n_50\ : STD_LOGIC;
  signal \FB[36].B_n_51\ : STD_LOGIC;
  signal \FB[36].B_n_52\ : STD_LOGIC;
  signal \FB[36].B_n_53\ : STD_LOGIC;
  signal \FB[36].B_n_54\ : STD_LOGIC;
  signal \FB[36].B_n_55\ : STD_LOGIC;
  signal \FB[37].B_n_48\ : STD_LOGIC;
  signal \FB[37].B_n_49\ : STD_LOGIC;
  signal \FB[37].B_n_50\ : STD_LOGIC;
  signal \FB[37].B_n_51\ : STD_LOGIC;
  signal \FB[37].B_n_52\ : STD_LOGIC;
  signal \FB[37].B_n_53\ : STD_LOGIC;
  signal \FB[37].B_n_54\ : STD_LOGIC;
  signal \FB[37].B_n_55\ : STD_LOGIC;
  signal \FB[38].B_n_48\ : STD_LOGIC;
  signal \FB[38].B_n_49\ : STD_LOGIC;
  signal \FB[38].B_n_50\ : STD_LOGIC;
  signal \FB[38].B_n_51\ : STD_LOGIC;
  signal \FB[38].B_n_52\ : STD_LOGIC;
  signal \FB[38].B_n_53\ : STD_LOGIC;
  signal \FB[38].B_n_54\ : STD_LOGIC;
  signal \FB[38].B_n_55\ : STD_LOGIC;
  signal \FB[3].B_n_46\ : STD_LOGIC;
  signal \FB[3].B_n_47\ : STD_LOGIC;
  signal \FB[3].B_n_48\ : STD_LOGIC;
  signal \FB[3].B_n_49\ : STD_LOGIC;
  signal \FB[3].B_n_50\ : STD_LOGIC;
  signal \FB[4].B_n_47\ : STD_LOGIC;
  signal \FB[4].B_n_48\ : STD_LOGIC;
  signal \FB[4].B_n_49\ : STD_LOGIC;
  signal \FB[4].B_n_50\ : STD_LOGIC;
  signal \FB[4].B_n_51\ : STD_LOGIC;
  signal \FB[4].B_n_52\ : STD_LOGIC;
  signal \FB[4].B_n_53\ : STD_LOGIC;
  signal \FB[4].B_n_54\ : STD_LOGIC;
  signal \FB[5].B_n_48\ : STD_LOGIC;
  signal \FB[5].B_n_49\ : STD_LOGIC;
  signal \FB[5].B_n_50\ : STD_LOGIC;
  signal \FB[5].B_n_51\ : STD_LOGIC;
  signal \FB[5].B_n_52\ : STD_LOGIC;
  signal \FB[5].B_n_53\ : STD_LOGIC;
  signal \FB[5].B_n_54\ : STD_LOGIC;
  signal \FB[6].B_n_48\ : STD_LOGIC;
  signal \FB[6].B_n_49\ : STD_LOGIC;
  signal \FB[6].B_n_50\ : STD_LOGIC;
  signal \FB[6].B_n_51\ : STD_LOGIC;
  signal \FB[6].B_n_52\ : STD_LOGIC;
  signal \FB[6].B_n_53\ : STD_LOGIC;
  signal \FB[6].B_n_54\ : STD_LOGIC;
  signal \FB[6].B_n_55\ : STD_LOGIC;
  signal \FB[6].B_n_56\ : STD_LOGIC;
  signal \FB[7].B_n_48\ : STD_LOGIC;
  signal \FB[7].B_n_49\ : STD_LOGIC;
  signal \FB[7].B_n_50\ : STD_LOGIC;
  signal \FB[7].B_n_51\ : STD_LOGIC;
  signal \FB[7].B_n_52\ : STD_LOGIC;
  signal \FB[7].B_n_53\ : STD_LOGIC;
  signal \FB[7].B_n_54\ : STD_LOGIC;
  signal \FB[7].B_n_55\ : STD_LOGIC;
  signal \FB[8].B_n_48\ : STD_LOGIC;
  signal \FB[8].B_n_49\ : STD_LOGIC;
  signal \FB[8].B_n_50\ : STD_LOGIC;
  signal \FB[8].B_n_51\ : STD_LOGIC;
  signal \FB[8].B_n_52\ : STD_LOGIC;
  signal \FB[8].B_n_53\ : STD_LOGIC;
  signal \FB[8].B_n_54\ : STD_LOGIC;
  signal \FB[8].B_n_55\ : STD_LOGIC;
  signal \FB[9].B_n_48\ : STD_LOGIC;
  signal \FB[9].B_n_49\ : STD_LOGIC;
  signal \FB[9].B_n_50\ : STD_LOGIC;
  signal \FB[9].B_n_51\ : STD_LOGIC;
  signal \FB[9].B_n_52\ : STD_LOGIC;
  signal \FB[9].B_n_53\ : STD_LOGIC;
  signal \FB[9].B_n_54\ : STD_LOGIC;
  signal \FB[9].B_n_55\ : STD_LOGIC;
  signal \add_bus[10]_47\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[11]_48\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[12]_49\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[13]_50\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[14]_51\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[15]_52\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[16]_53\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[17]_54\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[18]_55\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[19]_56\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[20]_57\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[21]_58\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[22]_59\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[23]_60\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[24]_61\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[25]_62\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[26]_63\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[27]_64\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[28]_65\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[29]_66\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[2]_39\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal \add_bus[30]_67\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[31]_68\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[32]_69\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[33]_70\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[34]_71\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[35]_72\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[36]_73\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[37]_74\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[38]_75\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[39]_76\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[3]_40\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \add_bus[4]_41\ : STD_LOGIC_VECTOR ( 44 downto 0 );
  signal \add_bus[5]_42\ : STD_LOGIC_VECTOR ( 45 downto 0 );
  signal \add_bus[6]_43\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[7]_44\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[8]_45\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \add_bus[9]_46\ : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal \mul_intermediate__0\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \mul_intermediate__0_0\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_1\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_10\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_11\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_12\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_13\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_14\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_15\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_16\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_17\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_18\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_19\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_2\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_20\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_21\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_22\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_23\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_24\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_25\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_26\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_27\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_28\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_29\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_3\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_30\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_31\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_32\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_33\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_34\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_35\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_36\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_37\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_38\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_4\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_5\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_6\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_7\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_8\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \mul_intermediate__0_9\ : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \^rst\ : STD_LOGIC;
  signal \xn[10]_9\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[11]_10\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[12]_11\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[13]_12\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[14]_13\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[15]_14\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[16]_15\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[17]_16\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[18]_17\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[19]_18\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[1]_0\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[20]_19\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[21]_20\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[22]_21\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[23]_22\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[24]_23\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[25]_24\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[26]_25\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[27]_26\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[28]_27\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[29]_28\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[2]_1\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[30]_29\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[31]_30\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[32]_31\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[33]_32\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[34]_33\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[35]_34\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[36]_35\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[37]_36\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[38]_37\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[39]_38\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[3]_2\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[4]_3\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[5]_4\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[6]_5\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[7]_6\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[8]_7\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \xn[9]_8\ : STD_LOGIC_VECTOR ( 24 downto 0 );
begin
  rst <= \^rst\;
\FB[0].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2
     port map (
      A(24 downto 0) => A(24 downto 0),
      AR(0) => \^rst\,
      DI(0) => \FB[0].B_n_43\,
      P(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      Q(24 downto 0) => \xn[1]_0\(24 downto 0),
      S(0) => \FB[0].B_n_0\,
      coef_bus(17 downto 0) => coef_bus(17 downto 0),
      en => en,
      mul_intermediate_0(0) => \mul_intermediate__0_10\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[10].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_0
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[9].B_n_55\,
      P(0) => \mul_intermediate__0_0\(42),
      Q(24 downto 0) => \xn[10]_9\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[11]_10\(24 downto 0),
      S(1) => \FB[9].B_n_48\,
      S(0) => \FB[9].B_n_49\,
      \add_bus[10]_47\(46 downto 0) => \add_bus[10]_47\(46 downto 0),
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[11]_48\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[10].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[10].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[10].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[10].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[10].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[10].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[10].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[10].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(197 downto 180),
      en => en,
      mul_intermediate_0(3) => \FB[9].B_n_50\,
      mul_intermediate_0(2) => \FB[9].B_n_51\,
      mul_intermediate_0(1) => \FB[9].B_n_52\,
      mul_intermediate_0(0) => \FB[9].B_n_53\,
      mul_intermediate_1(0) => \FB[9].B_n_54\,
      mul_intermediate_2(0) => \mul_intermediate__0_1\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[11].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_1
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[11].B_n_55\,
      P(0) => \mul_intermediate__0_2\(42),
      Q(24 downto 0) => \xn[12]_11\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[11]_10\(24 downto 0),
      S(1) => \FB[11].B_n_48\,
      S(0) => \FB[11].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_1\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[12]_49\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[11].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[11].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[11].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[11].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[11].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(215 downto 198),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[11]_48\(46 downto 0),
      mul_intermediate_1(0) => \FB[10].B_n_55\,
      mul_intermediate_2(1) => \FB[10].B_n_48\,
      mul_intermediate_2(0) => \FB[10].B_n_49\,
      mul_intermediate_3(3) => \FB[10].B_n_50\,
      mul_intermediate_3(2) => \FB[10].B_n_51\,
      mul_intermediate_3(1) => \FB[10].B_n_52\,
      mul_intermediate_3(0) => \FB[10].B_n_53\,
      mul_intermediate_4(0) => \FB[10].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[12].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_2
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[11].B_n_55\,
      P(0) => \mul_intermediate__0_2\(42),
      Q(24 downto 0) => \xn[12]_11\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[13]_12\(24 downto 0),
      S(1) => \FB[11].B_n_48\,
      S(0) => \FB[11].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[13]_50\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[12].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[12].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[12].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[12].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[12].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[12].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[12].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[12].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(233 downto 216),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[12]_49\(46 downto 0),
      mul_intermediate_1(3) => \FB[11].B_n_50\,
      mul_intermediate_1(2) => \FB[11].B_n_51\,
      mul_intermediate_1(1) => \FB[11].B_n_52\,
      mul_intermediate_1(0) => \FB[11].B_n_53\,
      mul_intermediate_2(0) => \FB[11].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_3\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[13].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_3
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[13].B_n_55\,
      P(0) => \mul_intermediate__0_4\(42),
      Q(24 downto 0) => \xn[14]_13\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[13]_12\(24 downto 0),
      S(1) => \FB[13].B_n_48\,
      S(0) => \FB[13].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_3\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[14]_51\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[13].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[13].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[13].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[13].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[13].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(251 downto 234),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[13]_50\(46 downto 0),
      mul_intermediate_1(0) => \FB[12].B_n_55\,
      mul_intermediate_2(1) => \FB[12].B_n_48\,
      mul_intermediate_2(0) => \FB[12].B_n_49\,
      mul_intermediate_3(3) => \FB[12].B_n_50\,
      mul_intermediate_3(2) => \FB[12].B_n_51\,
      mul_intermediate_3(1) => \FB[12].B_n_52\,
      mul_intermediate_3(0) => \FB[12].B_n_53\,
      mul_intermediate_4(0) => \FB[12].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[14].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_4
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[13].B_n_55\,
      P(0) => \mul_intermediate__0_4\(42),
      Q(24 downto 0) => \xn[14]_13\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[15]_14\(24 downto 0),
      S(1) => \FB[13].B_n_48\,
      S(0) => \FB[13].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[15]_52\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[14].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[14].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[14].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[14].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[14].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[14].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[14].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[14].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(269 downto 252),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[14]_51\(46 downto 0),
      mul_intermediate_1(3) => \FB[13].B_n_50\,
      mul_intermediate_1(2) => \FB[13].B_n_51\,
      mul_intermediate_1(1) => \FB[13].B_n_52\,
      mul_intermediate_1(0) => \FB[13].B_n_53\,
      mul_intermediate_2(0) => \FB[13].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_5\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[15].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_5
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[15].B_n_55\,
      P(0) => \mul_intermediate__0_6\(42),
      Q(24 downto 0) => \xn[16]_15\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[15]_14\(24 downto 0),
      S(1) => \FB[15].B_n_48\,
      S(0) => \FB[15].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_5\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[16]_53\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[15].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[15].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[15].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[15].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[15].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(287 downto 270),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[15]_52\(46 downto 0),
      mul_intermediate_1(0) => \FB[14].B_n_55\,
      mul_intermediate_2(1) => \FB[14].B_n_48\,
      mul_intermediate_2(0) => \FB[14].B_n_49\,
      mul_intermediate_3(3) => \FB[14].B_n_50\,
      mul_intermediate_3(2) => \FB[14].B_n_51\,
      mul_intermediate_3(1) => \FB[14].B_n_52\,
      mul_intermediate_3(0) => \FB[14].B_n_53\,
      mul_intermediate_4(0) => \FB[14].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[16].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_6
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[15].B_n_55\,
      P(0) => \mul_intermediate__0_6\(42),
      Q(24 downto 0) => \xn[16]_15\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[17]_16\(24 downto 0),
      S(1) => \FB[15].B_n_48\,
      S(0) => \FB[15].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[17]_54\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[16].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[16].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[16].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[16].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[16].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[16].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[16].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[16].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(305 downto 288),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[16]_53\(46 downto 0),
      mul_intermediate_1(3) => \FB[15].B_n_50\,
      mul_intermediate_1(2) => \FB[15].B_n_51\,
      mul_intermediate_1(1) => \FB[15].B_n_52\,
      mul_intermediate_1(0) => \FB[15].B_n_53\,
      mul_intermediate_2(0) => \FB[15].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_7\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[17].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_7
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[17].B_n_55\,
      P(0) => \mul_intermediate__0_8\(42),
      Q(24 downto 0) => \xn[18]_17\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[17]_16\(24 downto 0),
      S(1) => \FB[17].B_n_48\,
      S(0) => \FB[17].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_7\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[18]_55\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[17].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[17].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[17].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[17].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[17].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(323 downto 306),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[17]_54\(46 downto 0),
      mul_intermediate_1(0) => \FB[16].B_n_55\,
      mul_intermediate_2(1) => \FB[16].B_n_48\,
      mul_intermediate_2(0) => \FB[16].B_n_49\,
      mul_intermediate_3(3) => \FB[16].B_n_50\,
      mul_intermediate_3(2) => \FB[16].B_n_51\,
      mul_intermediate_3(1) => \FB[16].B_n_52\,
      mul_intermediate_3(0) => \FB[16].B_n_53\,
      mul_intermediate_4(0) => \FB[16].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[18].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_8
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[17].B_n_55\,
      P(0) => \mul_intermediate__0_8\(42),
      Q(24 downto 0) => \xn[18]_17\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[19]_18\(24 downto 0),
      S(1) => \FB[17].B_n_48\,
      S(0) => \FB[17].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[19]_56\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[18].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[18].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[18].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[18].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[18].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[18].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[18].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[18].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(341 downto 324),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[18]_55\(46 downto 0),
      mul_intermediate_1(3) => \FB[17].B_n_50\,
      mul_intermediate_1(2) => \FB[17].B_n_51\,
      mul_intermediate_1(1) => \FB[17].B_n_52\,
      mul_intermediate_1(0) => \FB[17].B_n_53\,
      mul_intermediate_2(0) => \FB[17].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_9\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[19].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_9
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[19].B_n_55\,
      P(0) => \mul_intermediate__0_11\(42),
      Q(24 downto 0) => \xn[20]_19\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[19]_18\(24 downto 0),
      S(1) => \FB[19].B_n_48\,
      S(0) => \FB[19].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_9\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[20]_57\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[19].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[19].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[19].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[19].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[19].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(359 downto 342),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[19]_56\(46 downto 0),
      mul_intermediate_1(0) => \FB[18].B_n_55\,
      mul_intermediate_2(1) => \FB[18].B_n_48\,
      mul_intermediate_2(0) => \FB[18].B_n_49\,
      mul_intermediate_3(3) => \FB[18].B_n_50\,
      mul_intermediate_3(2) => \FB[18].B_n_51\,
      mul_intermediate_3(1) => \FB[18].B_n_52\,
      mul_intermediate_3(0) => \FB[18].B_n_53\,
      mul_intermediate_4(0) => \FB[18].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[1].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_10
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[0].B_n_43\,
      P(0) => \mul_intermediate__0_21\(42),
      Q(24 downto 0) => \xn[1]_0\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[2]_1\(24 downto 0),
      S(0) => \FB[0].B_n_0\,
      \add_bus[2]_39\(42 downto 0) => \add_bus[2]_39\(42 downto 0),
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_10\(42),
      \axi_rdata_reg[15]_0\(1) => \FB[1].B_n_44\,
      \axi_rdata_reg[15]_0\(0) => \FB[1].B_n_45\,
      \axi_rdata_reg[15]_1\(0) => \FB[1].B_n_46\,
      coef_bus(17 downto 0) => coef_bus(35 downto 18),
      en => en,
      mul_intermediate_0(41 downto 0) => \mul_intermediate__0\(41 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[20].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_11
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[19].B_n_55\,
      P(0) => \mul_intermediate__0_11\(42),
      Q(24 downto 0) => \xn[20]_19\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[21]_20\(24 downto 0),
      S(1) => \FB[19].B_n_48\,
      S(0) => \FB[19].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[21]_58\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[20].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[20].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[20].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[20].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[20].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[20].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[20].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[20].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(377 downto 360),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[20]_57\(46 downto 0),
      mul_intermediate_1(3) => \FB[19].B_n_50\,
      mul_intermediate_1(2) => \FB[19].B_n_51\,
      mul_intermediate_1(1) => \FB[19].B_n_52\,
      mul_intermediate_1(0) => \FB[19].B_n_53\,
      mul_intermediate_2(0) => \FB[19].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_12\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[21].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_12
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[21].B_n_55\,
      P(0) => \mul_intermediate__0_13\(42),
      Q(24 downto 0) => \xn[22]_21\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[21]_20\(24 downto 0),
      S(1) => \FB[21].B_n_48\,
      S(0) => \FB[21].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_12\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[22]_59\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[21].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[21].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[21].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[21].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[21].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(395 downto 378),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[21]_58\(46 downto 0),
      mul_intermediate_1(0) => \FB[20].B_n_55\,
      mul_intermediate_2(1) => \FB[20].B_n_48\,
      mul_intermediate_2(0) => \FB[20].B_n_49\,
      mul_intermediate_3(3) => \FB[20].B_n_50\,
      mul_intermediate_3(2) => \FB[20].B_n_51\,
      mul_intermediate_3(1) => \FB[20].B_n_52\,
      mul_intermediate_3(0) => \FB[20].B_n_53\,
      mul_intermediate_4(0) => \FB[20].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[22].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_13
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[21].B_n_55\,
      P(0) => \mul_intermediate__0_13\(42),
      Q(24 downto 0) => \xn[22]_21\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[23]_22\(24 downto 0),
      S(1) => \FB[21].B_n_48\,
      S(0) => \FB[21].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[23]_60\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[22].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[22].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[22].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[22].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[22].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[22].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[22].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[22].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(413 downto 396),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[22]_59\(46 downto 0),
      mul_intermediate_1(3) => \FB[21].B_n_50\,
      mul_intermediate_1(2) => \FB[21].B_n_51\,
      mul_intermediate_1(1) => \FB[21].B_n_52\,
      mul_intermediate_1(0) => \FB[21].B_n_53\,
      mul_intermediate_2(0) => \FB[21].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_14\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[23].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_14
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[23].B_n_55\,
      P(0) => \mul_intermediate__0_15\(42),
      Q(24 downto 0) => \xn[24]_23\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[23]_22\(24 downto 0),
      S(1) => \FB[23].B_n_48\,
      S(0) => \FB[23].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_14\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[24]_61\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[23].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[23].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[23].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[23].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[23].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(431 downto 414),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[23]_60\(46 downto 0),
      mul_intermediate_1(0) => \FB[22].B_n_55\,
      mul_intermediate_2(1) => \FB[22].B_n_48\,
      mul_intermediate_2(0) => \FB[22].B_n_49\,
      mul_intermediate_3(3) => \FB[22].B_n_50\,
      mul_intermediate_3(2) => \FB[22].B_n_51\,
      mul_intermediate_3(1) => \FB[22].B_n_52\,
      mul_intermediate_3(0) => \FB[22].B_n_53\,
      mul_intermediate_4(0) => \FB[22].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[24].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_15
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[23].B_n_55\,
      P(0) => \mul_intermediate__0_15\(42),
      Q(24 downto 0) => \xn[24]_23\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[25]_24\(24 downto 0),
      S(1) => \FB[23].B_n_48\,
      S(0) => \FB[23].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[25]_62\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[24].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[24].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[24].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[24].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[24].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[24].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[24].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[24].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(449 downto 432),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[24]_61\(46 downto 0),
      mul_intermediate_1(3) => \FB[23].B_n_50\,
      mul_intermediate_1(2) => \FB[23].B_n_51\,
      mul_intermediate_1(1) => \FB[23].B_n_52\,
      mul_intermediate_1(0) => \FB[23].B_n_53\,
      mul_intermediate_2(0) => \FB[23].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_16\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[25].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_16
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[25].B_n_55\,
      P(0) => \mul_intermediate__0_17\(42),
      Q(24 downto 0) => \xn[26]_25\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[25]_24\(24 downto 0),
      S(1) => \FB[25].B_n_48\,
      S(0) => \FB[25].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_16\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[26]_63\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[25].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[25].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[25].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[25].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[25].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(467 downto 450),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[25]_62\(46 downto 0),
      mul_intermediate_1(0) => \FB[24].B_n_55\,
      mul_intermediate_2(1) => \FB[24].B_n_48\,
      mul_intermediate_2(0) => \FB[24].B_n_49\,
      mul_intermediate_3(3) => \FB[24].B_n_50\,
      mul_intermediate_3(2) => \FB[24].B_n_51\,
      mul_intermediate_3(1) => \FB[24].B_n_52\,
      mul_intermediate_3(0) => \FB[24].B_n_53\,
      mul_intermediate_4(0) => \FB[24].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[26].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_17
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[25].B_n_55\,
      P(0) => \mul_intermediate__0_17\(42),
      Q(24 downto 0) => \xn[26]_25\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[27]_26\(24 downto 0),
      S(1) => \FB[25].B_n_48\,
      S(0) => \FB[25].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[27]_64\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[26].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[26].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[26].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[26].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[26].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[26].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[26].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[26].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(485 downto 468),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[26]_63\(46 downto 0),
      mul_intermediate_1(3) => \FB[25].B_n_50\,
      mul_intermediate_1(2) => \FB[25].B_n_51\,
      mul_intermediate_1(1) => \FB[25].B_n_52\,
      mul_intermediate_1(0) => \FB[25].B_n_53\,
      mul_intermediate_2(0) => \FB[25].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_18\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[27].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_18
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[27].B_n_55\,
      P(0) => \mul_intermediate__0_19\(42),
      Q(24 downto 0) => \xn[28]_27\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[27]_26\(24 downto 0),
      S(1) => \FB[27].B_n_48\,
      S(0) => \FB[27].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_18\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[28]_65\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[27].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[27].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[27].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[27].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[27].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(503 downto 486),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[27]_64\(46 downto 0),
      mul_intermediate_1(0) => \FB[26].B_n_55\,
      mul_intermediate_2(1) => \FB[26].B_n_48\,
      mul_intermediate_2(0) => \FB[26].B_n_49\,
      mul_intermediate_3(3) => \FB[26].B_n_50\,
      mul_intermediate_3(2) => \FB[26].B_n_51\,
      mul_intermediate_3(1) => \FB[26].B_n_52\,
      mul_intermediate_3(0) => \FB[26].B_n_53\,
      mul_intermediate_4(0) => \FB[26].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[28].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_19
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[27].B_n_55\,
      P(0) => \mul_intermediate__0_19\(42),
      Q(24 downto 0) => \xn[28]_27\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[29]_28\(24 downto 0),
      S(1) => \FB[27].B_n_48\,
      S(0) => \FB[27].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[29]_66\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[28].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[28].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[28].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[28].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[28].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[28].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[28].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[28].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(521 downto 504),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[28]_65\(46 downto 0),
      mul_intermediate_1(3) => \FB[27].B_n_50\,
      mul_intermediate_1(2) => \FB[27].B_n_51\,
      mul_intermediate_1(1) => \FB[27].B_n_52\,
      mul_intermediate_1(0) => \FB[27].B_n_53\,
      mul_intermediate_2(0) => \FB[27].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_20\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[29].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_20
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[29].B_n_55\,
      P(0) => \mul_intermediate__0_22\(42),
      Q(24 downto 0) => \xn[30]_29\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[29]_28\(24 downto 0),
      S(1) => \FB[29].B_n_48\,
      S(0) => \FB[29].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_20\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[30]_67\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[29].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[29].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[29].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[29].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[29].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(539 downto 522),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[29]_66\(46 downto 0),
      mul_intermediate_1(0) => \FB[28].B_n_55\,
      mul_intermediate_2(1) => \FB[28].B_n_48\,
      mul_intermediate_2(0) => \FB[28].B_n_49\,
      mul_intermediate_3(3) => \FB[28].B_n_50\,
      mul_intermediate_3(2) => \FB[28].B_n_51\,
      mul_intermediate_3(1) => \FB[28].B_n_52\,
      mul_intermediate_3(0) => \FB[28].B_n_53\,
      mul_intermediate_4(0) => \FB[28].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[2].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_21
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[2].B_n_48\,
      P(0) => \mul_intermediate__0_21\(42),
      Q(24 downto 0) => \xn[3]_2\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[2]_1\(24 downto 0),
      S(1) => \FB[2].B_n_45\,
      S(0) => \FB[2].B_n_46\,
      \add_bus[2]_39\(42 downto 0) => \add_bus[2]_39\(42 downto 0),
      \add_bus[3]_40\(43 downto 0) => \add_bus[3]_40\(43 downto 0),
      \axi_rdata_reg[15]\(0) => \FB[2].B_n_47\,
      coef_bus(17 downto 0) => coef_bus(53 downto 36),
      en => en,
      mul_intermediate_0(0) => \FB[1].B_n_46\,
      mul_intermediate_1(1) => \FB[1].B_n_44\,
      mul_intermediate_1(0) => \FB[1].B_n_45\,
      mul_intermediate_2(0) => \mul_intermediate__0_32\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[30].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_22
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[29].B_n_55\,
      P(0) => \mul_intermediate__0_22\(42),
      Q(24 downto 0) => \xn[30]_29\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[31]_30\(24 downto 0),
      S(1) => \FB[29].B_n_48\,
      S(0) => \FB[29].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[31]_68\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[30].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[30].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[30].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[30].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[30].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[30].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[30].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[30].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(557 downto 540),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[30]_67\(46 downto 0),
      mul_intermediate_1(3) => \FB[29].B_n_50\,
      mul_intermediate_1(2) => \FB[29].B_n_51\,
      mul_intermediate_1(1) => \FB[29].B_n_52\,
      mul_intermediate_1(0) => \FB[29].B_n_53\,
      mul_intermediate_2(0) => \FB[29].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_23\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[31].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_23
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[31].B_n_55\,
      P(0) => \mul_intermediate__0_24\(42),
      Q(24 downto 0) => \xn[32]_31\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[31]_30\(24 downto 0),
      S(1) => \FB[31].B_n_48\,
      S(0) => \FB[31].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_23\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[32]_69\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[31].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[31].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[31].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[31].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[31].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(575 downto 558),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[31]_68\(46 downto 0),
      mul_intermediate_1(0) => \FB[30].B_n_55\,
      mul_intermediate_2(1) => \FB[30].B_n_48\,
      mul_intermediate_2(0) => \FB[30].B_n_49\,
      mul_intermediate_3(3) => \FB[30].B_n_50\,
      mul_intermediate_3(2) => \FB[30].B_n_51\,
      mul_intermediate_3(1) => \FB[30].B_n_52\,
      mul_intermediate_3(0) => \FB[30].B_n_53\,
      mul_intermediate_4(0) => \FB[30].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[32].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_24
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[31].B_n_55\,
      P(0) => \mul_intermediate__0_24\(42),
      Q(24 downto 0) => \xn[32]_31\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[33]_32\(24 downto 0),
      S(1) => \FB[31].B_n_48\,
      S(0) => \FB[31].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[33]_70\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[32].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[32].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[32].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[32].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[32].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[32].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[32].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[32].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(593 downto 576),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[32]_69\(46 downto 0),
      mul_intermediate_1(3) => \FB[31].B_n_50\,
      mul_intermediate_1(2) => \FB[31].B_n_51\,
      mul_intermediate_1(1) => \FB[31].B_n_52\,
      mul_intermediate_1(0) => \FB[31].B_n_53\,
      mul_intermediate_2(0) => \FB[31].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_25\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[33].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_25
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[33].B_n_55\,
      P(0) => \mul_intermediate__0_26\(42),
      Q(24 downto 0) => \xn[34]_33\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[33]_32\(24 downto 0),
      S(1) => \FB[33].B_n_48\,
      S(0) => \FB[33].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_25\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[34]_71\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[33].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[33].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[33].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[33].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[33].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(611 downto 594),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[33]_70\(46 downto 0),
      mul_intermediate_1(0) => \FB[32].B_n_55\,
      mul_intermediate_2(1) => \FB[32].B_n_48\,
      mul_intermediate_2(0) => \FB[32].B_n_49\,
      mul_intermediate_3(3) => \FB[32].B_n_50\,
      mul_intermediate_3(2) => \FB[32].B_n_51\,
      mul_intermediate_3(1) => \FB[32].B_n_52\,
      mul_intermediate_3(0) => \FB[32].B_n_53\,
      mul_intermediate_4(0) => \FB[32].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[34].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_26
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[33].B_n_55\,
      P(0) => \mul_intermediate__0_26\(42),
      Q(24 downto 0) => \xn[34]_33\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[35]_34\(24 downto 0),
      S(1) => \FB[33].B_n_48\,
      S(0) => \FB[33].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[35]_72\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[34].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[34].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[34].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[34].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[34].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[34].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[34].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[34].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(629 downto 612),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[34]_71\(46 downto 0),
      mul_intermediate_1(3) => \FB[33].B_n_50\,
      mul_intermediate_1(2) => \FB[33].B_n_51\,
      mul_intermediate_1(1) => \FB[33].B_n_52\,
      mul_intermediate_1(0) => \FB[33].B_n_53\,
      mul_intermediate_2(0) => \FB[33].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_27\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[35].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_27
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[35].B_n_55\,
      P(0) => \mul_intermediate__0_28\(42),
      Q(24 downto 0) => \xn[36]_35\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[35]_34\(24 downto 0),
      S(1) => \FB[35].B_n_48\,
      S(0) => \FB[35].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_27\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[36]_73\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[35].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[35].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[35].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[35].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[35].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(647 downto 630),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[35]_72\(46 downto 0),
      mul_intermediate_1(0) => \FB[34].B_n_55\,
      mul_intermediate_2(1) => \FB[34].B_n_48\,
      mul_intermediate_2(0) => \FB[34].B_n_49\,
      mul_intermediate_3(3) => \FB[34].B_n_50\,
      mul_intermediate_3(2) => \FB[34].B_n_51\,
      mul_intermediate_3(1) => \FB[34].B_n_52\,
      mul_intermediate_3(0) => \FB[34].B_n_53\,
      mul_intermediate_4(0) => \FB[34].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[36].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_28
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[35].B_n_55\,
      P(0) => \mul_intermediate__0_28\(42),
      Q(24 downto 0) => \xn[36]_35\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[37]_36\(24 downto 0),
      S(1) => \FB[35].B_n_48\,
      S(0) => \FB[35].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[37]_74\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[36].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[36].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[36].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[36].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[36].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[36].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[36].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[36].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(665 downto 648),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[36]_73\(46 downto 0),
      mul_intermediate_1(3) => \FB[35].B_n_50\,
      mul_intermediate_1(2) => \FB[35].B_n_51\,
      mul_intermediate_1(1) => \FB[35].B_n_52\,
      mul_intermediate_1(0) => \FB[35].B_n_53\,
      mul_intermediate_2(0) => \FB[35].B_n_54\,
      mul_intermediate_3(0) => \mul_intermediate__0_29\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[37].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_29
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[37].B_n_55\,
      P(0) => \mul_intermediate__0_30\(42),
      Q(24 downto 0) => \xn[38]_37\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[37]_36\(24 downto 0),
      S(1) => \FB[37].B_n_48\,
      S(0) => \FB[37].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_29\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[38]_75\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[37].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[37].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[37].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[37].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[37].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(683 downto 666),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[37]_74\(46 downto 0),
      mul_intermediate_1(0) => \FB[36].B_n_55\,
      mul_intermediate_2(1) => \FB[36].B_n_48\,
      mul_intermediate_2(0) => \FB[36].B_n_49\,
      mul_intermediate_3(3) => \FB[36].B_n_50\,
      mul_intermediate_3(2) => \FB[36].B_n_51\,
      mul_intermediate_3(1) => \FB[36].B_n_52\,
      mul_intermediate_3(0) => \FB[36].B_n_53\,
      mul_intermediate_4(0) => \FB[36].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[38].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_30
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[37].B_n_55\,
      P(0) => \mul_intermediate__0_30\(42),
      Q(24 downto 0) => \xn[38]_37\(24 downto 0),
      S(1) => \FB[37].B_n_48\,
      S(0) => \FB[37].B_n_49\,
      \axi_rdata_reg[11]\(1) => \FB[38].B_n_48\,
      \axi_rdata_reg[11]\(0) => \FB[38].B_n_49\,
      \axi_rdata_reg[11]_0\(0) => \FB[38].B_n_55\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[39]_76\(46 downto 0),
      \axi_rdata_reg[15]_0\(3) => \FB[38].B_n_50\,
      \axi_rdata_reg[15]_0\(2) => \FB[38].B_n_51\,
      \axi_rdata_reg[15]_0\(1) => \FB[38].B_n_52\,
      \axi_rdata_reg[15]_0\(0) => \FB[38].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[38].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(701 downto 684),
      en => en,
      mul_intermediate_0(24 downto 0) => \xn[39]_38\(24 downto 0),
      mul_intermediate_1(46 downto 0) => \add_bus[38]_75\(46 downto 0),
      mul_intermediate_2(3) => \FB[37].B_n_50\,
      mul_intermediate_2(2) => \FB[37].B_n_51\,
      mul_intermediate_2(1) => \FB[37].B_n_52\,
      mul_intermediate_2(0) => \FB[37].B_n_53\,
      mul_intermediate_3(0) => \FB[37].B_n_54\,
      mul_intermediate_4(0) => \mul_intermediate__0_31\(42),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
\FB[39].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_31
     port map (
      \Q_buf_reg[24]\(24 downto 0) => \xn[39]_38\(24 downto 0),
      \axi_rdata_reg[11]\(0) => \mul_intermediate__0_31\(42),
      coef_bus(17 downto 0) => coef_bus(719 downto 702),
      mul_intermediate_0(46 downto 0) => \add_bus[39]_76\(46 downto 0),
      mul_intermediate_1(0) => \FB[38].B_n_55\,
      mul_intermediate_2(1) => \FB[38].B_n_48\,
      mul_intermediate_2(0) => \FB[38].B_n_49\,
      mul_intermediate_3(3) => \FB[38].B_n_50\,
      mul_intermediate_3(2) => \FB[38].B_n_51\,
      mul_intermediate_3(1) => \FB[38].B_n_52\,
      mul_intermediate_3(0) => \FB[38].B_n_53\,
      mul_intermediate_4(0) => \FB[38].B_n_54\,
      sig_out(48 downto 0) => sig_out(48 downto 0)
    );
\FB[3].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_32
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[2].B_n_48\,
      P(0) => \mul_intermediate__0_33\(42),
      Q(24 downto 0) => \xn[3]_2\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[4]_3\(24 downto 0),
      S(1) => \FB[2].B_n_45\,
      S(0) => \FB[2].B_n_46\,
      \add_bus[3]_40\(43 downto 0) => \add_bus[3]_40\(43 downto 0),
      \add_bus[4]_41\(44 downto 0) => \add_bus[4]_41\(44 downto 0),
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_32\(42),
      \axi_rdata_reg[15]_0\(1) => \FB[3].B_n_46\,
      \axi_rdata_reg[15]_0\(0) => \FB[3].B_n_47\,
      \axi_rdata_reg[15]_1\(1) => \FB[3].B_n_48\,
      \axi_rdata_reg[15]_1\(0) => \FB[3].B_n_49\,
      \axi_rdata_reg[15]_2\(0) => \FB[3].B_n_50\,
      coef_bus(17 downto 0) => coef_bus(71 downto 54),
      en => en,
      mul_intermediate_0(0) => \FB[2].B_n_47\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[4].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_33
     port map (
      AR(0) => \^rst\,
      CO(0) => \FB[4].B_n_52\,
      DI(0) => \FB[4].B_n_54\,
      O(0) => \add_bus[6]_43\(46),
      P(0) => \mul_intermediate__0_33\(42),
      Q(24 downto 0) => \xn[5]_4\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[4]_3\(24 downto 0),
      S(1) => \FB[4].B_n_47\,
      S(0) => \FB[4].B_n_48\,
      \add_bus[4]_41\(44 downto 0) => \add_bus[4]_41\(44 downto 0),
      \add_bus[5]_42\(45 downto 0) => \add_bus[5]_42\(45 downto 0),
      \axi_rdata_reg[15]\(2) => \FB[4].B_n_49\,
      \axi_rdata_reg[15]\(1) => \FB[4].B_n_50\,
      \axi_rdata_reg[15]\(0) => \FB[4].B_n_51\,
      \axi_rdata_reg[15]_0\(0) => \FB[4].B_n_53\,
      coef_bus(17 downto 0) => coef_bus(89 downto 72),
      en => en,
      mul_intermediate_0(0) => \FB[3].B_n_50\,
      mul_intermediate_1(1) => \FB[3].B_n_46\,
      mul_intermediate_1(0) => \FB[3].B_n_47\,
      mul_intermediate_2(1) => \FB[3].B_n_48\,
      mul_intermediate_2(0) => \FB[3].B_n_49\,
      mul_intermediate_3(0) => \mul_intermediate__0_34\(42),
      mul_intermediate_4(0) => \FB[6].B_n_48\,
      mul_intermediate_5(0) => \FB[5].B_n_48\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[5].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_34
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[4].B_n_54\,
      P(0) => \mul_intermediate__0_35\(42),
      Q(24 downto 0) => \xn[5]_4\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[6]_5\(24 downto 0),
      S(1) => \FB[4].B_n_47\,
      S(0) => \FB[4].B_n_48\,
      \add_bus[5]_42\(45 downto 0) => \add_bus[5]_42\(45 downto 0),
      \add_bus[6]_43\(46 downto 0) => \add_bus[6]_43\(46 downto 0),
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_34\(42),
      \axi_rdata_reg[15]_0\(0) => \FB[5].B_n_48\,
      \axi_rdata_reg[15]_1\(1) => \FB[5].B_n_49\,
      \axi_rdata_reg[15]_1\(0) => \FB[5].B_n_50\,
      \axi_rdata_reg[15]_2\(2) => \FB[5].B_n_51\,
      \axi_rdata_reg[15]_2\(1) => \FB[5].B_n_52\,
      \axi_rdata_reg[15]_2\(0) => \FB[5].B_n_53\,
      \axi_rdata_reg[15]_3\(0) => \FB[5].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(107 downto 90),
      en => en,
      mul_intermediate_0(2) => \FB[4].B_n_49\,
      mul_intermediate_0(1) => \FB[4].B_n_50\,
      mul_intermediate_0(0) => \FB[4].B_n_51\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[6].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_35
     port map (
      AR(0) => \^rst\,
      CO(0) => \FB[4].B_n_52\,
      DI(0) => \FB[6].B_n_55\,
      P(0) => \mul_intermediate__0_35\(42),
      Q(24 downto 0) => \xn[7]_6\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[6]_5\(24 downto 0),
      S(3) => \FB[4].B_n_53\,
      S(2) => \FB[5].B_n_51\,
      S(1) => \FB[5].B_n_52\,
      S(0) => \FB[5].B_n_53\,
      \add_bus[6]_43\(46 downto 0) => \add_bus[6]_43\(46 downto 0),
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[7]_44\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[6].B_n_49\,
      \axi_rdata_reg[15]_0\(0) => \FB[6].B_n_50\,
      \axi_rdata_reg[15]_1\(3) => \FB[6].B_n_51\,
      \axi_rdata_reg[15]_1\(2) => \FB[6].B_n_52\,
      \axi_rdata_reg[15]_1\(1) => \FB[6].B_n_53\,
      \axi_rdata_reg[15]_1\(0) => \FB[6].B_n_54\,
      \axi_rdata_reg[16]\(0) => \FB[6].B_n_48\,
      \axi_rdata_reg[16]_0\(0) => \FB[6].B_n_56\,
      coef_bus(17 downto 0) => coef_bus(125 downto 108),
      en => en,
      mul_intermediate_0(0) => \FB[5].B_n_54\,
      mul_intermediate_1(1) => \FB[5].B_n_49\,
      mul_intermediate_1(0) => \FB[5].B_n_50\,
      mul_intermediate_2(0) => \mul_intermediate__0_36\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[7].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_36
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[6].B_n_55\,
      P(0) => \mul_intermediate__0_37\(42),
      Q(24 downto 0) => \xn[7]_6\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[8]_7\(24 downto 0),
      S(1) => \FB[7].B_n_48\,
      S(0) => \FB[7].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_36\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[8]_45\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[7].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[7].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[7].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[7].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[7].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[7].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(143 downto 126),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[7]_44\(46 downto 0),
      mul_intermediate_1(1) => \FB[6].B_n_49\,
      mul_intermediate_1(0) => \FB[6].B_n_50\,
      mul_intermediate_2(3) => \FB[6].B_n_51\,
      mul_intermediate_2(2) => \FB[6].B_n_52\,
      mul_intermediate_2(1) => \FB[6].B_n_53\,
      mul_intermediate_2(0) => \FB[6].B_n_54\,
      mul_intermediate_3(0) => \FB[6].B_n_56\,
      s00_axi_aclk => s00_axi_aclk
    );
\FB[8].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_37
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[8].B_n_55\,
      P(0) => \mul_intermediate__0_37\(42),
      Q(24 downto 0) => \xn[9]_8\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[8]_7\(24 downto 0),
      S(1) => \FB[7].B_n_48\,
      S(0) => \FB[7].B_n_49\,
      \axi_rdata_reg[15]\(46 downto 0) => \add_bus[9]_46\(46 downto 0),
      \axi_rdata_reg[15]_0\(1) => \FB[8].B_n_48\,
      \axi_rdata_reg[15]_0\(0) => \FB[8].B_n_49\,
      \axi_rdata_reg[15]_1\(3) => \FB[8].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[8].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[8].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[8].B_n_53\,
      \axi_rdata_reg[16]\(0) => \FB[8].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(161 downto 144),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[8]_45\(46 downto 0),
      mul_intermediate_1(0) => \FB[7].B_n_55\,
      mul_intermediate_2(3) => \FB[7].B_n_50\,
      mul_intermediate_2(2) => \FB[7].B_n_51\,
      mul_intermediate_2(1) => \FB[7].B_n_52\,
      mul_intermediate_2(0) => \FB[7].B_n_53\,
      mul_intermediate_3(0) => \FB[7].B_n_54\,
      mul_intermediate_4(0) => \mul_intermediate__0_38\(42),
      s00_axi_aclk => s00_axi_aclk
    );
\FB[9].B\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_block_V2_38
     port map (
      AR(0) => \^rst\,
      DI(0) => \FB[8].B_n_55\,
      P(0) => \mul_intermediate__0_0\(42),
      Q(24 downto 0) => \xn[9]_8\(24 downto 0),
      \Q_buf_reg[24]_0\(24 downto 0) => \xn[10]_9\(24 downto 0),
      S(1) => \FB[9].B_n_48\,
      S(0) => \FB[9].B_n_49\,
      \axi_rdata_reg[15]\(0) => \mul_intermediate__0_38\(42),
      \axi_rdata_reg[15]_0\(46 downto 0) => \add_bus[10]_47\(46 downto 0),
      \axi_rdata_reg[15]_1\(3) => \FB[9].B_n_50\,
      \axi_rdata_reg[15]_1\(2) => \FB[9].B_n_51\,
      \axi_rdata_reg[15]_1\(1) => \FB[9].B_n_52\,
      \axi_rdata_reg[15]_1\(0) => \FB[9].B_n_53\,
      \axi_rdata_reg[15]_2\(0) => \FB[9].B_n_55\,
      \axi_rdata_reg[16]\(0) => \FB[9].B_n_54\,
      coef_bus(17 downto 0) => coef_bus(179 downto 162),
      en => en,
      mul_intermediate_0(46 downto 0) => \add_bus[9]_46\(46 downto 0),
      mul_intermediate_1(1) => \FB[8].B_n_48\,
      mul_intermediate_1(0) => \FB[8].B_n_49\,
      mul_intermediate_2(3) => \FB[8].B_n_50\,
      mul_intermediate_2(2) => \FB[8].B_n_51\,
      mul_intermediate_2(1) => \FB[8].B_n_52\,
      mul_intermediate_2(0) => \FB[8].B_n_53\,
      mul_intermediate_3(0) => \FB[8].B_n_54\,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank_ctrl is
  port (
    en_reg : out STD_LOGIC;
    \Q_buf_reg[17]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank_ctrl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank_ctrl is
  signal rise_detector_n_0 : STD_LOGIC;
begin
delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_flip_flop
     port map (
      AR(0) => AR(0),
      E(0) => rise_detector_n_0,
      en_reg => en_reg,
      s00_axi_aclk => s00_axi_aclk
    );
dut: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_shift_register
     port map (
      E(0) => rise_detector_n_0,
      Q(0) => Q(1),
      \Q_buf_reg[17]\(39 downto 0) => \Q_buf_reg[17]\(39 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
rise_detector: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector_78
     port map (
      AR(0) => AR(0),
      E(0) => rise_detector_n_0,
      Q(0) => Q(0),
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank is
  port (
    coef_bus : out STD_LOGIC_VECTOR ( 719 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 17 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank is
  signal en_bus : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal en_bus_2 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal en_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__10\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__12\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__13\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__14\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__15\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__16\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__17\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__18\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__19\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__20\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__21\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__22\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__23\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__24\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__25\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__26\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__27\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__28\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__29\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__30\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__31\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__32\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__33\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__34\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__35\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__36\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__37\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__38\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__5\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Q_buf[17]_i_1__9\ : label is "soft_lutpair6";
begin
\Q_buf[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(0),
      O => en_bus_2(0)
    );
\Q_buf[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(1),
      O => en_bus_2(1)
    );
\Q_buf[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(2),
      O => en_bus_2(2)
    );
\Q_buf[17]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(11),
      O => en_bus_2(11)
    );
\Q_buf[17]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(12),
      O => en_bus_2(12)
    );
\Q_buf[17]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(13),
      O => en_bus_2(13)
    );
\Q_buf[17]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(14),
      O => en_bus_2(14)
    );
\Q_buf[17]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(15),
      O => en_bus_2(15)
    );
\Q_buf[17]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(16),
      O => en_bus_2(16)
    );
\Q_buf[17]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(17),
      O => en_bus_2(17)
    );
\Q_buf[17]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(18),
      O => en_bus_2(18)
    );
\Q_buf[17]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(19),
      O => en_bus_2(19)
    );
\Q_buf[17]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(20),
      O => en_bus_2(20)
    );
\Q_buf[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(3),
      O => en_bus_2(3)
    );
\Q_buf[17]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(21),
      O => en_bus_2(21)
    );
\Q_buf[17]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(22),
      O => en_bus_2(22)
    );
\Q_buf[17]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(23),
      O => en_bus_2(23)
    );
\Q_buf[17]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(24),
      O => en_bus_2(24)
    );
\Q_buf[17]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(25),
      O => en_bus_2(25)
    );
\Q_buf[17]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(26),
      O => en_bus_2(26)
    );
\Q_buf[17]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(27),
      O => en_bus_2(27)
    );
\Q_buf[17]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(28),
      O => en_bus_2(28)
    );
\Q_buf[17]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(29),
      O => en_bus_2(29)
    );
\Q_buf[17]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(30),
      O => en_bus_2(30)
    );
\Q_buf[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(4),
      O => en_bus_2(4)
    );
\Q_buf[17]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(31),
      O => en_bus_2(31)
    );
\Q_buf[17]_i_1__31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(32),
      O => en_bus_2(32)
    );
\Q_buf[17]_i_1__32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(33),
      O => en_bus_2(33)
    );
\Q_buf[17]_i_1__33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(34),
      O => en_bus_2(34)
    );
\Q_buf[17]_i_1__34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(35),
      O => en_bus_2(35)
    );
\Q_buf[17]_i_1__35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(36),
      O => en_bus_2(36)
    );
\Q_buf[17]_i_1__36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(37),
      O => en_bus_2(37)
    );
\Q_buf[17]_i_1__37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(38),
      O => en_bus_2(38)
    );
\Q_buf[17]_i_1__38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(39),
      O => en_bus_2(39)
    );
\Q_buf[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(5),
      O => en_bus_2(5)
    );
\Q_buf[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(6),
      O => en_bus_2(6)
    );
\Q_buf[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(7),
      O => en_bus_2(7)
    );
\Q_buf[17]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(8),
      O => en_bus_2(8)
    );
\Q_buf[17]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(9),
      O => en_bus_2(9)
    );
\Q_buf[17]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en_reg,
      I1 => en_bus(10),
      O => en_bus_2(10)
    );
\REG[0].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(0),
      coef_bus(17 downto 0) => coef_bus(17 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[10].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_39
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(10),
      coef_bus(17 downto 0) => coef_bus(197 downto 180),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[11].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_40
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(11),
      coef_bus(17 downto 0) => coef_bus(215 downto 198),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[12].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_41
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(12),
      coef_bus(17 downto 0) => coef_bus(233 downto 216),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[13].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_42
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(13),
      coef_bus(17 downto 0) => coef_bus(251 downto 234),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[14].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_43
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(14),
      coef_bus(17 downto 0) => coef_bus(269 downto 252),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[15].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_44
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(15),
      coef_bus(17 downto 0) => coef_bus(287 downto 270),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[16].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_45
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(16),
      coef_bus(17 downto 0) => coef_bus(305 downto 288),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[17].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_46
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(17),
      coef_bus(17 downto 0) => coef_bus(323 downto 306),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[18].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_47
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(18),
      coef_bus(17 downto 0) => coef_bus(341 downto 324),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[19].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_48
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(19),
      coef_bus(17 downto 0) => coef_bus(359 downto 342),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[1].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_49
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(1),
      coef_bus(17 downto 0) => coef_bus(35 downto 18),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[20].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_50
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(20),
      coef_bus(17 downto 0) => coef_bus(377 downto 360),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[21].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_51
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(21),
      coef_bus(17 downto 0) => coef_bus(395 downto 378),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[22].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_52
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(22),
      coef_bus(17 downto 0) => coef_bus(413 downto 396),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[23].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_53
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(23),
      coef_bus(17 downto 0) => coef_bus(431 downto 414),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[24].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_54
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(24),
      coef_bus(17 downto 0) => coef_bus(449 downto 432),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[25].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_55
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(25),
      coef_bus(17 downto 0) => coef_bus(467 downto 450),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[26].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_56
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(26),
      coef_bus(17 downto 0) => coef_bus(485 downto 468),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[27].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_57
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(27),
      coef_bus(17 downto 0) => coef_bus(503 downto 486),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[28].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_58
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(28),
      coef_bus(17 downto 0) => coef_bus(521 downto 504),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[29].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_59
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(29),
      coef_bus(17 downto 0) => coef_bus(539 downto 522),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[2].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_60
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(2),
      coef_bus(17 downto 0) => coef_bus(53 downto 36),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[30].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_61
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(30),
      coef_bus(17 downto 0) => coef_bus(557 downto 540),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[31].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_62
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(31),
      coef_bus(17 downto 0) => coef_bus(575 downto 558),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[32].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_63
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(32),
      coef_bus(17 downto 0) => coef_bus(593 downto 576),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[33].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_64
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(33),
      coef_bus(17 downto 0) => coef_bus(611 downto 594),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[34].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_65
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(34),
      coef_bus(17 downto 0) => coef_bus(629 downto 612),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[35].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_66
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(35),
      coef_bus(17 downto 0) => coef_bus(647 downto 630),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[36].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_67
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(36),
      coef_bus(17 downto 0) => coef_bus(665 downto 648),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[37].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_68
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(37),
      coef_bus(17 downto 0) => coef_bus(683 downto 666),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[38].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_69
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(38),
      coef_bus(17 downto 0) => coef_bus(701 downto 684),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[39].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_70
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(39),
      coef_bus(17 downto 0) => coef_bus(719 downto 702),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[3].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_71
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(3),
      coef_bus(17 downto 0) => coef_bus(71 downto 54),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[4].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_72
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(4),
      coef_bus(17 downto 0) => coef_bus(89 downto 72),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[5].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_73
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(5),
      coef_bus(17 downto 0) => coef_bus(107 downto 90),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[6].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_74
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(6),
      coef_bus(17 downto 0) => coef_bus(125 downto 108),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[7].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_75
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(7),
      coef_bus(17 downto 0) => coef_bus(143 downto 126),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[8].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_76
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(8),
      coef_bus(17 downto 0) => coef_bus(161 downto 144),
      s00_axi_aclk => s00_axi_aclk
    );
\REG[9].R\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bank_reg_77
     port map (
      AR(0) => AR(0),
      D(17 downto 0) => D(17 downto 0),
      E(0) => en_bus_2(9),
      coef_bus(17 downto 0) => coef_bus(179 downto 162),
      s00_axi_aclk => s00_axi_aclk
    );
ctrl: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank_ctrl
     port map (
      AR(0) => AR(0),
      Q(1 downto 0) => Q(1 downto 0),
      \Q_buf_reg[17]\(39 downto 0) => en_bus(39 downto 0),
      en_reg => en_reg,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_top is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_out : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    A : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_top is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coef_bus : STD_LOGIC_VECTOR ( 719 downto 0 );
  signal rise_detector_n_0 : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
BANK1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_coef_bank
     port map (
      AR(0) => \^sr\(0),
      D(17 downto 0) => D(17 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      coef_bus(719 downto 0) => coef_bus(719 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn
    );
FIR1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR
     port map (
      A(24 downto 0) => A(24 downto 0),
      coef_bus(719 downto 0) => coef_bus(719 downto 0),
      en => rise_detector_n_0,
      rst => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sig_out(48 downto 0) => sig_out(48 downto 0)
    );
rise_detector: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rising_detector
     port map (
      AR(0) => \^sr\(0),
      Q(0) => Q(0),
      en => rise_detector_n_0,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0_S00_AXI is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0_S00_AXI is
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal en2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal reset_shift_register : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sig_out : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[24]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[16]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[17]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \axi_awaddr[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of axi_awready_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \slv_reg1[15]_i_2\ : label is "soft_lutpair23";
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_WREADY <= \^s_axi_wready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(2),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s_axi_arready\,
      I3 => axi_araddr(3),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => axi_araddr(2),
      S => rst
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => axi_araddr(3),
      S => rst
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => rst
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s_axi_awready\,
      I4 => p_0_in(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => p_0_in(0),
      R => rst
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => p_0_in(1),
      R => rst
    );
axi_awready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_awready\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => rst
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => rst
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(32),
      I1 => sig_out(0),
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[0]\,
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(42),
      I1 => sig_out(10),
      I2 => slv_reg3(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[10]\,
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(43),
      I1 => sig_out(11),
      I2 => slv_reg3(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[11]\,
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(44),
      I1 => sig_out(12),
      I2 => slv_reg3(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[12]\,
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(45),
      I1 => sig_out(13),
      I2 => slv_reg3(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[13]\,
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(46),
      I1 => sig_out(14),
      I2 => slv_reg3(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[14]\,
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(47),
      I1 => sig_out(15),
      I2 => slv_reg3(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[15]\,
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(16),
      I2 => slv_reg3(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[16]\,
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(17),
      I2 => slv_reg3(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[17]\,
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(18),
      I2 => slv_reg3(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[18]\,
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(19),
      I2 => slv_reg3(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[19]\,
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(33),
      I1 => sig_out(1),
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => en2,
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(20),
      I2 => slv_reg3(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[20]\,
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(21),
      I2 => slv_reg3(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[21]\,
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(22),
      I2 => slv_reg3(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[22]\,
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(23),
      I2 => slv_reg3(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[23]\,
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(24),
      I2 => slv_reg3(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[24]\,
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(25),
      I2 => slv_reg3(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[25]\,
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(26),
      I2 => slv_reg3(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[26]\,
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(27),
      I2 => slv_reg3(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[27]\,
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(28),
      I2 => slv_reg3(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[28]\,
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(29),
      I2 => slv_reg3(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[29]\,
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(34),
      I1 => sig_out(2),
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => reset_shift_register,
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(30),
      I2 => slv_reg3(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[30]\,
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(48),
      I1 => sig_out(31),
      I2 => slv_reg3(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[31]\,
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(35),
      I1 => sig_out(3),
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[3]\,
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(36),
      I1 => sig_out(4),
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[4]\,
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(37),
      I1 => sig_out(5),
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[5]\,
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(38),
      I1 => sig_out(6),
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[6]\,
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(39),
      I1 => sig_out(7),
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[7]\,
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(40),
      I1 => sig_out(8),
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[8]\,
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => sig_out(41),
      I1 => sig_out(9),
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2_reg_n_0_[9]\,
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => rst
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => rst
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => rst
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => rst
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => rst
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => rst
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => rst
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => rst
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => rst
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => rst
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => rst
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => rst
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => rst
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => rst
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => rst
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => rst
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => rst
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => rst
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => rst
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => rst
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => rst
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => rst
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => rst
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => rst
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => rst
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => rst
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => rst
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => rst
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => rst
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => rst
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => rst
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => rst
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s_axi_arready\,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => rst
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s_axi_wready\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => rst
    );
fir: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_filter_top
     port map (
      A(24 downto 0) => slv_reg0(24 downto 0),
      D(17 downto 0) => slv_reg1(17 downto 0),
      Q(2) => reset_shift_register,
      Q(1) => en2,
      Q(0) => \slv_reg2_reg_n_0_[0]\,
      SR(0) => rst,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      sig_out(48 downto 0) => sig_out(48 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s00_axi_wdata(24),
      I1 => \slv_reg_wren__2\,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => s00_axi_wstrb(3),
      I5 => slv_reg0(24),
      O => \slv_reg0[24]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg0(0),
      R => rst
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg0(10),
      R => rst
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg0(11),
      R => rst
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg0(12),
      R => rst
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg0(13),
      R => rst
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg0(14),
      R => rst
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg0(15),
      R => rst
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg0(16),
      R => rst
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg0(17),
      R => rst
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg0(18),
      R => rst
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg0(19),
      R => rst
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg0(1),
      R => rst
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg0(20),
      R => rst
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg0(21),
      R => rst
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg0(22),
      R => rst
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg0(23),
      R => rst
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg0[24]_i_1_n_0\,
      Q => slv_reg0(24),
      R => rst
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg0(2),
      R => rst
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg0(3),
      R => rst
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg0(4),
      R => rst
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg0(5),
      R => rst
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg0(6),
      R => rst
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg0(7),
      R => rst
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg0(8),
      R => rst
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg0(9),
      R => rst
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => \^s_axi_awready\,
      I2 => \^s_axi_wready\,
      I3 => s00_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_wdata(16),
      I1 => \slv_reg_wren__2\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(0),
      I5 => slv_reg1(16),
      O => \slv_reg1[16]_i_1_n_0\
    );
\slv_reg1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s00_axi_wdata(17),
      I1 => \slv_reg_wren__2\,
      I2 => p_0_in(1),
      I3 => s00_axi_wstrb(2),
      I4 => p_0_in(0),
      I5 => slv_reg1(17),
      O => \slv_reg1[17]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => rst
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => rst
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => rst
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => rst
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => rst
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => rst
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => rst
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg1[16]_i_1_n_0\,
      Q => slv_reg1(16),
      R => rst
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \slv_reg1[17]_i_1_n_0\,
      Q => slv_reg1(17),
      R => rst
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => rst
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => rst
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => rst
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => rst
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => rst
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => rst
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => rst
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => rst
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => rst
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(1),
      I3 => p_0_in(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(2),
      I3 => p_0_in(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(3),
      I3 => p_0_in(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(1),
      I2 => s00_axi_wstrb(0),
      I3 => p_0_in(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg2_reg_n_0_[0]\,
      R => rst
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => rst
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => rst
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => rst
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => rst
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => rst
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => rst
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => rst
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => rst
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => rst
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => rst
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => en2,
      R => rst
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => rst
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => rst
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => rst
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => rst
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => rst
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => rst
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => rst
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => rst
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => rst
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => rst
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => reset_shift_register,
      R => rst
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => rst
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => rst
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg2_reg_n_0_[3]\,
      R => rst
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => rst
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => rst
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => rst
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => rst
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => rst
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => rst
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s00_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => rst
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg3(10),
      R => rst
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg3(11),
      R => rst
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg3(12),
      R => rst
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg3(13),
      R => rst
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg3(14),
      R => rst
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg3(15),
      R => rst
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg3(16),
      R => rst
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg3(17),
      R => rst
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg3(18),
      R => rst
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg3(19),
      R => rst
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => rst
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg3(20),
      R => rst
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg3(21),
      R => rst
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg3(22),
      R => rst
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg3(23),
      R => rst
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg3(24),
      R => rst
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg3(25),
      R => rst
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg3(26),
      R => rst
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg3(27),
      R => rst
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg3(28),
      R => rst
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg3(29),
      R => rst
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => rst
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg3(30),
      R => rst
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg3(31),
      R => rst
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => rst
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => rst
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => rst
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => rst
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => rst
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => rst
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0 is
  port (
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0 is
begin
FIR_reloadable_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0_S00_AXI
     port map (
      S_AXI_ARREADY => S_AXI_ARREADY,
      S_AXI_AWREADY => S_AXI_AWREADY,
      S_AXI_WREADY => S_AXI_WREADY,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_FIR_reloadable_v1_0_0_1,FIR_reloadable_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "FIR_reloadable_v1_0,Vivado 2018.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute x_interface_parameter of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW";
  attribute x_interface_info of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute x_interface_info of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute x_interface_info of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute x_interface_info of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute x_interface_info of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute x_interface_info of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute x_interface_info of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute x_interface_info of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute x_interface_info of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute x_interface_info of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute x_interface_info of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute x_interface_info of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute x_interface_info of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute x_interface_parameter of s00_axi_awaddr : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 4, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute x_interface_info of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute x_interface_info of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute x_interface_info of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute x_interface_info of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute x_interface_info of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_FIR_reloadable_v1_0
     port map (
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_WREADY => s00_axi_wready,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
