Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Sat Nov 28 13:56:48 2015
| Host         : szk running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    51 |
| Minimum Number of register sites lost to control set restrictions |   134 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             282 |          147 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |             126 |           43 |
| Yes          | No                    | No                     |             133 |           55 |
| Yes          | No                    | Yes                    |              13 |            8 |
| Yes          | Yes                   | No                     |             100 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------------------+-------------------------------------------------+------------------+----------------+
|     Clock Signal    |            Enable Signal           |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+---------------------+------------------------------------+-------------------------------------------------+------------------+----------------+
|  clkdiv_unit/Q[0]   |                                    |                                                 |                1 |              1 |
|  clk_1fps_BUFG      | expand1/E[0]                       | button1/jump/one_pulse/last_value_storage/AS[0] |                1 |              3 |
|  draw_unit/cnt[2]   |                                    |                                                 |                1 |              4 |
|  clk_1fps_BUFG      |                                    | status_unit/O21                                 |                4 |              4 |
|  clk_1fps_BUFG      |                                    | run_uint/n_2_v[4]_i_1                           |                2 |              4 |
|  clk_1fps_BUFG      |                                    | status_unit/O18                                 |                2 |              4 |
|  clk_1fps_BUFG      |                                    | status_unit/O19                                 |                3 |              4 |
|  clk_1fps_BUFG      |                                    | status_unit/O23                                 |                2 |              4 |
|  n_0_3863_BUFG      |                                    |                                                 |                3 |              5 |
|  key1/m0/CLK        |                                    |                                                 |                2 |              6 |
|  key2/m0/CLK        |                                    |                                                 |                3 |              6 |
|  key4/m0/CLK        |                                    |                                                 |                2 |              6 |
|  key3/m0/CLK        |                                    |                                                 |                2 |              6 |
|  clk_1fps_BUFG      | status_unit/O54                    | status_unit/O128                                |                2 |              6 |
|  clk_1fps_BUFG      | status_unit/O50                    |                                                 |                3 |              6 |
|  clk_1fps_BUFG      | status_unit/O55                    | status_unit/O129                                |                2 |              6 |
| ~n_406_button1_BUFG |                                    |                                                 |                7 |              7 |
|  clk_1fps_BUFG      | status_unit/O124[0]                | status_unit/O131                                |                2 |              7 |
|  clk_1fps_BUFG      | status_unit/O56                    | status_unit/O130                                |                2 |              7 |
|  n_0_3863_BUFG      | button1/RxD/E[0]                   |                                                 |                2 |              8 |
|  n_0_3863_BUFG      | button1/ReceiveBag/n_2_raw5[7]_i_1 |                                                 |                2 |              8 |
|  n_0_3863_BUFG      | button1/ReceiveBag/n_2_raw6[7]_i_1 |                                                 |                3 |              8 |
|  n_0_3863_BUFG      | button1/ReceiveBag/n_2_raw7[7]_i_1 |                                                 |                3 |              8 |
|  n_0_3863_BUFG      | button1/RxD/I5[0]                  |                                                 |                3 |              8 |
| ~n_406_button1_BUFG |                                    | button1/jump/n_2_cnt[8]_i_1                     |                2 |              8 |
| ~n_406_button1_BUFG | button1/Dsend/n_2_datasend[7]_i_1  |                                                 |                4 |              8 |
|  clk_1fps_BUFG      | status_unit/O124[0]                |                                                 |                5 |              9 |
|  clk_1fps_BUFG      | status_unit/O56                    |                                                 |                4 |              9 |
|  clkdiv_unit/Q[0]   |                                    | key1/reset                                      |                5 |             10 |
|  clkdiv_unit/Q[0]   | vsync_unit/n_2_vsenable_reg        | key1/reset                                      |                7 |             10 |
|  clk_1fps_BUFG      | run_uint/n_2_delay[9]_i_2          | status_unit/SR[0]                               |                4 |             10 |
|  clk_1fps_BUFG      | status_unit/O55                    |                                                 |                6 |             10 |
|  clk_1fps_BUFG      | status_unit/O54                    |                                                 |                4 |             10 |
|  clk_IBUF_BUFG      | status_unit/E[0]                   |                                                 |                4 |             11 |
|  clk_1fps_BUFG      | status_unit/O50                    | status_unit/O18                                 |                5 |             12 |
|  clk_1fps_BUFG      | status_unit/O50                    | status_unit/O19                                 |                7 |             12 |
|  clk_1fps_BUFG      | status_unit/O50                    | status_unit/O23                                 |                7 |             12 |
|  clk_1fps_BUFG      | status_unit/O50                    | status_unit/O21                                 |                5 |             12 |
|  clk_IBUF_BUFG      |                                    | key1/reset                                      |                3 |             14 |
|  clk_IBUF_BUFG      | calculateXY_unit/O21               |                                                 |                8 |             14 |
|  clk_IBUF_BUFG      |                                    | key1/m0/clear                                   |                4 |             16 |
|  clk_IBUF_BUFG      |                                    | key2/m0/clear                                   |                4 |             16 |
|  clk_IBUF_BUFG      |                                    | key3/m0/clear                                   |                4 |             16 |
|  clk_IBUF_BUFG      |                                    | key4/m0/clear                                   |                4 |             16 |
|  clk_1fps_BUFG      | status_unit/O8                     | status_unit/O126                                |                5 |             16 |
|  n_0_3863_BUFG      | button1/RxD/I6[0]                  |                                                 |                4 |             16 |
|  clk_IBUF_BUFG      |                                    | vsync_unit/SR[0]                                |               10 |             22 |
| ~n_406_button1_BUFG |                                    | key1/reset                                      |                8 |             24 |
|  clk_IBUF_BUFG      |                                    |                                                 |               23 |             49 |
|  clk_1fps_BUFG      |                                    |                                                 |               50 |             96 |
|  enc                |                                    |                                                 |               53 |             96 |
+---------------------+------------------------------------+-------------------------------------------------+------------------+----------------+


