*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Thu Oct 27 15:24:26 EET 2022
         ppid/pid : 8853/8863
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1
         logfile  : /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/oasys.log.00
         tmpdir   : /tmp/oasys.8853/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source ./scripts/2_synthesize_optimize.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {AdderReg.v regFile.v ripple_adder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl// /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data}
info:    File 'ripple_adder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/ripple_adder.v' using search_path variable.  [CMD-126]
error:   Failed to open '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    invoked from within
"if {![info exists top_module]} {
     source scripts/0_init_design.tcl
     source scripts/1_read_design.tcl
}"
    (file "./scripts/2_synthesize_optimize.tcl" line 23)
    invoked from within
"tcl_source ./scripts/2_synthesize_optimize.tcl"
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {AdderReg.v regFile.v ripple_adder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl// /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'ripple_adder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/ripple_adder.v' using search_path variable.  [CMD-126]
error:   Failed to open '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "./scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source ./scripts/1_read_design.tcl"
> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {AdderReg.v regFile.v ripple_adder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl// /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data}
-------> Message [LEF-105] suppressed 124 times
info:    File 'AdderReg.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/AdderReg.v' using search_path variable.  [CMD-126]
info:    File 'regFile.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/regFile.v' using search_path variable.  [CMD-126]
info:    File 'ripple_adder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/ripple_adder.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source ./scripts/2_synthesize_optimize.tcl
> synthesize -module AdderReg
starting synthesize at 00:00:01(cpu)/0:03:34(wall) 72MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'AdderReg' (depth 1) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/AdderReg.v:1)[7])  [VLOG-400]
info:    synthesizing module 'ripple_adder' (depth 2) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/ripple_adder.v:3)[7])  [VLOG-400]
info:    synthesizing module 'full_adder' (depth 3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/full_adder.v:1)[7])  [VLOG-400]
info:    module 'full_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'full_adder' (depth 3) (1#4) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/full_adder.v:1)[7])  [VLOG-401]
info:    module 'ripple_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'ripple_adder' (depth 2) (2#4) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/ripple_adder.v:3)[7])  [VLOG-401]
warning: variable 'Temp' should not be used in output port connection ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/AdderReg.v:9)[42])  [VLOG-516]
note:    the above message has more detailed information, see "message VLOG-516"
info:    synthesizing module 'Register' (depth 2) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/regFile.v:1)[7])  [VLOG-400]
info:    module 'Register' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'Register' (depth 2) (3#4) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/regFile.v:1)[7])  [VLOG-401]
info:    module 'AdderReg' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'AdderReg' (depth 1) (4#4) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/AdderReg.v:1)[7])  [VLOG-401]
info:    uniquifying module 'full_adder' for 64 instances  [NL-105]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:01(cpu)/0:03:34(wall) 91MB(vsz)/343MB(peak)
> write_design /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/odb/2_synthesized.odb
info:    design 'AdderReg' has no physical info  [WRITE-120]
warning: WrSdc.. design 'AdderReg' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            3.40046  
> set transition          0.707325
> set io_clock_period     5
> #set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.5 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       1|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |AdderReg|           |            
  Total Instances       |     323|        674|      13.312
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |     323|        674|      13.312
      Buffers           |       0|          0|       0.000
      Inverters         |      65|         35|       0.933
      Clock-Gates       |       1|          4|       0.059
      Combinational     |     192|        289|       6.716
      Latches           |       0|          0|       0.000
      FlipFlops         |      65|        346|       5.604
       Single-Bit FF    |      65|        346|       5.604
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |      65|           |            
       Bits             |      65|        346|       5.604
         Load-Enabled   |       0|           |            
         Clock-Gated    |      65|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |        674|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { i_Add1[63] i_Add1[62] i_Add1[61] i_Add1[60] i_Add1[59] i_Add1[58] i_Add1[57] i_Add1[56] i_Add1[55] i_Add1[54] i_Add1[53] i_Add1[52] i_Add1[51] i_Add1[50] i_Add1[49] i_Add1[48] i_Add1[47] i_Add1[46] i_Add1[45] i_Add1[44] i_Add1[43] i_Add1[42] i_Add1[41] i_Add1[40] i_Add1[39] i_Add1[38] i_Add1[37] i_Add1[36] i_Add1[35] i_Add1[34] i_Add1[33] i_Add1[32] i_Add1[31] i_Add1[30] i_Add1[29] i_Add1[28] i_Add1[27] i_Add1[26] i_Add1[25] i_Add1[24] i_Add1[23] i_Add1[22] i_Add1[21] i_Add1[20] i_Add1[19] i_Add1[18] i_Add1[17] i_Add1[16] i_Add1[15] i_Add1[14] i_Add1[13] i_Add1[12] i_Add1[11] i_Add1[10] i_Add1[9] i_Add1[8] i_Add1[7] i_Add1[6] i_Add1[5] i_Add1[4] i_Add1[3] i_Add1[2] i_Add1[1] i_Add1[0] i_Add2[63] i_Add2[62] i_Add2[61] i_Add2[60] i_Add2[59] i_Add2[58] i_Add2[57] i_Add2[56] i_Add2[55] i_Add2[54] i_Add2[53] i_Add2[52] i_Add2[51] i_Add2[50] i_Add2[49] i_Add2[48] i_Add2[47] i_Add2[46] i_Add2[45] i_Add2[44] i_Add2[43] i_Add2[42] i_Add2[41] i_Add2[40] i_Add2[39] i_Add2[38] i_Add2[37] i_Ad... (message truncated)
# group_path -from {i_Add1[63]} {i_Add1[62]} {i_Add1[61]} {i_Add1[60]} {i_Add1[59]} {i_Add1[58]} {i_Add1[57]} {i_Add1[56]} {i_Add1[55]} {i_Add1[54]} {i_Add1[53]} {i_Add1[52]} {i_Add1[51]} {i_Add1[50]} {i_Add1[49]} {i_Add1[48]} {i_Add1[47]} {i_Add1[46]} {i_Add1[45]} {i_Add1[44]} {i_Add1[43]} {i_Add1[42]} {i_Add1[41]} {i_Add1[40]} {i_Add1[39]} {i_Add1[38]} {i_Add1[37]} {i_Add1[36]} {i_Add1[35]} {i_Add1[34]} {i_Add1[33]} {i_Add1[32]} {i_Add1[31]} {i_Add1[30]} {i_Add1[29]} {i_Add1[28]} {i_Add1[27]} {i_Add1[26]} {i_Add1[25]} {i_Add1[24]} {i_Add1[23]} {i_Add1[22]} {i_Add1[21]} {i_Add1[20]} {i_Add1[19]} {i_Add1[18]} {i_Add1[17]} {i_Add1[16]} {i_Add1[15]} {i_Add1[14]} {i_Add1[13]} {i_Add1[12]} {i_Add1[11]} {i_Add1[10]} {i_Add1[9]} {i_Add1[8]} {i_Add1[7]} {i_Add1[6]} {i_Add1[5]} {i_Add1[4]} {i_Add1[3]} {i_Add1[2]} {i_Add1[1]} {i_Add1[0]} {i_Add2[63]} {i_Add2[62]} {i_Add2[61]} {i_Add2[60]} {i_Add2[59]} {i_Add2[58]} {i_Add2[57]} {i_Add2[56]} {i_Add2[55]} {i_Add2[54]} {i_Add2[53]} {i_Add2[52]} {i_Add2[51]} {i_Add2[50]} {i_Add2[49]} {i_Add2[48]} {i_Add2[47]} {i_Add2[46]} {i_Add2[45]} {i_Add2[44]} {i_Add2[43]} {i_Add2[42]} {i_Add2[41]} {i_Add2[40]} {i_Add2[39]} {i_Add2[38]} {i_Add2[37]} {i_Add2[36]} {i_Add2[35]} {i_Add2[34]} {i_Add2[33]} {i_Add2[32]} {i_Add2[31]} {i_Add2[30]} {i_Add2[29]} {i_Add2[28]} {i_Add2[27]} {i_Add2[26]} {i_Add2[25]} {i_Add2[24]} {i_Add2[23]} {i_Add2[22]} {i_Add2[21]} {i_Add2[20]} {i_Add2[19]} {i_Add2[18]} {i_Add2[17]} {i_Add2[16]} {i_Add2[15]} {i_Add2[14]} {i_Add2[13]} {i_Add2[12]} {i_Add2[11]} {i_Add2[10]} {i_Add2[9]} {i_Add2[8]} {i_Add2[7]} {i_Add2[6]} {i_Add2[5]} {i_Add2[4]} {i_Add2[3]} {i_Add2[2]} {i_Add2[1]} {i_Add2[0]} write_enable clk rst
> all_inputs
> all_outputs
> group_path -name I2O -from { i_Add1[63] i_Add1[62] i_Add1[61] i_Add1[60] i_Add1[59] i_Add1[58] i_Add1[57] i_Add1[56] i_Add1[55] i_Add1[54] i_Add1[53] i_Add1[52] i_Add1[51] i_Add1[50] i_Add1[49] i_Add1[48] i_Add1[47] i_Add1[46] i_Add1[45] i_Add1[44] i_Add1[43] i_Add1[42] i_Add1[41] i_Add1[40] i_Add1[39] i_Add1[38] i_Add1[37] i_Add1[36] i_Add1[35] i_Add1[34] i_Add1[33] i_Add1[32] i_Add1[31] i_Add1[30] i_Add1[29] i_Add1[28] i_Add1[27] i_Add1[26] i_Add1[25] i_Add1[24] i_Add1[23] i_Add1[22] i_Add1[21] i_Add1[20] i_Add1[19] i_Add1[18] i_Add1[17] i_Add1[16] i_Add1[15] i_Add1[14] i_Add1[13] i_Add1[12] i_Add1[11] i_Add1[10] i_Add1[9] i_Add1[8] i_Add1[7] i_Add1[6] i_Add1[5] i_Add1[4] i_Add1[3] i_Add1[2] i_Add1[1] i_Add1[0] i_Add2[63] i_Add2[62] i_Add2[61] i_Add2[60] i_Add2[59] i_Add2[58] i_Add2[57] i_Add2[56] i_Add2[55] i_Add2[54] i_Add2[53] i_Add2[52] i_Add2[51] i_Add2[50] i_Add2[49] i_Add2[48] i_Add2[47] i_Add2[46] i_Add2[45] i_Add2[44] i_Add2[43] i_Add2[42] i_Add2[41] i_Add2[40] i_Add2[39] i_Add2[38] i_Add2[37] i_Ad... (message truncated)
# group_path -from {i_Add1[63]} {i_Add1[62]} {i_Add1[61]} {i_Add1[60]} {i_Add1[59]} {i_Add1[58]} {i_Add1[57]} {i_Add1[56]} {i_Add1[55]} {i_Add1[54]} {i_Add1[53]} {i_Add1[52]} {i_Add1[51]} {i_Add1[50]} {i_Add1[49]} {i_Add1[48]} {i_Add1[47]} {i_Add1[46]} {i_Add1[45]} {i_Add1[44]} {i_Add1[43]} {i_Add1[42]} {i_Add1[41]} {i_Add1[40]} {i_Add1[39]} {i_Add1[38]} {i_Add1[37]} {i_Add1[36]} {i_Add1[35]} {i_Add1[34]} {i_Add1[33]} {i_Add1[32]} {i_Add1[31]} {i_Add1[30]} {i_Add1[29]} {i_Add1[28]} {i_Add1[27]} {i_Add1[26]} {i_Add1[25]} {i_Add1[24]} {i_Add1[23]} {i_Add1[22]} {i_Add1[21]} {i_Add1[20]} {i_Add1[19]} {i_Add1[18]} {i_Add1[17]} {i_Add1[16]} {i_Add1[15]} {i_Add1[14]} {i_Add1[13]} {i_Add1[12]} {i_Add1[11]} {i_Add1[10]} {i_Add1[9]} {i_Add1[8]} {i_Add1[7]} {i_Add1[6]} {i_Add1[5]} {i_Add1[4]} {i_Add1[3]} {i_Add1[2]} {i_Add1[1]} {i_Add1[0]} {i_Add2[63]} {i_Add2[62]} {i_Add2[61]} {i_Add2[60]} {i_Add2[59]} {i_Add2[58]} {i_Add2[57]} {i_Add2[56]} {i_Add2[55]} {i_Add2[54]} {i_Add2[53]} {i_Add2[52]} {i_Add2[51]} {i_Add2[50]} {i_Add2[49]} {i_Add2[48]} {i_Add2[47]} {i_Add2[46]} {i_Add2[45]} {i_Add2[44]} {i_Add2[43]} {i_Add2[42]} {i_Add2[41]} {i_Add2[40]} {i_Add2[39]} {i_Add2[38]} {i_Add2[37]} {i_Add2[36]} {i_Add2[35]} {i_Add2[34]} {i_Add2[33]} {i_Add2[32]} {i_Add2[31]} {i_Add2[30]} {i_Add2[29]} {i_Add2[28]} {i_Add2[27]} {i_Add2[26]} {i_Add2[25]} {i_Add2[24]} {i_Add2[23]} {i_Add2[22]} {i_Add2[21]} {i_Add2[20]} {i_Add2[19]} {i_Add2[18]} {i_Add2[17]} {i_Add2[16]} {i_Add2[15]} {i_Add2[14]} {i_Add2[13]} {i_Add2[12]} {i_Add2[11]} {i_Add2[10]} {i_Add2[9]} {i_Add2[8]} {i_Add2[7]} {i_Add2[6]} {i_Add2[5]} {i_Add2[4]} {i_Add2[3]} {i_Add2[2]} {i_Add2[1]} {i_Add2[0]} write_enable clk rst -to {result[64]} {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> all_outputs
> group_path -name R2O -to { result[64] result[63] result[62] result[61] result[60] result[59] result[58] result[57] result[56] result[55] result[54] result[53] result[52] result[51] result[50] result[49] result[48] result[47] result[46] result[45] result[44] result[43] result[42] result[41] result[40] result[39] result[38] result[37] result[36] result[35] result[34] result[33] result[32] result[31] result[30] result[29] result[28] result[27] result[26] result[25] result[24] result[23] result[22] result[21] result[20] result[19] result[18] result[17] result[16] result[15] result[14] result[13] result[12] result[11] result[10] result[9] result[8] result[7] result[6] result[5] result[4] result[3] result[2] result[1] result[0] }
# group_path -to {result[64]} {result[63]} {result[62]} {result[61]} {result[60]} {result[59]} {result[58]} {result[57]} {result[56]} {result[55]} {result[54]} {result[53]} {result[52]} {result[51]} {result[50]} {result[49]} {result[48]} {result[47]} {result[46]} {result[45]} {result[44]} {result[43]} {result[42]} {result[41]} {result[40]} {result[39]} {result[38]} {result[37]} {result[36]} {result[35]} {result[34]} {result[33]} {result[32]} {result[31]} {result[30]} {result[29]} {result[28]} {result[27]} {result[26]} {result[25]} {result[24]} {result[23]} {result[22]} {result[21]} {result[20]} {result[19]} {result[18]} {result[17]} {result[16]} {result[15]} {result[14]} {result[13]} {result[12]} {result[11]} {result[10]} {result[9]} {result[8]} {result[7]} {result[6]} {result[5]} {result[4]} {result[3]} {result[2]} {result[1]} {result[0]}
> optimize -virtual
starting optimize at 00:00:01(cpu)/0:03:34(wall) 94MB(vsz)/343MB(peak)
warning: excessively large parameter 'numMpgWorkersLocal' was reset from 4 to 1, because this host has 1 processors currently available  [MPG-206]
Log file for child PID=9182:  /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 673.8squm (#1, 0 secs)
info: optimized 'AdderReg__genmod__0' area changed -2.4squm (x1), total 671.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 671.4squm (#3, 0 secs)
done optimizing area at 00:00:04(cpu)/0:03:38(wall) 97MB(vsz)/363MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'AdderReg' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 671.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: suspended path group default @ <ill>ps
info: activated path group I2R @ 504.5ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 4410.0ps
info: finished path group I2R @ 504.5ps
info: finished path group R2O @ 4410.0ps
info: reactivating path groups
info: reactivated path group I2R @ 504.5ps
info: reactivated path group R2O @ 4410.0ps
info: finished path group I2R @ 504.5ps
info: finished path group R2O @ 4410.0ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module AdderReg
info: optimized 'AdderReg__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.00 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 504.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:05(cpu)/0:03:38(wall) 90MB(vsz)/363MB(peak)
finished optimize at 00:00:05(cpu)/0:03:38(wall) 90MB(vsz)/363MB(peak)
> write_design /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/odb/2_virtual_opt.odb
> report_timing
Report for group default
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_Add2[1]
    (Clocked by vsysclk R)
Endpoint: RReg/MyData_reg[64]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 4961.6
    (Clock shift: 5000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.4)
Data arrival time: 4457.1
Slack: 504.5
Logic depth: 127
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
i_Add2[1]                {set_input_delay}        r      1.0      1.0      1.0                        1.8      9.4      2                                   
adder/genblk1_1_full_adder_inst/i_0_0/B->Z
                         XOR2_X2                 rf     32.8     31.7     31.7      0.0    707.3      0.6      7.9      2              /PD_TOP        (1.10)
adder/genblk1_1_full_adder_inst/i_0_2/A1->ZN
                         AOI22_X4                fr     93.9     61.1     61.1      0.0     14.5      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_1_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    102.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_2_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    164.2     62.1     62.0      0.1      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_2_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    172.5      8.4      8.3      0.1     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_3_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    234.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_3_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    242.8      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_4_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    304.8     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_4_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    313.1      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_5_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    375.1     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_5_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    383.4      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_6_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    445.4     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_6_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    453.7      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_7_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    515.7     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_7_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    524.0      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_8_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    586.0     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_8_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    594.3      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_9_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    656.3     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_9_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    664.6      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_10_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    726.6     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_10_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    734.9      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_11_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    796.9     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_11_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    805.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_12_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    867.2     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_12_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    875.5      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_13_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr    937.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_13_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf    945.8      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_14_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1007.8     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_14_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1016.1      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_15_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1078.1     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_15_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1086.4      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_16_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1148.4     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_16_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1156.7      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_17_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1218.7     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_17_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1227.0      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_18_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1289.0     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_18_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1297.3      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_19_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1359.3     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_19_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1367.6      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_20_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1429.6     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_20_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1437.9      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_21_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1499.9     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_21_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1508.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_22_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1570.2     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_22_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1578.5      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_23_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1640.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_23_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1648.8      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_24_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1710.8     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_24_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1719.1      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_25_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1781.1     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_25_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1789.4      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_26_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1851.4     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_26_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1859.7      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_27_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1921.7     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_27_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   1930.0      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_28_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   1992.0     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_28_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2000.3      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_29_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2062.3     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_29_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2070.6      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_30_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2132.6     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_30_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2140.9      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_31_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2202.9     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_31_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2211.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_32_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2273.2     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_32_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2281.5      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_33_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2343.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_33_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2351.8      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_34_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2413.8     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_34_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2422.1      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_35_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2484.1     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_35_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2492.4      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_36_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2554.4     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_36_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2562.7      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_37_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2624.7     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_37_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2633.0      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_38_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2695.0     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_38_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2703.3      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_39_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2765.3     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_39_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2773.6      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_40_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2835.6     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_40_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2843.9      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_41_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2905.9     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_41_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2914.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_42_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   2976.2     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_42_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   2984.5      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_43_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3046.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_43_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3054.8      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_44_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3116.8     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_44_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3125.1      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_45_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3187.1     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_45_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3195.4      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_46_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3257.4     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_46_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3265.7      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_47_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3327.7     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_47_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3336.0      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_48_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3398.0     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_48_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3406.3      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_49_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3468.3     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_49_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3476.6      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_50_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3538.6     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_50_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3546.9      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_51_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3608.9     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_51_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3617.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_52_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3679.2     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_52_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3687.5      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_53_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3749.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_53_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3757.8      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_54_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3819.8     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_54_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3828.1      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_55_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3890.1     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_55_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3898.4      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_56_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   3960.4     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_56_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   3968.7      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_57_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4030.7     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_57_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   4039.0      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_58_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4101.0     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_58_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   4109.3      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_59_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4171.3     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_59_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   4179.6      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_60_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4241.6     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_60_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   4249.9      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_61_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4311.9     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_61_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   4320.2      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_62_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4382.2     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_62_full_adder_inst/i_0_3/A->ZN
                         INV_X8                  rf   4390.5      8.3      8.3      0.0     50.3      0.6      8.3      2              /PD_TOP        (1.10)
adder/genblk1_63_full_adder_inst/i_0_2/A2->ZN
                         AOI22_X4                fr   4452.5     62.0     62.0      0.0      3.9      0.3     25.8      1              /PD_TOP        (1.10)
adder/genblk1_63_full_adder_inst/i_0_3/A->ZN
                         INV_X4                  rf   4457.1      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
RReg/MyData_reg[64]/D    DFFR_X1                  f   4457.1      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: RReg/MyData_reg[64]/Q
    (Clocked by vsysclk R)
Endpoint: result[64]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 4500.0
    (Clock shift: 5000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 90.0
Slack: 4410.0
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      1                                   
RReg/clk_gate_MyData_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     65              /PD_TOP        (1.10)
RReg/MyData_reg[64]/CK->Q
                         DFFR_X1                 rf     89.9     89.9     89.9      0.0      0.0      1.5      4.9      1              /PD_TOP        (1.10)
result[64]                                        f     90.0      0.1               0.1      9.9                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|<ill>    
2    |I2R    | 1.000|      0.0|    504.5
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   4410.0
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 93.450000 -bottom 63.45 -top 93.450000
info:    create placement blockage 'blk_top' (0.000000 63.450000) (93.450000 93.450000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 93.450000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (93.450000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 93.450000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 93.450000)  [FP-103]
> create_blockage -name blk_right -type macro -left 63.45 -right 93.450000 -bottom 0 -top 93.450000
info:    create placement blockage 'blk_right' (63.450000 0.000000) (93.450000 93.450000)  [FP-103]
> optimize -place
starting optimize at 00:00:05(cpu)/0:03:38(wall) 91MB(vsz)/363MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 504 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 504 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 504 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 504 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 70.46% average utilization: 42.13%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 504.5ps
info:	placing 196 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 70.46% average utilization: 42.13%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              9817.98
Average Wire      =                50.09
Longest Wire      =                53.56
Shortest Wire     =                46.20
WNS               = 504.3ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 504.3ps
done optimize placement at 00:00:06(cpu)/0:03:40(wall) 305MB(vsz)/617MB(peak)
finished optimize at 00:00:06(cpu)/0:03:40(wall) 305MB(vsz)/617MB(peak)
> write_design /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source ./scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt/path.rpt
> report_endpoints > /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt/design.rpt
> report_area > /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/verilog/demo_AdderReg.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/AdderReg/verilog/demo_AdderReg.syn.v' for module 'AdderReg'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/0_init_design.tcl
Directory /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder does not exists, creating...
Directory /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs does not exists, creating...
Directory /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt does not exists, creating...
Directory /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb does not exists, creating...
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl// /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data}
error:   Failed to open '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "./scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source ./scripts/1_read_design.tcl"
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl//* /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data}
-------> Message [LEF-105] suppressed 124 times
error:   Failed to open '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "./scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source ./scripts/1_read_design.tcl"
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl//** /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data}
error:   Failed to open '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "./scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source ./scripts/1_read_design.tcl"
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/0_init_design.tcl
can't read "glob -directory $demo_rtl_dir -type d *": no such variable
    while executing
"set search_path    "${demo_rtl_dir}/** ${library_path} ${glob -directory $demo_rtl_dir -type d *}""
    (file "./scripts/0_init_design.tcl" line 13)
    invoked from within
"tcl_source ./scripts/0_init_design.tcl"
> source ./scripts/0_init_design.tcl
wrong # args: should be "set varName ?newValue?"
    while executing
"set all_rtl_ = glob -directory $demo_rtl_dir -type d *"
    (file "./scripts/0_init_design.tcl" line 12)
    invoked from within
"tcl_source ./scripts/0_init_design.tcl"
> source ./scripts/0_init_design.tcl
wrong # args: should be "set varName ?newValue?"
    while executing
"set all_rtl_ = [glob -directory $demo_rtl_dir -type d *]"
    (file "./scripts/0_init_design.tcl" line 12)
    invoked from within
"tcl_source ./scripts/0_init_design.tcl"
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl//** /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data all_rtl_sub_directories}
error:   Failed to open '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v': No such file or directory  [UFILE-101]
error:   cannot open verilog file /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v  [VLOG-1517]
error:   2 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "./scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source ./scripts/1_read_design.tcl"
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl//** /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/adders_in_labs /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder}
info:    File 'fp_adder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v' using search_path variable.  [CMD-126]
info:    File 'count_leading_zeros.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v' using search_path variable.  [CMD-126]
info:    File 'simpleAdder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source ./scripts/2_synthesize_optimize.tcl
> synthesize -module fp_adder
starting synthesize at 00:00:06(cpu)/0:20:02(wall) 277MB(vsz)/617MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_adder' (depth 1) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-400]
info:    synthesizing module 'count_leading_zeros' (depth 2) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-400]
info:    module 'count_leading_zeros' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'count_leading_zeros' (depth 2) (1#3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-401]
info:    synthesizing module 'simpleAdder' (depth 2) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v:2)[7])  [VLOG-400]
info:    module 'simpleAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simpleAdder' (depth 2) (2#3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v:2)[7])  [VLOG-401]
info:    module 'fp_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_adder' (depth 1) (3#3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:07(cpu)/0:20:03(wall) 295MB(vsz)/617MB(peak)
> write_design /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb/2_synthesized.odb
info:    design 'fp_adder' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_adder' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            3.40046  
> set transition          0.707325
> set io_clock_period     5
> #set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} [ get_ports clk ]
error: create_clock attempting to set clock on an unknown port/pin  
warning: could not find 1 objects:
             clk
> 
> set_false_path   -from [ get_ports rst ]
warning: Empty from list 
warning: could not find 1 objects:
             rst
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
Clock vsysclk not yet defined
> 
> set_output_delay -clock  vsysclk  -fall 0.5 [all_outputs]
Clock vsysclk not yet defined
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
warning: inferred exception to break timing loop: 'set_disable_timing i_0_15_70 -from A -to ZN'  [TA-115]
note:    the above message has more detailed information, see "message TA-115"
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_adder|           |            
  Total Instances       |    1109|       1364|      29.818
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |    1109|       1364|      29.818
      Buffers           |       0|          0|       0.000
      Inverters         |     282|        150|       4.048
      Clock-Gates       |       0|          0|       0.000
      Combinational     |     827|       1214|      25.770
      Latches           |       0|          0|       0.000
      FlipFlops         |       0|          0|       0.000
       Single-Bit FF    |       0|          0|       0.000
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |       0|           |            
       Bits             |       0|          0|       0.000
         Load-Enabled   |       0|           |            
         Clock-Gated    |       0|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1364|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
-------> Message [TA-115] suppressed 202 times
> group_path -name I2R -from { A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] }
# group_path -from {A[31]} {A[30]} {A[29]} {A[28]} {A[27]} {A[26]} {A[25]} {A[24]} {A[23]} {A[22]} {A[21]} {A[20]} {A[19]} {A[18]} {A[17]} {A[16]} {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[31]} {B[30]} {B[29]} {B[28]} {B[27]} {B[26]} {B[25]} {B[24]} {B[23]} {B[22]} {B[21]} {B[20]} {B[19]} {B[18]} {B[17]} {B[16]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] } -to { Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] }
# group_path -from {A[31]} {A[30]} {A[29]} {A[28]} {A[27]} {A[26]} {A[25]} {A[24]} {A[23]} {A[22]} {A[21]} {A[20]} {A[19]} {A[18]} {A[17]} {A[16]} {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[31]} {B[30]} {B[29]} {B[28]} {B[27]} {B[26]} {B[25]} {B[24]} {B[23]} {B[22]} {B[21]} {B[20]} {B[19]} {B[18]} {B[17]} {B[16]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} -to {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]}
> all_outputs
> group_path -name R2O -to { Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] }
# group_path -to {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]}
> optimize -virtual
starting optimize at 00:00:07(cpu)/0:20:03(wall) 303MB(vsz)/617MB(peak)
Log file for child PID=12094:  /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1334.0squm (#1, 0 secs)
info: optimized 'fp_adder__genmod__0' area changed -377.5squm (x1), total 956.5squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 956.5squm (#3, 0 secs)
done optimizing area at 00:00:13(cpu)/0:20:10(wall) 304MB(vsz)/617MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 956.5squm (#1, 0 secs)
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ <unc>ps
info: suspended path group I2R @ <ill>ps
info: suspended path group I2O @ <ill>ps
info: suspended path group R2O @ <ill>ps
info: finished path group default @ <unc>ps
info: reactivating path groups
info: reactivated path group default @ <unc>ps
info: finished path group default @ <unc>ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_adder
info: optimized 'fp_adder__genmod__0' area recovered 0.3 squm (x1), total 0.3 squm (1#1), 1.18 secs
info: area recovery done, total area reduction: 0.27squm (0.03%), slack: <unc>ps (0.0ps) (97 secs / 96.0%)
done optimizing virtual at 00:01:51(cpu)/0:21:57(wall) 315MB(vsz)/617MB(peak)
finished optimize at 00:01:51(cpu)/0:21:57(wall) 315MB(vsz)/617MB(peak)

    while executing
"optimize -virtual"
    (file "./scripts/2_synthesize_optimize.tcl" line 57)
    invoked from within
"tcl_source ./scripts/2_synthesize_optimize.tcl"
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/0_init_design.tcl
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/logs exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/rpt exists and will be used.
/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source ./scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
-------> Message [TA-115] suppressed 214 times
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {fp_adder.v count_leading_zeros.v simpleAdder.v} -include {/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl//** /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/lib_data /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/adders_in_labs /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder}
info:    File 'fp_adder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v' using search_path variable.  [CMD-126]
info:    File 'count_leading_zeros.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v' using search_path variable.  [CMD-126]
info:    File 'simpleAdder.v', resolved to path '/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source ./scripts/2_synthesize_optimize.tcl
> synthesize -module fp_adder
starting synthesize at 00:01:51(cpu)/0:22:05(wall) 293MB(vsz)/617MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_adder' (depth 1) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-400]
info:    synthesizing module 'count_leading_zeros' (depth 2) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-400]
info:    module 'count_leading_zeros' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'count_leading_zeros' (depth 2) (1#3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/count_leading_zeros.v:1)[7])  [VLOG-401]
info:    synthesizing module 'simpleAdder' (depth 2) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v:2)[7])  [VLOG-400]
info:    module 'simpleAdder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'simpleAdder' (depth 2) (2#3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/simpleAdder.v:2)[7])  [VLOG-401]
info:    module 'fp_adder' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_adder' (depth 1) (3#3) ((/mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/rtl/fp_adder/fp_adder.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:52(cpu)/0:22:06(wall) 302MB(vsz)/617MB(peak)
> write_design /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/fp_adder/odb/2_synthesized.odb
info:    design 'fp_adder' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_adder' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            3.40046  
> set transition          0.707325
> set io_clock_period     5
> #set pad_delay           0.01
> 
> 
> create_clock -name vsysclk -period ${io_clock_period} 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay -clock  vsysclk -rise 0.001 [all_inputs]
> 
> set_output_delay -clock  vsysclk  -fall 0.5 [all_outputs]
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
warning: inferred exception to break timing loop: 'set_disable_timing i_0_15_70 -from A -to ZN'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[1]'  [TA-115]
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       0|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       0|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_adder|           |            
  Total Instances       |    1109|       1364|      29.818
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |    1109|       1364|      29.818
      Buffers           |       0|          0|       0.000
      Inverters         |     282|        150|       4.048
      Clock-Gates       |       0|          0|       0.000
      Combinational     |     827|       1214|      25.770
      Latches           |       0|          0|       0.000
      FlipFlops         |       0|          0|       0.000
       Single-Bit FF    |       0|          0|       0.000
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |       0|           |            
       Bits             |       0|          0|       0.000
         Load-Enabled   |       0|           |            
         Clock-Gated    |       0|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1364|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
-------> Message [TA-115] suppressed 202 times
> group_path -name I2R -from { A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] }
# group_path -from {A[31]} {A[30]} {A[29]} {A[28]} {A[27]} {A[26]} {A[25]} {A[24]} {A[23]} {A[22]} {A[21]} {A[20]} {A[19]} {A[18]} {A[17]} {A[16]} {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[31]} {B[30]} {B[29]} {B[28]} {B[27]} {B[26]} {B[25]} {B[24]} {B[23]} {B[22]} {B[21]} {B[20]} {B[19]} {B[18]} {B[17]} {B[16]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { A[31] A[30] A[29] A[28] A[27] A[26] A[25] A[24] A[23] A[22] A[21] A[20] A[19] A[18] A[17] A[16] A[15] A[14] A[13] A[12] A[11] A[10] A[9] A[8] A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] B[31] B[30] B[29] B[28] B[27] B[26] B[25] B[24] B[23] B[22] B[21] B[20] B[19] B[18] B[17] B[16] B[15] B[14] B[13] B[12] B[11] B[10] B[9] B[8] B[7] B[6] B[5] B[4] B[3] B[2] B[1] B[0] } -to { Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] }
# group_path -from {A[31]} {A[30]} {A[29]} {A[28]} {A[27]} {A[26]} {A[25]} {A[24]} {A[23]} {A[22]} {A[21]} {A[20]} {A[19]} {A[18]} {A[17]} {A[16]} {A[15]} {A[14]} {A[13]} {A[12]} {A[11]} {A[10]} {A[9]} {A[8]} {A[7]} {A[6]} {A[5]} {A[4]} {A[3]} {A[2]} {A[1]} {A[0]} {B[31]} {B[30]} {B[29]} {B[28]} {B[27]} {B[26]} {B[25]} {B[24]} {B[23]} {B[22]} {B[21]} {B[20]} {B[19]} {B[18]} {B[17]} {B[16]} {B[15]} {B[14]} {B[13]} {B[12]} {B[11]} {B[10]} {B[9]} {B[8]} {B[7]} {B[6]} {B[5]} {B[4]} {B[3]} {B[2]} {B[1]} {B[0]} -to {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]}
> all_outputs
> group_path -name R2O -to { Sum[31] Sum[30] Sum[29] Sum[28] Sum[27] Sum[26] Sum[25] Sum[24] Sum[23] Sum[22] Sum[21] Sum[20] Sum[19] Sum[18] Sum[17] Sum[16] Sum[15] Sum[14] Sum[13] Sum[12] Sum[11] Sum[10] Sum[9] Sum[8] Sum[7] Sum[6] Sum[5] Sum[4] Sum[3] Sum[2] Sum[1] Sum[0] }
# group_path -to {Sum[31]} {Sum[30]} {Sum[29]} {Sum[28]} {Sum[27]} {Sum[26]} {Sum[25]} {Sum[24]} {Sum[23]} {Sum[22]} {Sum[21]} {Sum[20]} {Sum[19]} {Sum[18]} {Sum[17]} {Sum[16]} {Sum[15]} {Sum[14]} {Sum[13]} {Sum[12]} {Sum[11]} {Sum[10]} {Sum[9]} {Sum[8]} {Sum[7]} {Sum[6]} {Sum[5]} {Sum[4]} {Sum[3]} {Sum[2]} {Sum[1]} {Sum[0]}
> optimize -virtual
starting optimize at 00:01:52(cpu)/0:22:06(wall) 308MB(vsz)/617MB(peak)
Log file for child PID=12289:  /mnt/hgfs/shared/reposheree/VLSI-Projects/Project_1/oasys.etc.00/oasys.w1.00.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1334.0squm (#1, 0 secs)
info: optimized 'fp_adder__genmod__0' area changed -377.5squm (x1), total 956.5squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 956.5squm (#3, 0 secs)
done optimizing area at 00:01:58(cpu)/0:22:13(wall) 309MB(vsz)/625MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_adder' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 956.5squm (#1, 0 secs)
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
warning: inferred exception to break timing loop: 'set_false_path -through i_0/Sum[2]'  [TA-115]
info: set slack mode to optimize shift
info: resetting