# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../uart_transceiver.srcs/sources_1/imports/rtl" \
"../../../../uart_transceiver.srcs/sources_1/imports/rtl/baud_tick_generator.sv" \
"../../../../uart_transceiver.srcs/sources_1/imports/rtl/uart_rx_controller.sv" \
"../../../../uart_transceiver.srcs/sources_1/imports/rtl/uart_top_level_interface.sv" \
"../../../../uart_transceiver.srcs/sources_1/imports/rtl/uart_tx_controller.sv" \
"../../../../uart_transceiver.srcs/sim_1/imports/testbench/tb_uart_top_level.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
