#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Mon Dec  9 15:34:00 2019
# Process ID: 15541
# Current directory: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1
# Command line: vivado -log labkit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source labkit.tcl
# Log file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/labkit.vds
# Journal file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source labkit.tcl -notrace
Command: synth_design -top labkit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15560 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1807.820 ; gain = 151.527 ; free physical = 1549 ; free virtual = 10297
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'labkit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:12]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_65' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/clk_wizard_65.sv:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32872]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32872]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39829]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39829]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [/var/local/xilinx-local/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_65' (4#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/clk_wizard_65.sv:66]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:197]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (5#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:197]
INFO: [Synth 8-6157] synthesizing module 'display_8hex' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:224]
	Parameter bits bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_8hex' (6#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:224]
INFO: [Synth 8-6157] synthesizing module 'xvga' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:322]
	Parameter DISPLAY_WIDTH bound to: 1024 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 768 - type: integer 
	Parameter H_FP bound to: 24 - type: integer 
	Parameter H_SYNC_PULSE bound to: 136 - type: integer 
	Parameter H_BP bound to: 160 - type: integer 
	Parameter V_FP bound to: 3 - type: integer 
	Parameter V_SYNC_PULSE bound to: 6 - type: integer 
	Parameter V_BP bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xvga' (7#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:322]
INFO: [Synth 8-6157] synthesizing module 'sync_8bit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:530]
INFO: [Synth 8-6155] done synthesizing module 'sync_8bit' (8#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:530]
INFO: [Synth 8-6157] synthesizing module 'sync_1bit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:511]
INFO: [Synth 8-6155] done synthesizing module 'sync_1bit' (9#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:511]
INFO: [Synth 8-6157] synthesizing module 'image_processing' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:12]
	Parameter hue_lower_boundA bound to: 160 - type: integer 
	Parameter hue_upper_boundA bound to: 170 - type: integer 
	Parameter pix_thresh_A bound to: 190 - type: integer 
	Parameter decay_A bound to: 4'b1000 
	Parameter hue_lower_boundB bound to: 70 - type: integer 
	Parameter hue_upper_boundB bound to: 80 - type: integer 
	Parameter pix_thresh_B bound to: 20 - type: integer 
	Parameter decay_B bound to: 4'b1011 
	Parameter hue_lower_boundC bound to: 6 - type: integer 
	Parameter hue_upper_boundC bound to: 12 - type: integer 
	Parameter pix_thresh_C bound to: 110 - type: integer 
	Parameter decay_C bound to: 4'b1011 
	Parameter hue_lower_boundD bound to: 185 - type: integer 
	Parameter hue_upper_boundD bound to: 200 - type: integer 
	Parameter pix_thresh_D bound to: 80 - type: integer 
	Parameter decay_D bound to: 4'b1011 
INFO: [Synth 8-6157] synthesizing module 'camera_read' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:555]
	Parameter WAIT_FRAME_START bound to: 0 - type: integer 
	Parameter ROW_CAPTURE bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:572]
INFO: [Synth 8-6155] done synthesizing module 'camera_read' (10#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:555]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (11#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'doutb' does not match port width (16) of module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:106]
INFO: [Synth 8-6157] synthesizing module 'rgb2hsv' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:378]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/div_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (12#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/div_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 's_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:406]
WARNING: [Synth 8-7023] instance 'h_div' of module 'div_gen_0' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:416]
INFO: [Synth 8-6155] done synthesizing module 'rgb2hsv' (13#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:378]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:341]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (14#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:341]
INFO: [Synth 8-6157] synthesizing module 'erode' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:315]
INFO: [Synth 8-6155] done synthesizing module 'erode' (15#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:315]
INFO: [Synth 8-6157] synthesizing module 'track' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
	Parameter PIX_THRESH bound to: 190 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div_gen_1' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/div_gen_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_1' (16#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/div_gen_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'x_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:253]
WARNING: [Synth 8-7023] instance 'y_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:262]
INFO: [Synth 8-6155] done synthesizing module 'track' (17#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
INFO: [Synth 8-6157] synthesizing module 'track__parameterized0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
	Parameter PIX_THRESH bound to: 20 - type: integer 
WARNING: [Synth 8-7023] instance 'x_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:253]
WARNING: [Synth 8-7023] instance 'y_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:262]
INFO: [Synth 8-6155] done synthesizing module 'track__parameterized0' (17#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
INFO: [Synth 8-6157] synthesizing module 'track__parameterized1' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
	Parameter PIX_THRESH bound to: 110 - type: integer 
WARNING: [Synth 8-7023] instance 'x_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:253]
WARNING: [Synth 8-7023] instance 'y_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:262]
INFO: [Synth 8-6155] done synthesizing module 'track__parameterized1' (17#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
INFO: [Synth 8-6157] synthesizing module 'track__parameterized2' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
	Parameter PIX_THRESH bound to: 80 - type: integer 
WARNING: [Synth 8-7023] instance 'x_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:253]
WARNING: [Synth 8-7023] instance 'y_div' of module 'div_gen_1' has 7 connections declared, but only 6 given [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:262]
INFO: [Synth 8-6155] done synthesizing module 'track__parameterized2' (17#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:225]
INFO: [Synth 8-6157] synthesizing module 'iir' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:189]
	Parameter DECAY_FACTOR bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'iir' (18#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:189]
INFO: [Synth 8-6157] synthesizing module 'iir__parameterized0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:189]
	Parameter DECAY_FACTOR bound to: 4'b1011 
INFO: [Synth 8-6155] done synthesizing module 'iir__parameterized0' (18#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:189]
INFO: [Synth 8-6155] done synthesizing module 'image_processing' (19#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:12]
INFO: [Synth 8-6157] synthesizing module 'FPGuitAr_Hero' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:9]
	Parameter h_x bound to: 160 - type: integer 
	Parameter h_y bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'audio_gen' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:25]
	Parameter SAMPLE_COUNT bound to: 677 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'play_notes' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:86]
INFO: [Synth 8-6157] synthesizing module 'sine_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 4921316 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sine_lut' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:373]
INFO: [Synth 8-6155] done synthesizing module 'sine_lut' (20#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:373]
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized0' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 5213911 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized0' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized1' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 5524401 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized1' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized2' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 5852787 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized2' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized3' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 6200859 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized3' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized4' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 6569510 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized4' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized5' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 6959636 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized5' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized6' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 7373921 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized6' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized7' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 7812366 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized7' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized8' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 8276759 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized8' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized9' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 8768891 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized9' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized10' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 9290551 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized10' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized11' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 9842633 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized11' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized12' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 10427822 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized12' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized13' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 11047908 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized13' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized14' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 11704680 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized14' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized15' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 12400823 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized15' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized16' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 13138126 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized16' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized17' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 13919273 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized17' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized18' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 14746949 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized18' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized19' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 15623838 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized19' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized20' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 16553519 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized20' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized21' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 17537783 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized21' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized22' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 18580207 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized22' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized23' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 19685266 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized23' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized24' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 20855645 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized24' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized25' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 22095817 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized25' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized26' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 23410256 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized26' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized27' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 24801646 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized27' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized28' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 26276252 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized28' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized29' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 27839441 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized29' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized30' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 29494793 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized30' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized31' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 31248571 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized31' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized32' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 33106144 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized32' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized33' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 35075566 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized33' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized34' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 37160414 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized34' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized35' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 39370533 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized35' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized36' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 41711290 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized36' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized37' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 44191634 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized37' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized38' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 46819617 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized38' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized39' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 49604187 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized39' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized40' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 52553398 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized40' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized41' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 55677987 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized41' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized42' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 58988691 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized42' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized43' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 62497142 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized43' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized44' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 66213184 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized44' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized45' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 70150237 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized45' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized46' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 74321724 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized46' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized47' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 78741067 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized47' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized48' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 83423476 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized48' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized49' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 88384163 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized49' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized50' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 93639234 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized50' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized51' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 99207481 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized51' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized52' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 105106797 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized52' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized53' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 111356869 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized53' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized54' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 117978277 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized54' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized55' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 124993390 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized55' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized56' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 132426368 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized56' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized57' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 140300475 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized57' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized58' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 148643449 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized58' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6157] synthesizing module 'sine_generator__parameterized59' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
	Parameter PHASE_INCR bound to: 157482134 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:364]
INFO: [Synth 8-6155] done synthesizing module 'sine_generator__parameterized59' (21#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:352]
INFO: [Synth 8-6155] done synthesizing module 'play_notes' (22#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:86]
INFO: [Synth 8-6157] synthesizing module 'volume_control' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:329]
INFO: [Synth 8-6155] done synthesizing module 'volume_control' (23#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:329]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:336]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (24#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:336]
WARNING: [Synth 8-3848] Net sampled_adc_data in module/entity audio_gen does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'audio_gen' (25#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/audio_gen.sv:25]
INFO: [Synth 8-6157] synthesizing module 'hex_to_decimal' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/hex_to_decimal.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_decimal' (26#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/hex_to_decimal.sv:23]
INFO: [Synth 8-6157] synthesizing module 'picture_blob_digit' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:28]
INFO: [Synth 8-6157] synthesizing module 'image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_rom' (27#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:49]
INFO: [Synth 8-6157] synthesizing module 'image_rom_map' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/image_rom_map_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_rom_map' (28#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/image_rom_map_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (11) of module 'image_rom_map' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'picture_blob_digit' (29#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:28]
INFO: [Synth 8-6157] synthesizing module 'picture_blob_alph' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:72]
INFO: [Synth 8-6157] synthesizing module 'alph_image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/alph_image_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alph_image_rom' (30#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/alph_image_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'alph_image_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
INFO: [Synth 8-6157] synthesizing module 'alph_map_red_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/alph_map_red_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'alph_map_red_rom' (31#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/.Xil/Vivado-15541-eecs-digital-207/realtime/alph_map_red_rom_stub.v:6]
WARNING: [Synth 8-689] width (16) of port connection 'addra' does not match port width (13) of module 'alph_map_red_rom' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'picture_blob_alph' (32#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:72]
INFO: [Synth 8-6157] synthesizing module 'blob' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:108]
INFO: [Synth 8-6155] done synthesizing module 'blob' (33#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:108]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:114]
INFO: [Synth 8-6157] synthesizing module 'beat_generator' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/beat_generator.sv:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'beat_generator' (34#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/beat_generator.sv:23]
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:583]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'music_lookup' (35#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/music_lookup.sv:24]
	Parameter note_width bound to: 9 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:144]
WARNING: [Synth 8-87] always_comb on 'pixel_out_reg' did not result in combinational logic [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:148]
INFO: [Synth 8-6155] done synthesizing module 'note_blob' (36#1) [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:134]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/note_positions.sv:25]
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:380]
WARNING: [Synth 8-87] always_comb on 'alph_width_reg' did not result in combinational logic [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:67]
WARNING: [Synth 8-87] always_comb on 'alph_height_reg' did not result in combinational logic [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:67]
WARNING: [Synth 8-3848] Net l12 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:63]
WARNING: [Synth 8-3848] Net lx12 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:64]
WARNING: [Synth 8-3848] Net ly12 in module/entity FPGuitAr_Hero does not have driver. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:65]
WARNING: [Synth 8-3917] design labkit has port dp driven by constant 1
WARNING: [Synth 8-3331] design note_blob has unconnected port pixel_clk_in
WARNING: [Synth 8-3331] design blob has unconnected port pixel_clk_in
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[7]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[6]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[5]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[4]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[3]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[2]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[1]
WARNING: [Synth 8-3331] design play_notes has unconnected port mic_in[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port btnu
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port btnd
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port btnr
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port btnl
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[15]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[14]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[13]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[12]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[11]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[10]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port sw[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port hsync_in
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port vsync_in
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port blank_in
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_B[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_C[0]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[9]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[8]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[7]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[6]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[5]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[4]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[3]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[2]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[1]
WARNING: [Synth 8-3331] design FPGuitAr_Hero has unconnected port y_D[0]
WARNING: [Synth 8-3331] design rgb2hsv has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1906.543 ; gain = 250.250 ; free physical = 1515 ; free virtual = 10267
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.352 ; gain = 268.059 ; free physical = 1530 ; free virtual = 10282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1924.352 ; gain = 268.059 ; free physical = 1530 ; free virtual = 10282
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d1/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d1/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d10/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d10/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d100/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d100/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d1000/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom/image_rom_in_context.xdc] for cell 'pg/d1000/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d1/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d1/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d10/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d10/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d100/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d100/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d1000/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map/image_rom_map_in_context.xdc] for cell 'pg/d1000/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a0/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a0/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a1/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a1/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a2/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a2/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a3/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a3/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a4/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a4/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a5/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a5/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a6/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a6/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a7/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a7/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a8/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a8/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a9/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a9/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a10/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a10/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a11/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a11/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a12/rom1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_image_rom/alph_image_rom/alph_image_rom_in_context.xdc] for cell 'pg/a12/rom1'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a0/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a0/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a1/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a1/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a2/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a2/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a3/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a3/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a4/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a4/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a5/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a5/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a6/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a6/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a7/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a7/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a8/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a8/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a9/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a9/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a10/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a10/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a11/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a11/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a12/rcm'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/alph_map_red_rom/alph_map_red_rom/alph_map_red_rom_in_context.xdc] for cell 'pg/a12/rcm'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_img/pixel_bram'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'my_img/pixel_bram'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'my_img/my_hsv/s_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'my_img/my_hsv/s_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'my_img/my_hsv/h_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'my_img/my_hsv/h_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_A/x_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_A/x_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_A/y_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_A/y_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_B/x_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_B/x_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_B/y_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_B/y_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_C/x_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_C/x_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_C/y_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_C/y_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_D/x_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_D/x_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_D/y_div'
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'my_img/track_D/y_div'
Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led16_b'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led16_g'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led16_r'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led17_b'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led17_g'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led17_r'. [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc:60]
Finished Parsing XDC File [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/labkit_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/nexys4_ddr_lab3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labkit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labkit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2113.945 ; gain = 0.000 ; free physical = 1394 ; free virtual = 10145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2113.945 ; gain = 0.000 ; free physical = 1393 ; free virtual = 10145
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'my_img/pixel_bram' at clock pin 'clkb' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/my_hsv/h_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/my_hsv/s_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_A/x_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_A/y_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_B/x_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_B/y_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_C/x_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_C/y_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_D/x_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'my_img/track_D/y_div' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a0/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a0/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a1/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a1/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a10/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a10/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a11/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a11/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a12/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a12/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a2/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a2/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a3/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a3/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a4/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a4/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a5/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a5/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a6/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a6/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a7/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a7/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a8/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a8/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a9/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/a9/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d1/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d1/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d10/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d10/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d100/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d100/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d1000/rcm' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'pg/d1000/rom1' at clock pin 'clka' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2113.945 ; gain = 457.652 ; free physical = 1505 ; free virtual = 10257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2113.945 ; gain = 457.652 ; free physical = 1505 ; free virtual = 10257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for pg/d1/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d10/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d100/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d1000/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d1/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d10/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d100/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/d1000/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a0/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a1/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a2/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a3/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a4/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a5/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a6/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a7/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a8/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a9/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a10/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a11/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a12/rom1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a0/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a1/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a2/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a3/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a4/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a5/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a6/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a7/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a8/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a9/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a10/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a11/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pg/a12/rcm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/pixel_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/my_hsv/h_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/my_hsv/s_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_A/x_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_B/x_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_C/x_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_D/x_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_A/y_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_B/y_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_C/y_div. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_img/track_D/y_div. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2113.945 ; gain = 457.652 ; free physical = 1503 ; free virtual = 10255
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_state_reg' in module 'camera_read'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:468]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:463]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:463]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:462]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:462]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:458]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:458]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:418]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:418]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:490]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'hex_to_decimal'
INFO: [Synth 8-5546] ROM "music_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x31" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'hand3_y_reg[9:0]' into 'hand2_y_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:135]
INFO: [Synth 8-4471] merging register 'hand4_y_reg[9:0]' into 'hand2_y_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:136]
INFO: [Synth 8-4471] merging register 'ly9_reg[9:0]' into 'ly8_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:76]
INFO: [Synth 8-4471] merging register 'ly10_reg[9:0]' into 'ly8_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:77]
INFO: [Synth 8-4471] merging register 'ly11_reg[9:0]' into 'ly8_reg[9:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:78]
INFO: [Synth 8-802] inferred FSM for state register 'game_state_reg' in module 'FPGuitAr_Hero'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_state_reg' using encoding 'sequential' in module 'camera_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               01 |                             0000
                  iSTATE |                               10 |                             0001
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'hex_to_decimal'
WARNING: [Synth 8-327] inferring latch for variable 'pixel_out_reg' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/top_level.sv:148]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                           000001 |                             0001
                 iSTATE2 |                           000010 |                             0010
                 iSTATE3 |                           000100 |                             0011
                 iSTATE4 |                           001000 |                             0100
                 iSTATE0 |                           010000 |                             0101
*
                  iSTATE |                           100000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_state_reg' using encoding 'one-hot' in module 'FPGuitAr_Hero'
WARNING: [Synth 8-327] inferring latch for variable 'alph_width_reg' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'alph_height_reg' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/FPGuitAr_Hero.sv:67]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2113.945 ; gain = 457.652 ; free physical = 1476 ; free virtual = 10232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |clk_wiz_65__GC0    |           1|         3|
|2     |FPGuitAr_Hero__GB0 |           1|     21836|
|3     |FPGuitAr_Hero__GB1 |           1|     11800|
|4     |note_generator     |           1|     25494|
|5     |FPGuitAr_Hero__GB3 |           1|      2955|
|6     |labkit__GC0        |           1|      6324|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 34    
	   2 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 7     
	  62 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 54    
	  61 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 214   
	   2 Input     11 Bit       Adders := 55    
	   2 Input     10 Bit       Adders := 249   
	   2 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               61 Bit    Registers := 2     
	               36 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 55    
	               11 Bit    Registers := 53    
	               10 Bit    Registers := 64    
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 190   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 29    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 37    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 37    
+---ROMs : 
	                              ROMs := 61    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 3     
	   5 Input     61 Bit        Muxes := 1     
	 497 Input     36 Bit        Muxes := 1     
	 512 Input     36 Bit        Muxes := 1     
	 418 Input     36 Bit        Muxes := 1     
	 128 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   4 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 6     
	   5 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     12 Bit        Muxes := 219   
	   4 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 57    
	   5 Input     10 Bit        Muxes := 13    
	   6 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 9     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 14    
	   6 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 78    
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 3     
	   6 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 32    
	  62 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 120   
	   4 Input      1 Bit        Muxes := 10    
	  32 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module labkit 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
Module note_blob__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module note_positions 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	  62 Input      1 Bit        Muxes := 1     
Module note_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 32    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   7 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 4     
	  32 Input      1 Bit        Muxes := 32    
Module hex_to_decimal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
Module picture_blob_digit__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_digit__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_digit__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_digit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module picture_blob_alph 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module blob__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module blob 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module sine_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sine_lut__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module play_notes 
Detailed RTL Component Info : 
+---Adders : 
	  61 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 61    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 61    
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module audio_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module music_lookup 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
+---Muxes : 
	 497 Input     36 Bit        Muxes := 1     
	 512 Input     36 Bit        Muxes := 1     
	 418 Input     36 Bit        Muxes := 1     
	 128 Input     36 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   4 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module beat_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FPGuitAr_Hero 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	  62 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 30    
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 12    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 3     
	   5 Input     61 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   4 Input     27 Bit        Muxes := 1     
	   5 Input     17 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 25    
	   5 Input     10 Bit        Muxes := 13    
	   6 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 9     
	   4 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 14    
	   6 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module display_8hex 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module xvga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sync_8bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
Module sync_1bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_1bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sync_1bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module camera_read 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module rgb2hsv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 55    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module threshold__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module threshold__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module threshold__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module threshold 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module erode__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module erode__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module erode__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module erode 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module track 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module track__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module track__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module track__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module iir__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module iir__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
Module image_processing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '11' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:49]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x64).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '11' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:49]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x64).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '11' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:49]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x64).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '11' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:49]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x64).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'image_addr_reg' and it is trimmed from '16' to '13' bits. [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/picture_blob.sv:93]
DSP Report: Generating DSP image_addr1, operation Mode is: A*(B:0x138).
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr_reg, operation Mode is: (PCIN+(A:0x0):B+C)'.
DSP Report: register image_addr_reg is absorbed into DSP image_addr_reg.
DSP Report: operator image_addr0 is absorbed into DSP image_addr_reg.
INFO: [Synth 8-4471] merging register 'my_hsv/delta_reg[7:0]' into 'my_hsv/delta_reg[7:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:450]
INFO: [Synth 8-4471] merging register 'my_hsv/delta_reg[7:0]' into 'my_hsv/delta_reg[7:0]' [/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/new/sarah_stuff.sv:450]
DSP Report: Generating DSP my_hsv/h_top_reg, operation Mode is: (A*(B:0xff))'.
DSP Report: register my_hsv/h_top_reg is absorbed into DSP my_hsv/h_top_reg.
DSP Report: operator h_top0 is absorbed into DSP my_hsv/h_top_reg.
WARNING: [Synth 8-3917] design labkit has port dp driven by constant 1
WARNING: [Synth 8-3331] design labkit has unconnected port sw[15]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[14]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[13]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[12]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[11]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[10]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[9]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[8]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[7]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[6]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[5]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[4]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[3]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[2]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[1]
WARNING: [Synth 8-3331] design labkit has unconnected port sw[0]
WARNING: [Synth 8-3331] design labkit has unconnected port btnu
WARNING: [Synth 8-3331] design labkit has unconnected port btnl
WARNING: [Synth 8-3331] design labkit has unconnected port btnr
WARNING: [Synth 8-3331] design labkit has unconnected port btnd
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[0]' (FDSE) to 'pg/notegen/note_color_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[1]' (FDSE) to 'pg/notegen/note_color_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[2]' (FDSE) to 'pg/notegen/note_color_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[4]' (FDSE) to 'pg/notegen/note_color_reg[5]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[5]' (FDSE) to 'pg/notegen/note_color_reg[6]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[6]' (FDSE) to 'pg/notegen/note_color_reg[7]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[8]' (FDSE) to 'pg/notegen/note_color_reg[9]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[9]' (FDSE) to 'pg/notegen/note_color_reg[10]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/note_color_reg[10]' (FDSE) to 'pg/notegen/note_color_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\notepos/x_pos_reg[0] )
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor0_reg[0]' (FDE) to 'pg/notegen/ncolor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor31_reg[0]' (FDE) to 'pg/notegen/ncolor31_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor30_reg[0]' (FDE) to 'pg/notegen/ncolor30_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor29_reg[0]' (FDE) to 'pg/notegen/ncolor29_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor28_reg[0]' (FDE) to 'pg/notegen/ncolor28_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor27_reg[0]' (FDE) to 'pg/notegen/ncolor27_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor26_reg[0]' (FDE) to 'pg/notegen/ncolor26_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor25_reg[0]' (FDE) to 'pg/notegen/ncolor25_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor24_reg[0]' (FDE) to 'pg/notegen/ncolor24_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor23_reg[0]' (FDE) to 'pg/notegen/ncolor23_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor22_reg[0]' (FDE) to 'pg/notegen/ncolor22_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor21_reg[0]' (FDE) to 'pg/notegen/ncolor21_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor20_reg[0]' (FDE) to 'pg/notegen/ncolor20_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor19_reg[0]' (FDE) to 'pg/notegen/ncolor19_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor18_reg[0]' (FDE) to 'pg/notegen/ncolor18_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor17_reg[0]' (FDE) to 'pg/notegen/ncolor17_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor16_reg[0]' (FDE) to 'pg/notegen/ncolor16_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor15_reg[0]' (FDE) to 'pg/notegen/ncolor15_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor14_reg[0]' (FDE) to 'pg/notegen/ncolor14_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor13_reg[0]' (FDE) to 'pg/notegen/ncolor13_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor12_reg[0]' (FDE) to 'pg/notegen/ncolor12_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor11_reg[0]' (FDE) to 'pg/notegen/ncolor11_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor10_reg[0]' (FDE) to 'pg/notegen/ncolor10_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor9_reg[0]' (FDE) to 'pg/notegen/ncolor9_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor8_reg[0]' (FDE) to 'pg/notegen/ncolor8_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor7_reg[0]' (FDE) to 'pg/notegen/ncolor7_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor6_reg[0]' (FDE) to 'pg/notegen/ncolor6_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor5_reg[0]' (FDE) to 'pg/notegen/ncolor5_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor4_reg[0]' (FDE) to 'pg/notegen/ncolor4_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor3_reg[0]' (FDE) to 'pg/notegen/ncolor3_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor2_reg[0]' (FDE) to 'pg/notegen/ncolor2_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor1_reg[0]' (FDE) to 'pg/notegen/ncolor1_reg[1]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor0_reg[1]' (FDE) to 'pg/notegen/ncolor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor31_reg[1]' (FDE) to 'pg/notegen/ncolor31_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor30_reg[1]' (FDE) to 'pg/notegen/ncolor30_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor29_reg[1]' (FDE) to 'pg/notegen/ncolor29_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor28_reg[1]' (FDE) to 'pg/notegen/ncolor28_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor27_reg[1]' (FDE) to 'pg/notegen/ncolor27_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor26_reg[1]' (FDE) to 'pg/notegen/ncolor26_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor25_reg[1]' (FDE) to 'pg/notegen/ncolor25_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor24_reg[1]' (FDE) to 'pg/notegen/ncolor24_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor23_reg[1]' (FDE) to 'pg/notegen/ncolor23_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor22_reg[1]' (FDE) to 'pg/notegen/ncolor22_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor21_reg[1]' (FDE) to 'pg/notegen/ncolor21_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor20_reg[1]' (FDE) to 'pg/notegen/ncolor20_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor19_reg[1]' (FDE) to 'pg/notegen/ncolor19_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor18_reg[1]' (FDE) to 'pg/notegen/ncolor18_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor17_reg[1]' (FDE) to 'pg/notegen/ncolor17_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor16_reg[1]' (FDE) to 'pg/notegen/ncolor16_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor15_reg[1]' (FDE) to 'pg/notegen/ncolor15_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor14_reg[1]' (FDE) to 'pg/notegen/ncolor14_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor13_reg[1]' (FDE) to 'pg/notegen/ncolor13_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor12_reg[1]' (FDE) to 'pg/notegen/ncolor12_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor11_reg[1]' (FDE) to 'pg/notegen/ncolor11_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor10_reg[1]' (FDE) to 'pg/notegen/ncolor10_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor9_reg[1]' (FDE) to 'pg/notegen/ncolor9_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor8_reg[1]' (FDE) to 'pg/notegen/ncolor8_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor7_reg[1]' (FDE) to 'pg/notegen/ncolor7_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor6_reg[1]' (FDE) to 'pg/notegen/ncolor6_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor5_reg[1]' (FDE) to 'pg/notegen/ncolor5_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor4_reg[1]' (FDE) to 'pg/notegen/ncolor4_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor3_reg[1]' (FDE) to 'pg/notegen/ncolor3_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor2_reg[1]' (FDE) to 'pg/notegen/ncolor2_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor1_reg[1]' (FDE) to 'pg/notegen/ncolor1_reg[2]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor0_reg[2]' (FDE) to 'pg/notegen/ncolor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor31_reg[2]' (FDE) to 'pg/notegen/ncolor31_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor30_reg[2]' (FDE) to 'pg/notegen/ncolor30_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor29_reg[2]' (FDE) to 'pg/notegen/ncolor29_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor28_reg[2]' (FDE) to 'pg/notegen/ncolor28_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor27_reg[2]' (FDE) to 'pg/notegen/ncolor27_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor26_reg[2]' (FDE) to 'pg/notegen/ncolor26_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor25_reg[2]' (FDE) to 'pg/notegen/ncolor25_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor24_reg[2]' (FDE) to 'pg/notegen/ncolor24_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor23_reg[2]' (FDE) to 'pg/notegen/ncolor23_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor22_reg[2]' (FDE) to 'pg/notegen/ncolor22_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor21_reg[2]' (FDE) to 'pg/notegen/ncolor21_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor20_reg[2]' (FDE) to 'pg/notegen/ncolor20_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor19_reg[2]' (FDE) to 'pg/notegen/ncolor19_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor18_reg[2]' (FDE) to 'pg/notegen/ncolor18_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor17_reg[2]' (FDE) to 'pg/notegen/ncolor17_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor16_reg[2]' (FDE) to 'pg/notegen/ncolor16_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor15_reg[2]' (FDE) to 'pg/notegen/ncolor15_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor14_reg[2]' (FDE) to 'pg/notegen/ncolor14_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor13_reg[2]' (FDE) to 'pg/notegen/ncolor13_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor12_reg[2]' (FDE) to 'pg/notegen/ncolor12_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor11_reg[2]' (FDE) to 'pg/notegen/ncolor11_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor10_reg[2]' (FDE) to 'pg/notegen/ncolor10_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor9_reg[2]' (FDE) to 'pg/notegen/ncolor9_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor8_reg[2]' (FDE) to 'pg/notegen/ncolor8_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor7_reg[2]' (FDE) to 'pg/notegen/ncolor7_reg[3]'
INFO: [Synth 8-3886] merging instance 'pg/notegen/ncolor6_reg[2]' (FDE) to 'pg/notegen/ncolor6_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x31_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x30_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x29_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x28_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x27_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x26_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x25_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x24_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x23_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x22_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x21_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x20_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x19_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x18_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x17_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x16_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x15_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x14_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x13_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x12_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x11_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x10_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x9_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x8_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x5_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x4_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x3_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pg/notegen /\x1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l5_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l6_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l2_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l7_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l7_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l9_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l9_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l8_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l8_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\l10_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\l10_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a0/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a0/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a5/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a5/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a6/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a6/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a4/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a4/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a1/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a1/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a2/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a2/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a3/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a3/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a7/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a7/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a11/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a11/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a9/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a9/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a8/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a8/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a10/\digit_selector_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/a10/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d1/\digit_selector_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d1/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d10/\digit_selector_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d10/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d100/\digit_selector_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d100/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d1000/\digit_selector_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/d1000/\digit_selector_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\alph_offset_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\alph_offset_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly0_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx5_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx5_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly5_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly5_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx6_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly6_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx4_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx4_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly4_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly4_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\lx1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\ly1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pgi_2/\ly1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pgi_2/\lx2_reg[5] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 2113.945 ; gain = 457.652 ; free physical = 1384 ; free virtual = 10181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+-------------------------+---------------+----------------+
|Module Name    | RTL Object              | Depth x Width | Implemented As | 
+---------------+-------------------------+---------------+----------------+
|note_positions | x_pos                   | 64x10         | LUT            | 
|note_generator | notepos/x_pos           | 64x10         | LUT            | 
|play_notes     | tonet1760/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet58/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet61/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet65/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet69/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet73/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet77/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet82/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet87/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet92/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet98/lut_1/amp_out   | 128x8         | Block RAM      | 
|play_notes     | tonet103/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet110/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet116/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet123/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet130/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet138/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet146/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet155/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet164/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet174/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet185/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet196/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet207/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet220/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet233/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet246/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet261/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet277/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet293/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet311/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet329/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet349/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet369/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet392/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet415/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet440/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet466/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet493/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet523/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet554/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet587/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet622/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet659/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet698/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet739/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet783/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet830/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet880/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet932/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet987/lut_1/amp_out  | 128x8         | Block RAM      | 
|play_notes     | tonet1046/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1108/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1174/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1244/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1318/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1396/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1479/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1567/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet1661/lut_1/amp_out | 128x8         | Block RAM      | 
|play_notes     | tonet55/lut_1/amp_out   | 128x8         | Block RAM      | 
+---------------+-------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|picture_blob_digit | A*(B:0x64)          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_digit | (PCIN+(A:0x0):B+C)' | 30     | 11     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_digit | A*(B:0x64)          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_digit | (PCIN+(A:0x0):B+C)' | 30     | 11     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_digit | A*(B:0x64)          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_digit | (PCIN+(A:0x0):B+C)' | 30     | 11     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_digit | A*(B:0x64)          | 11     | 7      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_digit | (PCIN+(A:0x0):B+C)' | 30     | 11     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|picture_blob_alph  | A*(B:0x138)         | 13     | 9      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picture_blob_alph  | (PCIN+(A:0x0):B+C)' | 30     | 13     | 11     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|rgb2hsv            | (A*(B:0xff))'       | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i_/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___0/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___1/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___2/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___3/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___4/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___5/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___6/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___7/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___8/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___9/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___10/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___11/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___12/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___13/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___14/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___15/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___16/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___17/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___18/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___19/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___20/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___21/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___22/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___23/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___24/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___25/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___26/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___27/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___28/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___29/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___30/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___31/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___32/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___33/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___34/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___35/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___36/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___37/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___38/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___39/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___40/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___41/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___42/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___43/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___44/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___45/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___46/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___47/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___48/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___49/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___50/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___51/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___52/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___53/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___54/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___55/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___56/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___57/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___58/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance pgi_3/audio1/myrec/i___59/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |clk_wiz_65__GC0    |           1|         3|
|2     |FPGuitAr_Hero__GB0 |           1|      5930|
|3     |FPGuitAr_Hero__GB1 |           1|      8705|
|4     |note_generator     |           1|     11459|
|5     |FPGuitAr_Hero__GB3 |           1|      1402|
|6     |labkit__GC0        |           1|      3340|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 2113.945 ; gain = 457.652 ; free physical = 1240 ; free virtual = 10037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 2147.941 ; gain = 491.648 ; free physical = 1199 ; free virtual = 9996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |clk_wiz_65__GC0    |           1|         3|
|2     |FPGuitAr_Hero__GB0 |           1|      5930|
|3     |FPGuitAr_Hero__GB1 |           1|      8705|
|4     |note_generator     |           1|     11542|
|5     |FPGuitAr_Hero__GB3 |           1|      1402|
|6     |labkit__GC0        |           1|      3340|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 2155.949 ; gain = 499.656 ; free physical = 1209 ; free virtual = 10006
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin pgi_5947:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5957:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5958:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5964:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5965:I1 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pgi_5966:I1 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1206 ; free virtual = 10003
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:11 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1206 ; free virtual = 10003
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1204 ; free virtual = 10001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1204 ; free virtual = 10001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1204 ; free virtual = 10001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1204 ; free virtual = 10001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|labkit      | my_img/my_hsv/h_add_reg[18][5]   | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|labkit      | my_img/my_hsv/h_negative_reg[18] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |blk_mem_gen_0    |         1|
|2     |div_gen_0        |         2|
|3     |div_gen_1        |         8|
|4     |alph_image_rom   |        13|
|5     |alph_map_red_rom |        13|
|6     |image_rom        |         4|
|7     |image_rom_map    |         4|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |alph_image_rom       |     1|
|2     |alph_image_rom__13   |     1|
|3     |alph_image_rom__14   |     1|
|4     |alph_image_rom__15   |     1|
|5     |alph_image_rom__16   |     1|
|6     |alph_image_rom__17   |     1|
|7     |alph_image_rom__18   |     1|
|8     |alph_image_rom__19   |     1|
|9     |alph_image_rom__20   |     1|
|10    |alph_image_rom__21   |     1|
|11    |alph_image_rom__22   |     1|
|12    |alph_image_rom__23   |     1|
|13    |alph_image_rom__24   |     1|
|14    |alph_map_red_rom     |     1|
|15    |alph_map_red_rom__13 |     1|
|16    |alph_map_red_rom__14 |     1|
|17    |alph_map_red_rom__15 |     1|
|18    |alph_map_red_rom__16 |     1|
|19    |alph_map_red_rom__17 |     1|
|20    |alph_map_red_rom__18 |     1|
|21    |alph_map_red_rom__19 |     1|
|22    |alph_map_red_rom__20 |     1|
|23    |alph_map_red_rom__21 |     1|
|24    |alph_map_red_rom__22 |     1|
|25    |alph_map_red_rom__23 |     1|
|26    |alph_map_red_rom__24 |     1|
|27    |blk_mem_gen_0        |     1|
|28    |div_gen_0            |     1|
|29    |div_gen_0__2         |     1|
|30    |div_gen_1            |     1|
|31    |div_gen_1__10        |     1|
|32    |div_gen_1__11        |     1|
|33    |div_gen_1__12        |     1|
|34    |div_gen_1__13        |     1|
|35    |div_gen_1__14        |     1|
|36    |div_gen_1__8         |     1|
|37    |div_gen_1__9         |     1|
|38    |image_rom            |     1|
|39    |image_rom__4         |     1|
|40    |image_rom__5         |     1|
|41    |image_rom__6         |     1|
|42    |image_rom_map        |     1|
|43    |image_rom_map__4     |     1|
|44    |image_rom_map__5     |     1|
|45    |image_rom_map__6     |     1|
|46    |BUFG                 |     3|
|47    |CARRY4               |  2614|
|48    |DSP48E1              |    17|
|49    |DSP48E1_1            |    12|
|50    |DSP48E1_2            |     5|
|51    |DSP48E1_4            |     1|
|52    |LUT1                 |  2185|
|53    |LUT2                 |  2946|
|54    |LUT3                 |  1552|
|55    |LUT4                 |  1878|
|56    |LUT5                 |   676|
|57    |LUT6                 |  1050|
|58    |MMCME2_ADV           |     1|
|59    |MUXF7                |    47|
|60    |MUXF8                |    11|
|61    |RAMB18E1_1           |    30|
|62    |RAMB18E1_2           |     1|
|63    |SRLC32E              |     3|
|64    |FDRE                 |  4505|
|65    |FDSE                 |   185|
|66    |LD                   |    96|
|67    |IBUF                 |    13|
|68    |OBUF                 |    32|
|69    |OBUFT                |     1|
+------+---------------------+------+

Report Instance Areas: 
+------+---------------------+--------------------------------+------+
|      |Instance             |Module                          |Cells |
+------+---------------------+--------------------------------+------+
|1     |top                  |                                | 18610|
|2     |  href_sync          |sync_1bit                       |     2|
|3     |  pclk_sync          |sync_1bit_0                     |     2|
|4     |  pix_sync           |sync_8bit                       |    16|
|5     |  clkdivider         |clk_wiz_65                      |     4|
|6     |  db1                |debounce                        |   465|
|7     |  display            |display_8hex                    |    44|
|8     |  my_img             |image_processing                |  1996|
|9     |    erode_A          |erode                           |     4|
|10    |    erode_B          |erode_33                        |     4|
|11    |    erode_C          |erode_34                        |     4|
|12    |    erode_D          |erode_35                        |     4|
|13    |    iir_x_A          |iir                             |    44|
|14    |    iir_x_B          |iir__parameterized0             |    76|
|15    |    iir_x_C          |iir__parameterized0_36          |    76|
|16    |    iir_x_D          |iir__parameterized0_37          |    76|
|17    |    iir_y_A          |iir_38                          |    51|
|18    |    my_camera        |camera_read                     |    18|
|19    |    my_hsv           |rgb2hsv                         |   382|
|20    |    thresh_A         |threshold                       |     1|
|21    |    thresh_B         |threshold_39                    |     1|
|22    |    thresh_C         |threshold_40                    |     1|
|23    |    thresh_D         |threshold_41                    |     1|
|24    |    track_A          |track                           |   315|
|25    |    track_B          |track__parameterized0           |   271|
|26    |    track_C          |track__parameterized1           |   273|
|27    |    track_D          |track__parameterized2           |   270|
|28    |  pg                 |FPGuitAr_Hero                   | 12448|
|29    |    a0               |picture_blob_alph__xdcDup__1    |    46|
|30    |    a1               |picture_blob_alph__xdcDup__2    |    48|
|31    |    a10              |picture_blob_alph__xdcDup__11   |    52|
|32    |    a11              |picture_blob_alph__xdcDup__12   |    53|
|33    |    a12              |picture_blob_alph               |    46|
|34    |    a2               |picture_blob_alph__xdcDup__3    |    54|
|35    |    a3               |picture_blob_alph__xdcDup__4    |    50|
|36    |    a4               |picture_blob_alph__xdcDup__5    |    60|
|37    |    a5               |picture_blob_alph__xdcDup__6    |    52|
|38    |    a6               |picture_blob_alph__xdcDup__7    |    46|
|39    |    a7               |picture_blob_alph__xdcDup__8    |    57|
|40    |    a8               |picture_blob_alph__xdcDup__9    |    51|
|41    |    a9               |picture_blob_alph__xdcDup__10   |    55|
|42    |    audio1           |audio_gen                       |  5577|
|43    |      myrec          |play_notes                      |  5532|
|44    |        tonet103     |sine_generator__parameterized10 |    65|
|45    |        tonet1046    |sine_generator__parameterized50 |    69|
|46    |        tonet110     |sine_generator__parameterized11 |    65|
|47    |        tonet1108    |sine_generator__parameterized51 |    69|
|48    |        tonet116     |sine_generator__parameterized12 |    77|
|49    |        tonet1174    |sine_generator__parameterized52 |    69|
|50    |        tonet123     |sine_generator__parameterized13 |    68|
|51    |        tonet1244    |sine_generator__parameterized53 |    67|
|52    |        tonet130     |sine_generator__parameterized14 |    67|
|53    |        tonet1318    |sine_generator__parameterized54 |    61|
|54    |        tonet138     |sine_generator__parameterized15 |    69|
|55    |        tonet1396    |sine_generator__parameterized55 |    85|
|56    |        tonet146     |sine_generator__parameterized16 |    71|
|57    |        tonet1479    |sine_generator__parameterized56 |    63|
|58    |        tonet155     |sine_generator__parameterized17 |    59|
|59    |        tonet1567    |sine_generator__parameterized57 |    68|
|60    |        tonet164     |sine_generator__parameterized18 |    57|
|61    |        tonet1661    |sine_generator__parameterized58 |    69|
|62    |        tonet174     |sine_generator__parameterized19 |    77|
|63    |        tonet1760    |sine_generator__parameterized59 |    77|
|64    |        tonet185     |sine_generator__parameterized20 |    69|
|65    |        tonet196     |sine_generator__parameterized21 |    69|
|66    |        tonet207     |sine_generator__parameterized22 |    67|
|67    |        tonet220     |sine_generator__parameterized23 |    73|
|68    |        tonet233     |sine_generator__parameterized24 |    71|
|69    |        tonet246     |sine_generator__parameterized25 |    63|
|70    |        tonet261     |sine_generator__parameterized26 |    65|
|71    |        tonet277     |sine_generator__parameterized27 |    77|
|72    |        tonet293     |sine_generator__parameterized28 |    70|
|73    |        tonet311     |sine_generator__parameterized29 |    65|
|74    |        tonet329     |sine_generator__parameterized30 |    57|
|75    |        tonet349     |sine_generator__parameterized31 |    69|
|76    |        tonet369     |sine_generator__parameterized32 |    65|
|77    |        tonet392     |sine_generator__parameterized33 |    77|
|78    |        tonet415     |sine_generator__parameterized34 |    75|
|79    |        tonet440     |sine_generator__parameterized35 |    67|
|80    |        tonet466     |sine_generator__parameterized36 |    79|
|81    |        tonet493     |sine_generator__parameterized37 |    71|
|82    |        tonet523     |sine_generator__parameterized38 |    61|
|83    |        tonet55      |sine_generator                  |    70|
|84    |        tonet554     |sine_generator__parameterized39 |    71|
|85    |        tonet58      |sine_generator__parameterized0  |    69|
|86    |        tonet587     |sine_generator__parameterized40 |    75|
|87    |        tonet61      |sine_generator__parameterized1  |    61|
|88    |        tonet622     |sine_generator__parameterized41 |    61|
|89    |        tonet65      |sine_generator__parameterized2  |    65|
|90    |        tonet659     |sine_generator__parameterized42 |    59|
|91    |        tonet69      |sine_generator__parameterized3  |    67|
|92    |        tonet698     |sine_generator__parameterized43 |    77|
|93    |        tonet73      |sine_generator__parameterized4  |    69|
|94    |        tonet739     |sine_generator__parameterized44 |    64|
|95    |        tonet77      |sine_generator__parameterized5  |    64|
|96    |        tonet783     |sine_generator__parameterized45 |    65|
|97    |        tonet82      |sine_generator__parameterized6  |    55|
|98    |        tonet830     |sine_generator__parameterized46 |    74|
|99    |        tonet87      |sine_generator__parameterized7  |    73|
|100   |        tonet880     |sine_generator__parameterized47 |    69|
|101   |        tonet92      |sine_generator__parameterized8  |    67|
|102   |        tonet932     |sine_generator__parameterized48 |    76|
|103   |        tonet98      |sine_generator__parameterized9  |    67|
|104   |        tonet987     |sine_generator__parameterized49 |    61|
|105   |      nolabel_line73 |pwm                             |    24|
|106   |    d1__0            |picture_blob_digit__xdcDup__1   |    39|
|107   |    d10              |picture_blob_digit__xdcDup__2   |    36|
|108   |    d100             |picture_blob_digit__xdcDup__3   |    38|
|109   |    d1000            |picture_blob_digit              |    40|
|110   |    hd               |hex_to_decimal                  |   192|
|111   |    meter1           |beat_generator                  |   435|
|112   |    music            |music_lookup                    |    48|
|113   |    notegen          |note_generator                  |  4643|
|114   |      note0          |note_blob                       |     9|
|115   |      note1          |note_blob_2                     |     9|
|116   |      note10         |note_blob_3                     |     9|
|117   |      note11         |note_blob_4                     |     9|
|118   |      note12         |note_blob_5                     |     9|
|119   |      note13         |note_blob_6                     |     9|
|120   |      note14         |note_blob_7                     |     9|
|121   |      note15         |note_blob_8                     |     9|
|122   |      note16         |note_blob_9                     |     9|
|123   |      note17         |note_blob_10                    |     9|
|124   |      note18         |note_blob_11                    |     9|
|125   |      note19         |note_blob_12                    |     9|
|126   |      note2          |note_blob_13                    |     9|
|127   |      note20         |note_blob_14                    |     9|
|128   |      note21         |note_blob_15                    |     9|
|129   |      note22         |note_blob_16                    |     9|
|130   |      note23         |note_blob_17                    |     9|
|131   |      note24         |note_blob_18                    |     9|
|132   |      note25         |note_blob_19                    |     9|
|133   |      note26         |note_blob_20                    |     9|
|134   |      note27         |note_blob_21                    |     9|
|135   |      note28         |note_blob_22                    |     9|
|136   |      note29         |note_blob_23                    |     9|
|137   |      note3          |note_blob_24                    |     9|
|138   |      note30         |note_blob_25                    |     9|
|139   |      note31         |note_blob_26                    |     9|
|140   |      note4          |note_blob_27                    |     9|
|141   |      note5          |note_blob_28                    |     9|
|142   |      note6          |note_blob_29                    |     9|
|143   |      note7          |note_blob_30                    |     9|
|144   |      note8          |note_blob_31                    |     9|
|145   |      note9          |note_blob_32                    |     9|
|146   |      notepos        |note_positions                  |    19|
|147   |  vsync_sync         |sync_1bit_1                     |     4|
|148   |  xvga1              |xvga                            |  3305|
+------+---------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2155.953 ; gain = 499.660 ; free physical = 1204 ; free virtual = 10001
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:03 ; elapsed = 00:01:10 . Memory (MB): peak = 2155.953 ; gain = 310.066 ; free physical = 1268 ; free virtual = 10065
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 2155.957 ; gain = 499.660 ; free physical = 1281 ; free virtual = 10078
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2835 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.969 ; gain = 0.000 ; free physical = 1216 ; free virtual = 10014
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LD => LDCE: 96 instances

INFO: [Common 17-83] Releasing license: Synthesis
544 Infos, 263 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 2187.969 ; gain = 754.973 ; free physical = 1344 ; free virtual = 10141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2187.969 ; gain = 0.000 ; free physical = 1344 ; free virtual = 10141
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/labkit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file labkit_utilization_synth.rpt -pb labkit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 15:35:30 2019...
