module clock_divider (
    input clk_in,
    input reset,
    input [1:0] N,
    output reg clk_out
);
reg [1:0] counter;

always @(posedge clk_in or posedge reset) 
begin
    if (reset)
    begin
        counter<=0; 
        clk_out<=0;
    end

    else if(counter>=N)
    begin
        clk_out<=~clk_out;
        counter<=0;
    end

    else
    begin
        counter<=counter+1;
    end

end

    
endmodule