DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "unisim"
unitName "vcomponents"
)
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
]
libraryRefs [
"unisim"
"ieee"
]
)
version "25.1"
appVersion "2010.2a (Build 7)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 83,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
o 1
suid 1,0
)
)
uid 413,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
o 2
suid 2,0
)
)
uid 415,0
)
*16 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
uid 417,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
o 4
suid 4,0
)
)
uid 419,0
)
*18 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
o 5
suid 5,0
)
)
uid 421,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
o 6
suid 6,0
)
)
uid 423,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
o 7
suid 7,0
)
)
uid 425,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
posAdd 0
o 8
suid 8,0
)
)
uid 427,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
o 9
suid 9,0
)
)
uid 429,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
o 10
suid 10,0
)
)
uid 431,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
)
uid 433,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
o 12
suid 12,0
)
)
uid 435,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
o 13
suid 13,0
)
)
uid 437,0
)
*27 (LogPort
port (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
o 14
suid 14,0
)
)
uid 439,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
posAdd 0
o 15
suid 15,0
)
)
uid 441,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 16
suid 16,0
)
)
uid 443,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 17,0
)
)
uid 445,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 18
suid 18,0
)
)
uid 447,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 19
suid 19,0
)
)
uid 449,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 20
suid 20,0
)
)
uid 451,0
)
*34 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 21
suid 21,0
)
)
uid 453,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 22
suid 22,0
)
)
uid 455,0
)
*36 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 23
suid 23,0
)
)
uid 457,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 24
suid 24,0
)
)
uid 459,0
)
*38 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 25
suid 25,0
)
)
uid 461,0
)
*39 (LogPort
port (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 DOWNTO 0)"
posAdd 0
o 26
suid 26,0
)
)
uid 463,0
)
*40 (LogPort
port (LogicalPort
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
o 27
suid 27,0
)
)
uid 465,0
)
*41 (LogPort
port (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
o 28
suid 28,0
)
)
uid 467,0
)
*42 (LogPort
port (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
posAdd 0
o 29
suid 29,0
)
)
uid 469,0
)
*43 (LogPort
port (LogicalPort
m 1
decl (Decl
n "GMII_TXD_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- GMII Interface - EMAC0"
preAdd 0
o 30
suid 30,0
)
)
uid 471,0
)
*44 (LogPort
port (LogicalPort
m 1
decl (Decl
n "GMII_TX_EN_0"
t "std_logic"
o 31
suid 31,0
)
)
uid 473,0
)
*45 (LogPort
port (LogicalPort
m 1
decl (Decl
n "GMII_TX_ER_0"
t "std_logic"
o 32
suid 32,0
)
)
uid 475,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "GMII_TX_CLK_0"
t "std_logic"
o 33
suid 33,0
)
)
uid 477,0
)
*47 (LogPort
port (LogicalPort
decl (Decl
n "GMII_RXD_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 34
suid 34,0
)
)
uid 479,0
)
*48 (LogPort
port (LogicalPort
decl (Decl
n "GMII_RX_DV_0"
t "std_logic"
o 35
suid 35,0
)
)
uid 481,0
)
*49 (LogPort
port (LogicalPort
decl (Decl
n "GMII_RX_ER_0"
t "std_logic"
o 36
suid 36,0
)
)
uid 483,0
)
*50 (LogPort
port (LogicalPort
decl (Decl
n "GMII_RX_CLK_0"
t "std_logic"
o 37
suid 37,0
)
)
uid 485,0
)
*51 (LogPort
port (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
posAdd 0
o 53
suid 53,0
)
)
uid 517,0
)
*52 (LogPort
port (LogicalPort
decl (Decl
n "REFCLK"
t "std_logic"
prec "-- Reference clock for RGMII IODELAYs"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
uid 519,0
)
*53 (LogPort
port (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
o 62
suid 55,0
)
)
uid 521,0
)
*54 (LogPort
port (LogicalPort
decl (Decl
n "GMII_COL_0"
t "std_logic"
o 39
suid 62,0
)
)
uid 706,0
)
*55 (LogPort
port (LogicalPort
decl (Decl
n "GMII_CRS_0"
t "std_logic"
posAdd 0
o 40
suid 63,0
)
)
uid 708,0
)
*56 (LogPort
port (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 48
suid 64,0
)
)
uid 710,0
)
*57 (LogPort
port (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 52
suid 65,0
)
)
uid 712,0
)
*58 (LogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 66,0
)
)
uid 714,0
)
*59 (LogPort
port (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 47
suid 67,0
)
)
uid 716,0
)
*60 (LogPort
port (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Generic Host Interface"
preAdd 0
o 45
suid 68,0
)
)
uid 718,0
)
*61 (LogPort
port (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 51
suid 69,0
)
)
uid 720,0
)
*62 (LogPort
port (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 46
suid 70,0
)
)
uid 722,0
)
*63 (LogPort
port (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 49
suid 71,0
)
)
uid 724,0
)
*64 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 41
suid 72,0
)
)
uid 726,0
)
*65 (LogPort
port (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 42
suid 73,0
)
)
uid 728,0
)
*66 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 43
suid 74,0
)
)
uid 730,0
)
*67 (LogPort
port (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
posAdd 0
o 44
suid 75,0
)
)
uid 732,0
)
*68 (LogPort
port (LogicalPort
decl (Decl
n "MII_TX_CLK_0"
t "std_logic"
o 38
suid 76,0
)
)
uid 734,0
)
*69 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
o 57
suid 77,0
)
)
uid 789,0
)
*70 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_ack"
t "std_logic"
o 58
suid 78,0
)
)
uid 791,0
)
*71 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_collision"
t "std_logic"
o 59
suid 79,0
)
)
uid 793,0
)
*72 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 55
suid 80,0
)
)
uid 795,0
)
*73 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
o 56
suid 81,0
)
)
uid 797,0
)
*74 (LogPort
port (LogicalPort
m 1
decl (Decl
n "tx_retransmit"
t "std_logic"
posAdd 0
o 60
suid 82,0
)
)
uid 799,0
)
*75 (LogPort
port (LogicalPort
m 1
decl (Decl
n "rx_goodframe"
t "std_logic"
o 61
suid 83,0
)
)
uid 900,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*76 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *77 (MRCItem
litem &1
pos 62
dimension 20
)
uid 68,0
optionalChildren [
*78 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*79 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*80 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*81 (MRCItem
litem &14
pos 0
dimension 20
uid 414,0
)
*82 (MRCItem
litem &15
pos 1
dimension 20
uid 416,0
)
*83 (MRCItem
litem &16
pos 2
dimension 20
uid 418,0
)
*84 (MRCItem
litem &17
pos 3
dimension 20
uid 420,0
)
*85 (MRCItem
litem &18
pos 4
dimension 20
uid 422,0
)
*86 (MRCItem
litem &19
pos 5
dimension 20
uid 424,0
)
*87 (MRCItem
litem &20
pos 6
dimension 20
uid 426,0
)
*88 (MRCItem
litem &21
pos 7
dimension 20
uid 428,0
)
*89 (MRCItem
litem &22
pos 8
dimension 20
uid 430,0
)
*90 (MRCItem
litem &23
pos 9
dimension 20
uid 432,0
)
*91 (MRCItem
litem &24
pos 10
dimension 20
uid 434,0
)
*92 (MRCItem
litem &25
pos 11
dimension 20
uid 436,0
)
*93 (MRCItem
litem &26
pos 12
dimension 20
uid 438,0
)
*94 (MRCItem
litem &27
pos 13
dimension 20
uid 440,0
)
*95 (MRCItem
litem &28
pos 14
dimension 20
uid 442,0
)
*96 (MRCItem
litem &29
pos 15
dimension 20
uid 444,0
)
*97 (MRCItem
litem &30
pos 16
dimension 20
uid 446,0
)
*98 (MRCItem
litem &31
pos 17
dimension 20
uid 448,0
)
*99 (MRCItem
litem &32
pos 18
dimension 20
uid 450,0
)
*100 (MRCItem
litem &33
pos 19
dimension 20
uid 452,0
)
*101 (MRCItem
litem &34
pos 20
dimension 20
uid 454,0
)
*102 (MRCItem
litem &35
pos 21
dimension 20
uid 456,0
)
*103 (MRCItem
litem &36
pos 22
dimension 20
uid 458,0
)
*104 (MRCItem
litem &37
pos 23
dimension 20
uid 460,0
)
*105 (MRCItem
litem &38
pos 24
dimension 20
uid 462,0
)
*106 (MRCItem
litem &39
pos 25
dimension 20
uid 464,0
)
*107 (MRCItem
litem &40
pos 26
dimension 20
uid 466,0
)
*108 (MRCItem
litem &41
pos 27
dimension 20
uid 468,0
)
*109 (MRCItem
litem &42
pos 28
dimension 20
uid 470,0
)
*110 (MRCItem
litem &43
pos 29
dimension 20
uid 472,0
)
*111 (MRCItem
litem &44
pos 30
dimension 20
uid 474,0
)
*112 (MRCItem
litem &45
pos 31
dimension 20
uid 476,0
)
*113 (MRCItem
litem &46
pos 32
dimension 20
uid 478,0
)
*114 (MRCItem
litem &47
pos 33
dimension 20
uid 480,0
)
*115 (MRCItem
litem &48
pos 34
dimension 20
uid 482,0
)
*116 (MRCItem
litem &49
pos 35
dimension 20
uid 484,0
)
*117 (MRCItem
litem &50
pos 36
dimension 20
uid 486,0
)
*118 (MRCItem
litem &51
pos 37
dimension 20
uid 518,0
)
*119 (MRCItem
litem &52
pos 38
dimension 20
uid 520,0
)
*120 (MRCItem
litem &53
pos 39
dimension 20
uid 522,0
)
*121 (MRCItem
litem &54
pos 40
dimension 20
uid 707,0
)
*122 (MRCItem
litem &55
pos 41
dimension 20
uid 709,0
)
*123 (MRCItem
litem &56
pos 42
dimension 20
uid 711,0
)
*124 (MRCItem
litem &57
pos 43
dimension 20
uid 713,0
)
*125 (MRCItem
litem &58
pos 44
dimension 20
uid 715,0
)
*126 (MRCItem
litem &59
pos 45
dimension 20
uid 717,0
)
*127 (MRCItem
litem &60
pos 46
dimension 20
uid 719,0
)
*128 (MRCItem
litem &61
pos 47
dimension 20
uid 721,0
)
*129 (MRCItem
litem &62
pos 48
dimension 20
uid 723,0
)
*130 (MRCItem
litem &63
pos 49
dimension 20
uid 725,0
)
*131 (MRCItem
litem &64
pos 50
dimension 20
uid 727,0
)
*132 (MRCItem
litem &65
pos 51
dimension 20
uid 729,0
)
*133 (MRCItem
litem &66
pos 52
dimension 20
uid 731,0
)
*134 (MRCItem
litem &67
pos 53
dimension 20
uid 733,0
)
*135 (MRCItem
litem &68
pos 54
dimension 20
uid 735,0
)
*136 (MRCItem
litem &69
pos 55
dimension 20
uid 790,0
)
*137 (MRCItem
litem &70
pos 56
dimension 20
uid 792,0
)
*138 (MRCItem
litem &71
pos 57
dimension 20
uid 794,0
)
*139 (MRCItem
litem &72
pos 58
dimension 20
uid 796,0
)
*140 (MRCItem
litem &73
pos 59
dimension 20
uid 798,0
)
*141 (MRCItem
litem &74
pos 60
dimension 20
uid 800,0
)
*142 (MRCItem
litem &75
pos 61
dimension 20
uid 901,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*143 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*144 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*145 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*146 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*147 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*148 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*149 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*150 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *151 (LEmptyRow
)
uid 82,0
optionalChildren [
*152 (RefLabelRowHdr
)
*153 (TitleRowHdr
)
*154 (FilterRowHdr
)
*155 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*156 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*157 (GroupColHdr
tm "GroupColHdrMgr"
)
*158 (NameColHdr
tm "GenericNameColHdrMgr"
)
*159 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*160 (InitColHdr
tm "GenericValueColHdrMgr"
)
*161 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*162 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*163 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *164 (MRCItem
litem &151
pos 0
dimension 20
)
uid 96,0
optionalChildren [
*165 (MRCItem
litem &152
pos 0
dimension 20
uid 97,0
)
*166 (MRCItem
litem &153
pos 1
dimension 23
uid 98,0
)
*167 (MRCItem
litem &154
pos 2
hidden 1
dimension 20
uid 99,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*168 (MRCItem
litem &155
pos 0
dimension 20
uid 101,0
)
*169 (MRCItem
litem &157
pos 1
dimension 50
uid 102,0
)
*170 (MRCItem
litem &158
pos 2
dimension 100
uid 103,0
)
*171 (MRCItem
litem &159
pos 3
dimension 100
uid 104,0
)
*172 (MRCItem
litem &160
pos 4
dimension 50
uid 105,0
)
*173 (MRCItem
litem &161
pos 5
dimension 50
uid 106,0
)
*174 (MRCItem
litem &162
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth_gmii16_locallink/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth_gmii16_locallink/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth_gmii16_locallink"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth_gmii16_locallink"
)
(vvPair
variable "date"
value "07/22/11"
)
(vvPair
variable "day"
value "Fri"
)
(vvPair
variable "day_long"
value "Friday"
)
(vvPair
variable "dd"
value "22"
)
(vvPair
variable "entity_name"
value "eth_gmii16_locallink"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ethernet_v4/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ethernet_v4/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ethernet_v4/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "eth_gmii16_locallink"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "July"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth_gmii16_locallink/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/eth_gmii16_locallink/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "14:50:32"
)
(vvPair
variable "unit"
value "eth_gmii16_locallink"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*175 (SymbolBody
uid 8,0
optionalChildren [
*176 (CptPort
uid 108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 109,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-3375,46750,-2625"
)
tg (CPTG
uid 110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 111,0
sl 0
va (VaSet
)
xt "37400,-3500,45000,-2500"
st "RX_LL_CLOCK_0"
ju 2
blo "45000,-2700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 112,0
va (VaSet
)
xt "44000,2000,60400,4000"
st "-- Local link Receiver Interface - EMAC0
RX_LL_CLOCK_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Receiver Interface - EMAC0"
preAdd 0
o 1
suid 1,0
)
)
)
*177 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-2375,46750,-1625"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 116,0
sl 0
va (VaSet
)
xt "37500,-2500,45000,-1500"
st "RX_LL_RESET_0"
ju 2
blo "45000,-1700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 117,0
va (VaSet
)
xt "44000,4000,60300,5000"
st "RX_LL_RESET_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RX_LL_RESET_0"
t "std_logic"
o 2
suid 2,0
)
)
)
*178 (CptPort
uid 118,0
ps "OnEdgeStrategy"
shape (Triangle
uid 119,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,3625,46750,4375"
)
tg (CPTG
uid 120,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 121,0
sl 0
va (VaSet
)
xt "35200,3500,45000,4500"
st "RX_LL_DATA_0 : (15:0)"
ju 2
blo "45000,4300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 122,0
va (VaSet
)
xt "44000,5000,69100,6000"
st "RX_LL_DATA_0              : out    std_logic_vector (15 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_DATA_0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 3
suid 3,0
)
)
)
*179 (CptPort
uid 123,0
ps "OnEdgeStrategy"
shape (Triangle
uid 124,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,625,46750,1375"
)
tg (CPTG
uid 125,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 126,0
sl 0
va (VaSet
)
xt "37500,500,45000,1500"
st "RX_LL_SOF_N_0"
ju 2
blo "45000,1300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 127,0
va (VaSet
)
xt "44000,6000,60600,7000"
st "RX_LL_SOF_N_0             : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SOF_N_0"
t "std_logic"
o 4
suid 4,0
)
)
)
*180 (CptPort
uid 128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,1625,46750,2375"
)
tg (CPTG
uid 130,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 131,0
sl 0
va (VaSet
)
xt "37500,1500,45000,2500"
st "RX_LL_EOF_N_0"
ju 2
blo "45000,2300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 132,0
va (VaSet
)
xt "44000,7000,60600,8000"
st "RX_LL_EOF_N_0             : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_EOF_N_0"
t "std_logic"
o 5
suid 5,0
)
)
)
*181 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-375,46750,375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
sl 0
va (VaSet
)
xt "35100,-500,45000,500"
st "RX_LL_SRC_RDY_N_0"
ju 2
blo "45000,300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 137,0
va (VaSet
)
xt "44000,8000,62200,9000"
st "RX_LL_SRC_RDY_N_0         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_SRC_RDY_N_0"
t "std_logic"
o 6
suid 6,0
)
)
)
*182 (CptPort
uid 138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 139,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,2625,46750,3375"
)
tg (CPTG
uid 140,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 141,0
sl 0
va (VaSet
)
xt "35300,2500,45000,3500"
st "RX_LL_DST_RDY_N_0"
ju 2
blo "45000,3300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 142,0
va (VaSet
)
xt "44000,9000,61700,10000"
st "RX_LL_DST_RDY_N_0         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "RX_LL_DST_RDY_N_0"
t "std_logic"
o 7
suid 7,0
)
)
)
*183 (CptPort
uid 143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-22375,46750,-21625"
)
tg (CPTG
uid 145,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 146,0
sl 0
va (VaSet
)
xt "32400,-22500,45000,-21500"
st "RX_LL_FIFO_STATUS_0 : (3:0)"
ju 2
blo "45000,-21700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 147,0
va (VaSet
)
xt "44000,10000,70500,11000"
st "RX_LL_FIFO_STATUS_0       : out    std_logic_vector (3 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_LL_FIFO_STATUS_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
posAdd 0
o 8
suid 8,0
)
)
)
*184 (CptPort
uid 148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,8625,46750,9375"
)
tg (CPTG
uid 150,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 151,0
sl 0
va (VaSet
)
xt "37600,8500,45000,9500"
st "TX_LL_CLOCK_0"
ju 2
blo "45000,9300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 152,0
va (VaSet
)
xt "44000,11000,60200,13000"
st "-- Local link Transmitter Interface - EMAC0
TX_LL_CLOCK_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "TX_LL_CLOCK_0"
t "std_logic"
prec "-- Local link Transmitter Interface - EMAC0"
preAdd 0
o 9
suid 9,0
)
)
)
*185 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,7625,46750,8375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
sl 0
va (VaSet
)
xt "37700,7500,45000,8500"
st "TX_LL_RESET_0"
ju 2
blo "45000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 157,0
va (VaSet
)
xt "44000,13000,60100,14000"
st "TX_LL_RESET_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "TX_LL_RESET_0"
t "std_logic"
o 10
suid 10,0
)
)
)
*186 (CptPort
uid 158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,14625,46750,15375"
)
tg (CPTG
uid 160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 161,0
sl 0
va (VaSet
)
xt "35400,14500,45000,15500"
st "TX_LL_DATA_0 : (15:0)"
ju 2
blo "45000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 162,0
va (VaSet
)
xt "44000,14000,68600,15000"
st "TX_LL_DATA_0              : in     std_logic_vector (15 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "TX_LL_DATA_0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 11
suid 11,0
)
)
)
*187 (CptPort
uid 163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 164,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,11625,46750,12375"
)
tg (CPTG
uid 165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 166,0
sl 0
va (VaSet
)
xt "37700,11500,45000,12500"
st "TX_LL_SOF_N_0"
ju 2
blo "45000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 167,0
va (VaSet
)
xt "44000,15000,60100,16000"
st "TX_LL_SOF_N_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SOF_N_0"
t "std_logic"
o 12
suid 12,0
)
)
)
*188 (CptPort
uid 168,0
ps "OnEdgeStrategy"
shape (Triangle
uid 169,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,12625,46750,13375"
)
tg (CPTG
uid 170,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 171,0
sl 0
va (VaSet
)
xt "37700,12500,45000,13500"
st "TX_LL_EOF_N_0"
ju 2
blo "45000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 172,0
va (VaSet
)
xt "44000,16000,60100,17000"
st "TX_LL_EOF_N_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "TX_LL_EOF_N_0"
t "std_logic"
o 13
suid 13,0
)
)
)
*189 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,10625,46750,11375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 176,0
sl 0
va (VaSet
)
xt "35300,10500,45000,11500"
st "TX_LL_SRC_RDY_N_0"
ju 2
blo "45000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 177,0
va (VaSet
)
xt "44000,17000,61700,18000"
st "TX_LL_SRC_RDY_N_0         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "TX_LL_SRC_RDY_N_0"
t "std_logic"
o 14
suid 14,0
)
)
)
*190 (CptPort
uid 178,0
ps "OnEdgeStrategy"
shape (Triangle
uid 179,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,13625,46750,14375"
)
tg (CPTG
uid 180,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 181,0
sl 0
va (VaSet
)
xt "35500,13500,45000,14500"
st "TX_LL_DST_RDY_N_0"
ju 2
blo "45000,14300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 182,0
va (VaSet
)
xt "44000,18000,61800,19000"
st "TX_LL_DST_RDY_N_0         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_LL_DST_RDY_N_0"
t "std_logic"
posAdd 0
o 15
suid 15,0
)
)
)
*191 (CptPort
uid 183,0
ps "OnEdgeStrategy"
shape (Triangle
uid 184,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-19375,46750,-18625"
)
tg (CPTG
uid 185,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 186,0
sl 0
va (VaSet
)
xt "35100,-19500,45000,-18500"
st "EMAC0CLIENTRXDVLD"
ju 2
blo "45000,-18700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 187,0
va (VaSet
)
xt "44000,19000,62200,21000"
st "-- Client Receiver Interface - EMAC0
EMAC0CLIENTRXDVLD         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXDVLD"
t "std_logic"
prec "-- Client Receiver Interface - EMAC0"
preAdd 0
o 16
suid 16,0
)
)
)
*192 (CptPort
uid 188,0
ps "OnEdgeStrategy"
shape (Triangle
uid 189,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-18375,46750,-17625"
)
tg (CPTG
uid 190,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 191,0
sl 0
va (VaSet
)
xt "32000,-18500,45000,-17500"
st "EMAC0CLIENTRXFRAMEDROP"
ju 2
blo "45000,-17700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 192,0
va (VaSet
)
xt "44000,21000,64300,22000"
st "EMAC0CLIENTRXFRAMEDROP    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXFRAMEDROP"
t "std_logic"
o 17
suid 17,0
)
)
)
*193 (CptPort
uid 193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-17375,46750,-16625"
)
tg (CPTG
uid 195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 196,0
sl 0
va (VaSet
)
xt "32400,-17500,45000,-16500"
st "EMAC0CLIENTRXSTATS : (6:0)"
ju 2
blo "45000,-16700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 197,0
va (VaSet
)
xt "44000,22000,70700,23000"
st "EMAC0CLIENTRXSTATS        : out    std_logic_vector (6 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATS"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 18
suid 18,0
)
)
)
*194 (CptPort
uid 198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-16375,46750,-15625"
)
tg (CPTG
uid 200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 201,0
sl 0
va (VaSet
)
xt "33100,-16500,45000,-15500"
st "EMAC0CLIENTRXSTATSVLD"
ju 2
blo "45000,-15700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 202,0
va (VaSet
)
xt "44000,23000,63400,24000"
st "EMAC0CLIENTRXSTATSVLD     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSVLD"
t "std_logic"
o 19
suid 19,0
)
)
)
*195 (CptPort
uid 203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-15375,46750,-14625"
)
tg (CPTG
uid 205,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 206,0
sl 0
va (VaSet
)
xt "30900,-15500,45000,-14500"
st "EMAC0CLIENTRXSTATSBYTEVLD"
ju 2
blo "45000,-14700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 207,0
va (VaSet
)
xt "44000,24000,64800,25000"
st "EMAC0CLIENTRXSTATSBYTEVLD : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTRXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 20
suid 20,0
)
)
)
*196 (CptPort
uid 208,0
ps "OnEdgeStrategy"
shape (Triangle
uid 209,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-24375,15000,-23625"
)
tg (CPTG
uid 210,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 211,0
sl 0
va (VaSet
)
xt "16000,-24500,30000,-23500"
st "CLIENTEMAC0TXIFGDELAY : (7:0)"
blo "16000,-23700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 212,0
va (VaSet
)
xt "44000,25000,71200,27000"
st "-- Client Transmitter Interface - EMAC0
CLIENTEMAC0TXIFGDELAY     : in     std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0TXIFGDELAY"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- Client Transmitter Interface - EMAC0"
preAdd 0
o 21
suid 21,0
)
)
)
*197 (CptPort
uid 213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-14375,46750,-13625"
)
tg (CPTG
uid 215,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 216,0
sl 0
va (VaSet
)
xt "35000,-14500,45000,-13500"
st "EMAC0CLIENTTXSTATS"
ju 2
blo "45000,-13700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 217,0
va (VaSet
)
xt "44000,27000,62100,28000"
st "EMAC0CLIENTTXSTATS        : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATS"
t "std_logic"
o 22
suid 22,0
)
)
)
*198 (CptPort
uid 218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 219,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-13375,46750,-12625"
)
tg (CPTG
uid 220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 221,0
sl 0
va (VaSet
)
xt "33300,-13500,45000,-12500"
st "EMAC0CLIENTTXSTATSVLD"
ju 2
blo "45000,-12700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 222,0
va (VaSet
)
xt "44000,28000,63200,29000"
st "EMAC0CLIENTTXSTATSVLD     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSVLD"
t "std_logic"
o 23
suid 23,0
)
)
)
*199 (CptPort
uid 223,0
ps "OnEdgeStrategy"
shape (Triangle
uid 224,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-12375,46750,-11625"
)
tg (CPTG
uid 225,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 226,0
sl 0
va (VaSet
)
xt "31100,-12500,45000,-11500"
st "EMAC0CLIENTTXSTATSBYTEVLD"
ju 2
blo "45000,-11700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 227,0
va (VaSet
)
xt "44000,29000,64600,30000"
st "EMAC0CLIENTTXSTATSBYTEVLD : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "EMAC0CLIENTTXSTATSBYTEVLD"
t "std_logic"
posAdd 0
o 24
suid 24,0
)
)
)
*200 (CptPort
uid 228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-23375,15000,-22625"
)
tg (CPTG
uid 230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 231,0
sl 0
va (VaSet
)
xt "16000,-23500,27200,-22500"
st "CLIENTEMAC0PAUSEREQ"
blo "16000,-22700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 232,0
va (VaSet
)
xt "44000,30000,62800,32000"
st "-- MAC Control Interface - EMAC0
CLIENTEMAC0PAUSEREQ       : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEREQ"
t "std_logic"
prec "-- MAC Control Interface - EMAC0"
preAdd 0
o 25
suid 25,0
)
)
)
*201 (CptPort
uid 233,0
ps "OnEdgeStrategy"
shape (Triangle
uid 234,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-22375,15000,-21625"
)
tg (CPTG
uid 235,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 236,0
sl 0
va (VaSet
)
xt "16000,-22500,30000,-21500"
st "CLIENTEMAC0PAUSEVAL : (15:0)"
blo "16000,-21700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 237,0
va (VaSet
)
xt "44000,32000,71600,33000"
st "CLIENTEMAC0PAUSEVAL       : in     std_logic_vector (15 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "CLIENTEMAC0PAUSEVAL"
t "std_logic_vector"
b "(15 DOWNTO 0)"
posAdd 0
o 26
suid 26,0
)
)
)
*202 (CptPort
uid 238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 239,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,7625,15000,8375"
)
tg (CPTG
uid 240,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 241,0
sl 0
va (VaSet
)
xt "16000,7500,20800,8500"
st "GTX_CLK_0"
blo "16000,8300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 242,0
va (VaSet
)
xt "44000,33000,58900,35000"
st "-- Clock Signals - EMAC0
GTX_CLK_0                 : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "GTX_CLK_0"
t "std_logic"
prec "-- Clock Signals - EMAC0"
preAdd 0
o 27
suid 27,0
)
)
)
*203 (CptPort
uid 243,0
ps "OnEdgeStrategy"
shape (Triangle
uid 244,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-7375,46750,-6625"
)
tg (CPTG
uid 245,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 246,0
sl 0
va (VaSet
)
xt "36700,-7500,45000,-6500"
st "RX_CLIENT_CLK_0"
ju 2
blo "45000,-6700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 247,0
va (VaSet
)
xt "44000,35000,61000,36000"
st "RX_CLIENT_CLK_0           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "RX_CLIENT_CLK_0"
t "std_logic"
o 28
suid 28,0
)
)
)
*204 (CptPort
uid 248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,5625,46750,6375"
)
tg (CPTG
uid 250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 251,0
sl 0
va (VaSet
)
xt "36900,5500,45000,6500"
st "TX_CLIENT_CLK_0"
ju 2
blo "45000,6300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 252,0
va (VaSet
)
xt "44000,36000,60800,37000"
st "TX_CLIENT_CLK_0           : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "TX_CLIENT_CLK_0"
t "std_logic"
posAdd 0
o 29
suid 29,0
)
)
)
*205 (CptPort
uid 253,0
ps "OnEdgeStrategy"
shape (Triangle
uid 254,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-43375,46750,-42625"
)
tg (CPTG
uid 255,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 256,0
sl 0
va (VaSet
)
xt "37300,-43500,45000,-42500"
st "GMII_TXD_0 : (7:0)"
ju 2
blo "45000,-42700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 257,0
va (VaSet
)
xt "44000,37000,67400,39000"
st "-- GMII Interface - EMAC0
GMII_TXD_0                : out    std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TXD_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- GMII Interface - EMAC0"
preAdd 0
o 30
suid 30,0
)
)
)
*206 (CptPort
uid 258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-42375,46750,-41625"
)
tg (CPTG
uid 260,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 261,0
sl 0
va (VaSet
)
xt "38600,-42500,45000,-41500"
st "GMII_TX_EN_0"
ju 2
blo "45000,-41700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 262,0
va (VaSet
)
xt "44000,39000,59700,40000"
st "GMII_TX_EN_0              : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_EN_0"
t "std_logic"
o 31
suid 31,0
)
)
)
*207 (CptPort
uid 263,0
ps "OnEdgeStrategy"
shape (Triangle
uid 264,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-41375,46750,-40625"
)
tg (CPTG
uid 265,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 266,0
sl 0
va (VaSet
)
xt "38600,-41500,45000,-40500"
st "GMII_TX_ER_0"
ju 2
blo "45000,-40700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 267,0
va (VaSet
)
xt "44000,40000,59700,41000"
st "GMII_TX_ER_0              : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_ER_0"
t "std_logic"
o 32
suid 32,0
)
)
)
*208 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-45375,46750,-44625"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 271,0
sl 0
va (VaSet
)
xt "38100,-45500,45000,-44500"
st "GMII_TX_CLK_0"
ju 2
blo "45000,-44700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 272,0
va (VaSet
)
xt "44000,41000,60000,42000"
st "GMII_TX_CLK_0             : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "GMII_TX_CLK_0"
t "std_logic"
o 33
suid 33,0
)
)
)
*209 (CptPort
uid 273,0
ps "OnEdgeStrategy"
shape (Triangle
uid 274,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-43375,15000,-42625"
)
tg (CPTG
uid 275,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 276,0
sl 0
va (VaSet
)
xt "16000,-43500,23900,-42500"
st "GMII_RXD_0 : (7:0)"
blo "16000,-42700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 277,0
va (VaSet
)
xt "44000,42000,67300,43000"
st "GMII_RXD_0                : in     std_logic_vector (7 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "GMII_RXD_0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 34
suid 34,0
)
)
)
*210 (CptPort
uid 278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-42375,15000,-41625"
)
tg (CPTG
uid 280,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 281,0
sl 0
va (VaSet
)
xt "16000,-42500,22600,-41500"
st "GMII_RX_DV_0"
blo "16000,-41700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 282,0
va (VaSet
)
xt "44000,43000,59600,44000"
st "GMII_RX_DV_0              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_DV_0"
t "std_logic"
o 35
suid 35,0
)
)
)
*211 (CptPort
uid 283,0
ps "OnEdgeStrategy"
shape (Triangle
uid 284,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-41375,15000,-40625"
)
tg (CPTG
uid 285,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 286,0
sl 0
va (VaSet
)
xt "16000,-41500,22600,-40500"
st "GMII_RX_ER_0"
blo "16000,-40700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 287,0
va (VaSet
)
xt "44000,44000,59600,45000"
st "GMII_RX_ER_0              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_ER_0"
t "std_logic"
o 36
suid 36,0
)
)
)
*212 (CptPort
uid 288,0
ps "OnEdgeStrategy"
shape (Triangle
uid 289,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-40375,15000,-39625"
)
tg (CPTG
uid 290,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 291,0
sl 0
va (VaSet
)
xt "16000,-40500,23100,-39500"
st "GMII_RX_CLK_0"
blo "16000,-39700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 292,0
va (VaSet
)
xt "44000,45000,59900,46000"
st "GMII_RX_CLK_0             : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "GMII_RX_CLK_0"
t "std_logic"
o 37
suid 37,0
)
)
)
*213 (CptPort
uid 368,0
ps "OnEdgeStrategy"
shape (Triangle
uid 369,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-7375,15000,-6625"
)
tg (CPTG
uid 370,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 371,0
sl 0
va (VaSet
)
xt "16000,-7500,19900,-6500"
st "HOSTCLK"
blo "16000,-6700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 372,0
va (VaSet
)
xt "44000,63000,58400,64000"
st "HOSTCLK                   : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTCLK"
t "std_logic"
posAdd 0
o 53
suid 53,0
)
)
)
*214 (CptPort
uid 373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-45375,15000,-44625"
)
tg (CPTG
uid 375,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 376,0
sl 0
va (VaSet
)
xt "16000,-45500,19400,-44500"
st "REFCLK"
blo "16000,-44700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 377,0
va (VaSet
)
xt "44000,64000,59200,66000"
st "-- Reference clock for RGMII IODELAYs
REFCLK                    : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "REFCLK"
t "std_logic"
prec "-- Reference clock for RGMII IODELAYs"
preAdd 0
posAdd 0
o 54
suid 54,0
)
)
)
*215 (CptPort
uid 378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 381,0
sl 0
va (VaSet
)
xt "16000,18500,18800,19500"
st "RESET"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 382,0
va (VaSet
)
xt "44000,74000,57300,78000"
st "-- *** mod end

-- Asynchronous Reset
RESET                     : in     std_logic "
)
thePort (LogicalPort
decl (Decl
n "RESET"
t "std_logic"
prec "-- *** mod end

-- Asynchronous Reset"
preAdd 0
o 62
suid 55,0
)
)
)
*216 (CommentText
uid 605,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 606,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "42000,44000,57000,49000"
)
oxt "0,0,15000,5000"
text (MLText
uid 607,0
va (VaSet
fg "0,0,32768"
)
xt "42200,44200,56800,48200"
st "
-------------------------------------------------------------------------------
-- The entity declaration for the local link design.
-------------------------------------------------------------------------------
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
included 1
excludeCommentLeader 1
)
*217 (CptPort
uid 631,0
ps "OnEdgeStrategy"
shape (Triangle
uid 632,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-39375,15000,-38625"
)
tg (CPTG
uid 633,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 634,0
sl 0
va (VaSet
)
xt "16000,-39500,21400,-38500"
st "GMII_COL_0"
blo "16000,-38700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 635,0
va (VaSet
)
xt "44000,47000,58800,48000"
st "GMII_COL_0                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "GMII_COL_0"
t "std_logic"
o 39
suid 62,0
)
)
)
*218 (CptPort
uid 636,0
ps "OnEdgeStrategy"
shape (Triangle
uid 637,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-38375,15000,-37625"
)
tg (CPTG
uid 638,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 639,0
sl 0
va (VaSet
)
xt "16000,-38500,21500,-37500"
st "GMII_CRS_0"
blo "16000,-37700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 640,0
va (VaSet
)
xt "44000,48000,58900,49000"
st "GMII_CRS_0                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "GMII_CRS_0"
t "std_logic"
posAdd 0
o 40
suid 63,0
)
)
)
*219 (CptPort
uid 641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-31375,15000,-30625"
)
tg (CPTG
uid 643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 644,0
sl 0
va (VaSet
)
xt "16000,-31500,23500,-30500"
st "HOSTADDR : (9:0)"
blo "16000,-30700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 645,0
va (VaSet
)
xt "44000,58000,67300,59000"
st "HOSTADDR                  : in     std_logic_vector (9 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTADDR"
t "std_logic_vector"
b "(9 DOWNTO 0)"
o 48
suid 64,0
)
)
)
*220 (CptPort
uid 646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-35375,15000,-34625"
)
tg (CPTG
uid 648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 649,0
sl 0
va (VaSet
)
xt "16000,-35500,23400,-34500"
st "HOSTEMAC1SEL"
blo "16000,-34700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 650,0
va (VaSet
)
xt "44000,62000,60400,63000"
st "HOSTEMAC1SEL              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTEMAC1SEL"
t "std_logic"
o 52
suid 65,0
)
)
)
*221 (CptPort
uid 651,0
ps "OnEdgeStrategy"
shape (Triangle
uid 652,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-28375,15000,-27625"
)
tg (CPTG
uid 653,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 654,0
sl 0
va (VaSet
)
xt "16000,-28500,22300,-27500"
st "HOSTMIIMRDY"
blo "16000,-27700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 655,0
va (VaSet
)
xt "44000,60000,59800,61000"
st "HOSTMIIMRDY               : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTMIIMRDY"
t "std_logic"
o 50
suid 66,0
)
)
)
*222 (CptPort
uid 656,0
ps "OnEdgeStrategy"
shape (Triangle
uid 657,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-34375,15000,-33625"
)
tg (CPTG
uid 658,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 659,0
sl 0
va (VaSet
)
xt "16000,-34500,22200,-33500"
st "HOSTMIIMSEL"
blo "16000,-33700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 660,0
va (VaSet
)
xt "44000,57000,59400,58000"
st "HOSTMIIMSEL               : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTMIIMSEL"
t "std_logic"
o 47
suid 67,0
)
)
)
*223 (CptPort
uid 661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-33375,15000,-32625"
)
tg (CPTG
uid 663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 664,0
sl 0
va (VaSet
)
xt "16000,-33500,24700,-32500"
st "HOSTOPCODE : (1:0)"
blo "16000,-32700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 665,0
va (VaSet
)
xt "44000,54000,68100,56000"
st "-- Generic Host Interface
HOSTOPCODE                : in     std_logic_vector (1 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTOPCODE"
t "std_logic_vector"
b "(1 DOWNTO 0)"
prec "-- Generic Host Interface"
preAdd 0
o 45
suid 68,0
)
)
)
*224 (CptPort
uid 666,0
ps "OnEdgeStrategy"
shape (Triangle
uid 667,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-30375,15000,-29625"
)
tg (CPTG
uid 668,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 669,0
sl 0
va (VaSet
)
xt "16000,-30500,25000,-29500"
st "HOSTRDDATA : (31:0)"
blo "16000,-29700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 670,0
va (VaSet
)
xt "44000,61000,68700,62000"
st "HOSTRDDATA                : out    std_logic_vector (31 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "HOSTRDDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 51
suid 69,0
)
)
)
*225 (CptPort
uid 671,0
ps "OnEdgeStrategy"
shape (Triangle
uid 672,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-32375,15000,-31625"
)
tg (CPTG
uid 673,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 674,0
sl 0
va (VaSet
)
xt "16000,-32500,20000,-31500"
st "HOSTREQ"
blo "16000,-31700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 675,0
va (VaSet
)
xt "44000,56000,58500,57000"
st "HOSTREQ                   : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTREQ"
t "std_logic"
o 46
suid 70,0
)
)
)
*226 (CptPort
uid 676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-29375,15000,-28625"
)
tg (CPTG
uid 678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 679,0
sl 0
va (VaSet
)
xt "16000,-29500,25100,-28500"
st "HOSTWRDATA : (31:0)"
blo "16000,-28700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 680,0
va (VaSet
)
xt "44000,59000,68500,60000"
st "HOSTWRDATA                : in     std_logic_vector (31 DOWNTO 0) ;"
)
thePort (LogicalPort
decl (Decl
n "HOSTWRDATA"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 49
suid 71,0
)
)
)
*227 (CptPort
uid 681,0
ps "OnEdgeStrategy"
shape (Triangle
uid 682,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-32375,46750,-31625"
)
tg (CPTG
uid 683,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 684,0
sl 0
va (VaSet
)
xt "42100,-32500,45000,-31500"
st "MDC_0"
ju 2
blo "45000,-31700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 685,0
va (VaSet
)
xt "44000,49000,58100,51000"
st "-- MDIO Interface - EMAC0
MDC_0                     : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDC_0"
t "std_logic"
prec "-- MDIO Interface - EMAC0"
preAdd 0
o 41
suid 72,0
)
)
)
*228 (CptPort
uid 686,0
ps "OnEdgeStrategy"
shape (Triangle
uid 687,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-31375,46750,-30625"
)
tg (CPTG
uid 688,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 689,0
sl 0
va (VaSet
)
xt "41200,-31500,45000,-30500"
st "MDIO_0_I"
ju 2
blo "45000,-30700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 690,0
va (VaSet
)
xt "44000,51000,58100,52000"
st "MDIO_0_I                  : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "MDIO_0_I"
t "std_logic"
o 42
suid 73,0
)
)
)
*229 (CptPort
uid 691,0
ps "OnEdgeStrategy"
shape (Triangle
uid 692,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-30375,46750,-29625"
)
tg (CPTG
uid 693,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 694,0
sl 0
va (VaSet
)
xt "40800,-30500,45000,-29500"
st "MDIO_0_O"
ju 2
blo "45000,-29700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 695,0
va (VaSet
)
xt "44000,52000,58800,53000"
st "MDIO_0_O                  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_O"
t "std_logic"
o 43
suid 74,0
)
)
)
*230 (CptPort
uid 696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,-29375,46750,-28625"
)
tg (CPTG
uid 698,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 699,0
sl 0
va (VaSet
)
xt "41000,-29500,45000,-28500"
st "MDIO_0_T"
ju 2
blo "45000,-28700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 700,0
va (VaSet
)
xt "44000,53000,58600,54000"
st "MDIO_0_T                  : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "MDIO_0_T"
t "std_logic"
posAdd 0
o 44
suid 75,0
)
)
)
*231 (CptPort
uid 701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,-37375,15000,-36625"
)
tg (CPTG
uid 703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 704,0
sl 0
va (VaSet
)
xt "16000,-37500,22300,-36500"
st "MII_TX_CLK_0"
blo "16000,-36700"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 705,0
va (VaSet
)
xt "44000,46000,59300,47000"
st "MII_TX_CLK_0              : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "MII_TX_CLK_0"
t "std_logic"
o 38
suid 76,0
)
)
)
*232 (CptPort
uid 759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,16625,46750,17375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
sl 0
va (VaSet
)
xt "39900,16500,45000,17500"
st "rx_overflow"
ju 2
blo "45000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 763,0
va (VaSet
)
xt "44000,69000,58600,70000"
st "rx_overflow               : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_overflow"
t "std_logic"
o 57
suid 77,0
)
)
)
*233 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,17625,46750,18375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 767,0
sl 0
va (VaSet
)
xt "42500,17500,45000,18500"
st "tx_ack"
ju 2
blo "45000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 768,0
va (VaSet
)
xt "44000,70000,57500,71000"
st "tx_ack                    : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_ack"
t "std_logic"
o 58
suid 78,0
)
)
)
*234 (CptPort
uid 769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,18625,46750,19375"
)
tg (CPTG
uid 771,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 772,0
sl 0
va (VaSet
)
xt "40100,18500,45000,19500"
st "tx_collision"
ju 2
blo "45000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 773,0
va (VaSet
)
xt "44000,71000,58200,72000"
st "tx_collision              : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_collision"
t "std_logic"
o 59
suid 79,0
)
)
)
*235 (CptPort
uid 774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 775,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,19625,46750,20375"
)
tg (CPTG
uid 776,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 777,0
sl 0
va (VaSet
)
xt "37600,19500,45000,20500"
st "tx_fifo_stat : (3:0)"
ju 2
blo "45000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 778,0
va (VaSet
)
xt "44000,66000,66700,68000"
st "-- *** mod start
tx_fifo_stat              : out    std_logic_vector (3 DOWNTO 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_fifo_stat"
t "std_logic_vector"
b "(3 DOWNTO 0)"
prec "-- *** mod start"
preAdd 0
o 55
suid 80,0
)
)
)
*236 (CptPort
uid 779,0
ps "OnEdgeStrategy"
shape (Triangle
uid 780,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,20625,46750,21375"
)
tg (CPTG
uid 781,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 782,0
sl 0
va (VaSet
)
xt "39900,20500,45000,21500"
st "tx_overflow"
ju 2
blo "45000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 783,0
va (VaSet
)
xt "44000,68000,58600,69000"
st "tx_overflow               : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_overflow"
t "std_logic"
o 56
suid 81,0
)
)
)
*237 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,21625,46750,22375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 787,0
sl 0
va (VaSet
)
xt "39500,21500,45000,22500"
st "tx_retransmit"
ju 2
blo "45000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 788,0
va (VaSet
)
xt "44000,72000,58600,73000"
st "tx_retransmit             : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_retransmit"
t "std_logic"
posAdd 0
o 60
suid 82,0
)
)
)
*238 (CptPort
uid 895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 896,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,22625,46750,23375"
)
tg (CPTG
uid 897,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 898,0
sl 0
va (VaSet
)
xt "39200,22500,45000,23500"
st "rx_goodframe"
ju 2
blo "45000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 899,0
va (VaSet
)
xt "44000,73000,59100,74000"
st "rx_goodframe              : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_goodframe"
t "std_logic"
o 61
suid 83,0
)
)
)
]
shape (Rectangle
uid 971,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,-49000,46000,35000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "15700,-15000,21100,-14000"
st "ethernet_v4"
blo "15700,-14200"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "15700,-14000,24300,-13000"
st "eth_gmii16_locallink"
blo "15700,-13200"
)
)
gi *239 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "-91000,-50000,-82900,-49000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
selT 0
)
portVis (PortSigDisplay
selT 0
)
)
*240 (Grouping
uid 16,0
optionalChildren [
*241 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42100,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*242 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*243 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*244 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*245 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*246 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*247 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*248 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*249 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*250 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,48000,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *251 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*252 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*253 (MLText
uid 50,0
va (VaSet
)
xt "0,900,10700,5900"
st "library unisim;
use unisim.vcomponents.all;

library ieee;
use ieee.std_logic_1164.all;"
tm "PackageList"
)
]
)
windowSize "133,78,1148,768"
viewArea "14874,10396,48138,32236"
cachedDiagramExtent "-91000,-50000,71600,79000"
hasePageBreakOrigin 1
pageBreakOrigin "-92000,-51000"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *254 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *255 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,78000,44100,79000"
st "User:"
blo "42000,78800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,79000,44000,79000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 994,0
activeModelName "Symbol"
)
