// Seed: 1122662369
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3
);
  logic   id_4;
  supply0 id_5;
  type_17(
      1, 1'b0, id_2
  );
  assign id_3[1] = {1, id_5[1]};
  logic id_6;
  type_19 id_7 (
      .id_0(1),
      .id_1(id_2),
      .id_2("")
  );
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_11 = 1;
  assign #id_12 id_10 = 1;
  logic id_13;
endmodule
