Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 7a954f10885e4036924162acd523c0e6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUTB_behav xil_defaultlib.ALUTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.dif
Compiling module xil_defaultlib.inc
Compiling module xil_defaultlib.mul
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.exp
Compiling module xil_defaultlib.mod
Compiling module xil_defaultlib.land
Compiling module xil_defaultlib.lor
Compiling module xil_defaultlib.lxor
Compiling module xil_defaultlib.left
Compiling module xil_defaultlib.right
Compiling module xil_defaultlib.lnand
Compiling module xil_defaultlib.lnor
Compiling module xil_defaultlib.lxnor
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.mux41
Compiling module xil_defaultlib.mux16to1
Compiling module xil_defaultlib.ALUST
Compiling module xil_defaultlib.ALUTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUTB_behav
