Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Fri Dec 14 11:46:31 2018
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-862.9.1.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (16249868KB)
OS:      Red Hat Enterprise Linux Server release 7.5 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {collision.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {counter_one.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {counter_two.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {top_level.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {collision-behaviour.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {counter_one-behaviour_counter_one.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {counter_two-behaviour.vhd}
@file(syn2.tcl) 19: read_hdl -vhdl {top_level-behaviour.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {counter_two_behaviour_counter_two_cfg.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {counter_one_behaviour_counter_one_cfg.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {collision_behaviour_collision_cfg.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {top_level_behaviour_top_level_cfg.vhd}
@file(syn2.tcl) 26: elaborate top_level_behaviour_top_level_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'top_level' from file '../../../VHDL/top_level.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour_top_level' for entity 'top_level'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour_collision' for entity 'collision'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'col' in module 'collision' in file '../../../VHDL/collision-behaviour.vhd' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'max_counter_value' in module 'collision' in file '../../../VHDL/collision-behaviour.vhd' on line 64.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'inputvector_x' in module 'collision' in file '../../../VHDL/collision-behaviour.vhd' on line 148.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'inputvector_y' in module 'collision' in file '../../../VHDL/collision-behaviour.vhd' on line 148.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour_counter_one' for entity 'counter_one'.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'count_inside' in module 'counter_one' in file '../../../VHDL/counter_one-behaviour_counter_one.vhd' on line 19.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour_counter_two' for entity 'counter_two'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'top_level'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            13             15                                      elaborate
@file(syn2.tcl) 30: dc::create_clock -name clk -period 40 -waveform {0 20} [dc::get_ports clk]
@file(syn2.tcl) 31: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 32: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 33: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 34: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 37: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'top_level' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'top_level'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'top_level'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_302'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_302'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_301'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_301'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'top_level'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'top_level' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'top_level' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   592 ps
Target path end-point (Pin: L1/state_reg[0]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                10285        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               592    13386             40000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   392 ps
Target path end-point (Pin: L1/state_reg[0]/D (DFND1BWP7T/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               10355        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               392    13321             40000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'top_level'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'top_level' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 10355        0         0         0        0
 const_prop                10355        0         0         0        0
 simp_cc_inputs            10346        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                10346        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  10346        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  10346        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 10346        0         0         0        0
 merge_bi                  10339        0         0         0        0
 rem_inv_qb                10324        0         0         0        0
 gate_comp                 10309        0         0         0        0
 glob_area                 10306        0         0         0        0
 area_down                 10304        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         1  (        1 /        1 )  0.01
      rem_inv_qb        19  (        2 /        2 )  0.03
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        21  (        2 /        2 )  0.13
       gcomp_mog         2  (        0 /        0 )  0.04
       glob_area        29  (        1 /       29 )  0.01
       area_down         6  (        1 /        1 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        16  (        0 /        0 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                10304        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  10304        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 10304        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb        16  (        0 /        0 )  0.02
        io_phase         0  (        0 /        0 )  0.00
       gate_comp        19  (        0 /        0 )  0.12
       gcomp_mog         2  (        0 /        0 )  0.04
       glob_area        29  (        0 /       29 )  0.01
       area_down         5  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'top_level'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            23             19            0.0 ps        13322.3 ps  synthesize
@file(syn2.tcl) 42: ungroup -all -flat
@file(syn2.tcl) 43: insert_tiehilo_cells
  Setting attribute of design 'top_level': 'pias_in_map' = false
@file(syn2.tcl) 44: write_hdl -mapped > ../out/top_level.v
@file(syn2.tcl) 45: write_sdf > ../out/top_level.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn2.tcl) 46: write_sdc > ../out/top_level.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn2.tcl) 48: report timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 14 2018  11:47:07 am
  Module:                 top_level
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (13322 ps) Setup Check with Pin L1_state_reg[0]/CPN->D
          Group: clk
     Startpoint: (R) L2_count_inside_reg[2]/CP
          Clock: (R) clk
       Endpoint: (F) L1_state_reg[0]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+   20000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   20000            0     
                                              
             Setup:-     178                  
     Required Time:=   19822                  
      Launch Clock:-       0                  
         Data Path:-    6500                  
             Slack:=   13322                  

#-----------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell       Fanout Load Trans Delay Arrival 
#                                                                      (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------------
  L2_count_inside_reg[2]/CP -       -      R     (arrival)          28    -     0     -       0 
  L2_count_inside_reg[2]/Q  -       CP->Q  R     DFQD1BWP7T         11 42.2   366   490     490 
  L1_g29601/ZN              -       I->ZN  F     INVD1BWP7T          4 16.0   135   123     614 
  L1_g29579/ZN              -       A2->ZN R     NR2D1BWP7T         13 42.2   744   480    1094 
  L1_g29568/ZN              -       I->ZN  F     INVD1BWP7T          4 17.3   204   161    1254 
  L1_g29557/ZN              -       A2->ZN R     NR2D1BWP7T         17 48.3   839   545    1799 
  L1_g29257/ZN              -       C1->ZN F     AOI222D0BWP7T       1  2.6   343   292    2091 
  L1_g29222/ZN              -       A2->ZN R     ND4D0BWP7T          1  2.7   170   179    2270 
  L1_g29168/ZN              -       C->ZN  F     AOI221D0BWP7T       1  2.6   260   110    2380 
  L1_g29125/Z               -       A1->Z  F     AN3D1BWP7T          4 12.4   100   253    2634 
  L1_g29078/ZN              -       A1->ZN F     IND2D1BWP7T         4 13.4   175   220    2854 
  L1_g29057/ZN              -       A2->ZN R     AOI21D0BWP7T        2  6.8   372   268    3121 
  L1_g29035/ZN              -       A1->ZN F     NR2D1BWP7T          3  9.3   140   100    3221 
  L1_g29002/ZN              -       A1->ZN R     ND2D1BWP7T          3  9.6   130   111    3332 
  L1_g28980/ZN              -       A1->ZN F     NR2D1BWP7T          3  7.5   118    68    3399 
  L1_g28973/ZN              -       B->ZN  R     AOI21D0BWP7T        2  6.0   357   284    3683 
  L1_g28962/Z               -       A1->Z  R     OR2D1BWP7T          2  7.2   100   206    3889 
  L1_g28957/Z               -       B->Z   R     OA21D0BWP7T         2  7.3   169   244    4133 
  L1_g28953/Z               -       B->Z   R     OA21D0BWP7T         2  5.8   147   243    4376 
  L1_g28949/ZN              -       A1->ZN R     INR2XD0BWP7T        1  2.7   121   172    4548 
  L1_g28946/ZN              -       A1->ZN F     AOI222D0BWP7T       1  3.1   245   104    4652 
  L1_g28943/Z               -       B->Z   F     OA211D0BWP7T        1  3.8   102   257    4909 
  L1_g28942/ZN              -       C->ZN  R     AOI211XD0BWP7T      1  2.5   250   246    5156 
  L1_g28941/ZN              -       A1->ZN F     ND4D0BWP7T          1  2.7   210   166    5322 
  L1_g28940/ZN              -       C->ZN  R     AOI221D0BWP7T       1  3.3   555   536    5858 
  L1_g28939/ZN              -       A1->ZN F     NR4D0BWP7T          2  5.2   194   159    6018 
  L1_g28937/ZN              -       A1->ZN R     AOI22D0BWP7T        1  2.5   277   196    6214 
  L1_g28936/Z               -       A1->Z  R     OR2D0BWP7T          1  2.4    85   157    6370 
  L1_g28933/ZN              -       A1->ZN F     AOI31D0BWP7T        1  4.1   263   130    6500 
  L1_state_reg[0]/D         <<<     -      F     DFND1BWP7T          1    -     -     0    6500 
#-----------------------------------------------------------------------------------------------

@file(syn2.tcl) 49: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 14 2018  11:47:07 am
  Module:                 top_level
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                     
     Gate       Instances    Area         Library      
-------------------------------------------------------
AN2D0BWP7T              2     21.952    tcb018gbwp7twc 
AN2D1BWP7T              3     32.928    tcb018gbwp7twc 
AN2D4BWP7T              1     26.342    tcb018gbwp7twc 
AN3D1BWP7T              4     52.685    tcb018gbwp7twc 
AO211D0BWP7T            2     30.733    tcb018gbwp7twc 
AO21D0BWP7T             3     39.514    tcb018gbwp7twc 
AO22D0BWP7T             6    105.370    tcb018gbwp7twc 
AOI211D1BWP7T           5     65.856    tcb018gbwp7twc 
AOI211XD0BWP7T          6     79.027    tcb018gbwp7twc 
AOI21D0BWP7T            8     87.808    tcb018gbwp7twc 
AOI221D0BWP7T          40    702.464    tcb018gbwp7twc 
AOI222D0BWP7T          35    691.488    tcb018gbwp7twc 
AOI22D0BWP7T          188   2476.186    tcb018gbwp7twc 
AOI31D0BWP7T            3     39.514    tcb018gbwp7twc 
AOI33D1BWP7T            2     39.514    tcb018gbwp7twc 
CKAN2D1BWP7T            1     10.976    tcb018gbwp7twc 
CKND1BWP7T              3     19.757    tcb018gbwp7twc 
CKND2D0BWP7T            2     17.562    tcb018gbwp7twc 
CKND2D1BWP7T            6     52.685    tcb018gbwp7twc 
CKXOR2D1BWP7T           1     19.757    tcb018gbwp7twc 
DFD0BWP7T              16    702.464    tcb018gbwp7twc 
DFKCND1BWP7T            1     48.294    tcb018gbwp7twc 
DFKCNQD1BWP7T           1     43.904    tcb018gbwp7twc 
DFND1BWP7T              6    263.424    tcb018gbwp7twc 
DFQD1BWP7T              4    166.835    tcb018gbwp7twc 
IAO21D0BWP7T            2     26.342    tcb018gbwp7twc 
IND2D1BWP7T            18    197.568    tcb018gbwp7twc 
IND3D1BWP7T             1     13.171    tcb018gbwp7twc 
IND4D0BWP7T             1     15.366    tcb018gbwp7twc 
INR2D0BWP7T             1     10.976    tcb018gbwp7twc 
INR2D1BWP7T             8     87.808    tcb018gbwp7twc 
INR2XD0BWP7T            2     21.952    tcb018gbwp7twc 
INR3D0BWP7T             1     15.366    tcb018gbwp7twc 
INVD0BWP7T             12     79.027    tcb018gbwp7twc 
INVD1BWP7T             23    151.469    tcb018gbwp7twc 
INVD4BWP7T             16    245.862    tcb018gbwp7twc 
IOA21D1BWP7T           10    131.712    tcb018gbwp7twc 
MAOI222D1BWP7T          8    140.493    tcb018gbwp7twc 
MAOI22D0BWP7T          40    614.656    tcb018gbwp7twc 
MOAI22D0BWP7T          11    169.030    tcb018gbwp7twc 
MUX2ND0BWP7T            1     17.562    tcb018gbwp7twc 
ND2D1BWP7T             30    263.424    tcb018gbwp7twc 
ND3D0BWP7T             31    340.256    tcb018gbwp7twc 
ND4D0BWP7T             42    553.190    tcb018gbwp7twc 
NR2D0BWP7T              2     17.562    tcb018gbwp7twc 
NR2D1BWP7T             37    324.890    tcb018gbwp7twc 
NR2XD0BWP7T            24    210.739    tcb018gbwp7twc 
NR3D0BWP7T              4     43.904    tcb018gbwp7twc 
NR4D0BWP7T              1     13.171    tcb018gbwp7twc 
OA211D0BWP7T            1     17.562    tcb018gbwp7twc 
OA21D0BWP7T             8    105.370    tcb018gbwp7twc 
OA221D0BWP7T            1     19.757    tcb018gbwp7twc 
OAI211D1BWP7T           3     39.514    tcb018gbwp7twc 
OAI21D0BWP7T           23    252.448    tcb018gbwp7twc 
OAI221D0BWP7T           2     35.123    tcb018gbwp7twc 
OAI22D0BWP7T            2     26.342    tcb018gbwp7twc 
OAI31D0BWP7T            1     13.171    tcb018gbwp7twc 
OAI32D1BWP7T            2     35.123    tcb018gbwp7twc 
OAI33D1BWP7T            1     19.757    tcb018gbwp7twc 
OR2D0BWP7T              1     10.976    tcb018gbwp7twc 
OR2D1BWP7T             10    109.760    tcb018gbwp7twc 
OR4D1BWP7T              1     17.562    tcb018gbwp7twc 
XNR2D1BWP7T             3     59.270    tcb018gbwp7twc 
-------------------------------------------------------
total                 734  10304.269                   


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential            28  1224.922   11.9 
inverter              54   496.115    4.8 
logic                652  8583.232   83.3 
physical_cells         0     0.000    0.0 
------------------------------------------
total                734 10304.269  100.0 

@file(syn2.tcl) 51: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 431 days old.
Normal exit.
