#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9af7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9af950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9a22d0 .functor NOT 1, L_0x9feaf0, C4<0>, C4<0>, C4<0>;
L_0x9fe8d0 .functor XOR 2, L_0x9fe790, L_0x9fe830, C4<00>, C4<00>;
L_0x9fe9e0 .functor XOR 2, L_0x9fe8d0, L_0x9fe940, C4<00>, C4<00>;
v0x9fa260_0 .net *"_ivl_10", 1 0, L_0x9fe940;  1 drivers
v0x9fa360_0 .net *"_ivl_12", 1 0, L_0x9fe9e0;  1 drivers
v0x9fa440_0 .net *"_ivl_2", 1 0, L_0x9fe6f0;  1 drivers
v0x9fa500_0 .net *"_ivl_4", 1 0, L_0x9fe790;  1 drivers
v0x9fa5e0_0 .net *"_ivl_6", 1 0, L_0x9fe830;  1 drivers
v0x9fa710_0 .net *"_ivl_8", 1 0, L_0x9fe8d0;  1 drivers
v0x9fa7f0_0 .net "a", 0 0, v0x9f70f0_0;  1 drivers
v0x9fa890_0 .net "b", 0 0, v0x9f7190_0;  1 drivers
v0x9fa930_0 .net "c", 0 0, v0x9f7230_0;  1 drivers
v0x9fa9d0_0 .var "clk", 0 0;
v0x9faa70_0 .net "d", 0 0, v0x9f7370_0;  1 drivers
v0x9fab10_0 .net "out_pos_dut", 0 0, L_0x9fe310;  1 drivers
v0x9fabb0_0 .net "out_pos_ref", 0 0, L_0x9fc0e0;  1 drivers
v0x9fac50_0 .net "out_sop_dut", 0 0, L_0x9fd730;  1 drivers
v0x9facf0_0 .net "out_sop_ref", 0 0, L_0x9d18a0;  1 drivers
v0x9fad90_0 .var/2u "stats1", 223 0;
v0x9fae30_0 .var/2u "strobe", 0 0;
v0x9faed0_0 .net "tb_match", 0 0, L_0x9feaf0;  1 drivers
v0x9fafa0_0 .net "tb_mismatch", 0 0, L_0x9a22d0;  1 drivers
v0x9fb040_0 .net "wavedrom_enable", 0 0, v0x9f7640_0;  1 drivers
v0x9fb110_0 .net "wavedrom_title", 511 0, v0x9f76e0_0;  1 drivers
L_0x9fe6f0 .concat [ 1 1 0 0], L_0x9fc0e0, L_0x9d18a0;
L_0x9fe790 .concat [ 1 1 0 0], L_0x9fc0e0, L_0x9d18a0;
L_0x9fe830 .concat [ 1 1 0 0], L_0x9fe310, L_0x9fd730;
L_0x9fe940 .concat [ 1 1 0 0], L_0x9fc0e0, L_0x9d18a0;
L_0x9feaf0 .cmp/eeq 2, L_0x9fe6f0, L_0x9fe9e0;
S_0x9afae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x9af950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9a26b0 .functor AND 1, v0x9f7230_0, v0x9f7370_0, C4<1>, C4<1>;
L_0x9a2a90 .functor NOT 1, v0x9f70f0_0, C4<0>, C4<0>, C4<0>;
L_0x9a2e70 .functor NOT 1, v0x9f7190_0, C4<0>, C4<0>, C4<0>;
L_0x9a30f0 .functor AND 1, L_0x9a2a90, L_0x9a2e70, C4<1>, C4<1>;
L_0x9ba460 .functor AND 1, L_0x9a30f0, v0x9f7230_0, C4<1>, C4<1>;
L_0x9d18a0 .functor OR 1, L_0x9a26b0, L_0x9ba460, C4<0>, C4<0>;
L_0x9fb560 .functor NOT 1, v0x9f7190_0, C4<0>, C4<0>, C4<0>;
L_0x9fb5d0 .functor OR 1, L_0x9fb560, v0x9f7370_0, C4<0>, C4<0>;
L_0x9fb6e0 .functor AND 1, v0x9f7230_0, L_0x9fb5d0, C4<1>, C4<1>;
L_0x9fb7a0 .functor NOT 1, v0x9f70f0_0, C4<0>, C4<0>, C4<0>;
L_0x9fb870 .functor OR 1, L_0x9fb7a0, v0x9f7190_0, C4<0>, C4<0>;
L_0x9fb8e0 .functor AND 1, L_0x9fb6e0, L_0x9fb870, C4<1>, C4<1>;
L_0x9fba60 .functor NOT 1, v0x9f7190_0, C4<0>, C4<0>, C4<0>;
L_0x9fbad0 .functor OR 1, L_0x9fba60, v0x9f7370_0, C4<0>, C4<0>;
L_0x9fb9f0 .functor AND 1, v0x9f7230_0, L_0x9fbad0, C4<1>, C4<1>;
L_0x9fbc60 .functor NOT 1, v0x9f70f0_0, C4<0>, C4<0>, C4<0>;
L_0x9fbd60 .functor OR 1, L_0x9fbc60, v0x9f7370_0, C4<0>, C4<0>;
L_0x9fbe20 .functor AND 1, L_0x9fb9f0, L_0x9fbd60, C4<1>, C4<1>;
L_0x9fbfd0 .functor XNOR 1, L_0x9fb8e0, L_0x9fbe20, C4<0>, C4<0>;
v0x9a1c00_0 .net *"_ivl_0", 0 0, L_0x9a26b0;  1 drivers
v0x9a2000_0 .net *"_ivl_12", 0 0, L_0x9fb560;  1 drivers
v0x9a23e0_0 .net *"_ivl_14", 0 0, L_0x9fb5d0;  1 drivers
v0x9a27c0_0 .net *"_ivl_16", 0 0, L_0x9fb6e0;  1 drivers
v0x9a2ba0_0 .net *"_ivl_18", 0 0, L_0x9fb7a0;  1 drivers
v0x9a2f80_0 .net *"_ivl_2", 0 0, L_0x9a2a90;  1 drivers
v0x9a3200_0 .net *"_ivl_20", 0 0, L_0x9fb870;  1 drivers
v0x9f5660_0 .net *"_ivl_24", 0 0, L_0x9fba60;  1 drivers
v0x9f5740_0 .net *"_ivl_26", 0 0, L_0x9fbad0;  1 drivers
v0x9f5820_0 .net *"_ivl_28", 0 0, L_0x9fb9f0;  1 drivers
v0x9f5900_0 .net *"_ivl_30", 0 0, L_0x9fbc60;  1 drivers
v0x9f59e0_0 .net *"_ivl_32", 0 0, L_0x9fbd60;  1 drivers
v0x9f5ac0_0 .net *"_ivl_36", 0 0, L_0x9fbfd0;  1 drivers
L_0x7fe308a88018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9f5b80_0 .net *"_ivl_38", 0 0, L_0x7fe308a88018;  1 drivers
v0x9f5c60_0 .net *"_ivl_4", 0 0, L_0x9a2e70;  1 drivers
v0x9f5d40_0 .net *"_ivl_6", 0 0, L_0x9a30f0;  1 drivers
v0x9f5e20_0 .net *"_ivl_8", 0 0, L_0x9ba460;  1 drivers
v0x9f5f00_0 .net "a", 0 0, v0x9f70f0_0;  alias, 1 drivers
v0x9f5fc0_0 .net "b", 0 0, v0x9f7190_0;  alias, 1 drivers
v0x9f6080_0 .net "c", 0 0, v0x9f7230_0;  alias, 1 drivers
v0x9f6140_0 .net "d", 0 0, v0x9f7370_0;  alias, 1 drivers
v0x9f6200_0 .net "out_pos", 0 0, L_0x9fc0e0;  alias, 1 drivers
v0x9f62c0_0 .net "out_sop", 0 0, L_0x9d18a0;  alias, 1 drivers
v0x9f6380_0 .net "pos0", 0 0, L_0x9fb8e0;  1 drivers
v0x9f6440_0 .net "pos1", 0 0, L_0x9fbe20;  1 drivers
L_0x9fc0e0 .functor MUXZ 1, L_0x7fe308a88018, L_0x9fb8e0, L_0x9fbfd0, C4<>;
S_0x9f65c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x9af950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x9f70f0_0 .var "a", 0 0;
v0x9f7190_0 .var "b", 0 0;
v0x9f7230_0 .var "c", 0 0;
v0x9f72d0_0 .net "clk", 0 0, v0x9fa9d0_0;  1 drivers
v0x9f7370_0 .var "d", 0 0;
v0x9f7460_0 .var/2u "fail", 0 0;
v0x9f7500_0 .var/2u "fail1", 0 0;
v0x9f75a0_0 .net "tb_match", 0 0, L_0x9feaf0;  alias, 1 drivers
v0x9f7640_0 .var "wavedrom_enable", 0 0;
v0x9f76e0_0 .var "wavedrom_title", 511 0;
E_0x9ae130/0 .event negedge, v0x9f72d0_0;
E_0x9ae130/1 .event posedge, v0x9f72d0_0;
E_0x9ae130 .event/or E_0x9ae130/0, E_0x9ae130/1;
S_0x9f68f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x9f65c0;
 .timescale -12 -12;
v0x9f6b30_0 .var/2s "i", 31 0;
E_0x9adfd0 .event posedge, v0x9f72d0_0;
S_0x9f6c30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x9f65c0;
 .timescale -12 -12;
v0x9f6e30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x9f6f10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x9f65c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x9f78c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x9af950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9fc290 .functor NOT 1, v0x9f70f0_0, C4<0>, C4<0>, C4<0>;
L_0x9fc320 .functor NOT 1, v0x9f7190_0, C4<0>, C4<0>, C4<0>;
L_0x9fc4c0 .functor AND 1, L_0x9fc290, L_0x9fc320, C4<1>, C4<1>;
L_0x9fc5d0 .functor NOT 1, v0x9f7230_0, C4<0>, C4<0>, C4<0>;
L_0x9fc780 .functor AND 1, L_0x9fc4c0, L_0x9fc5d0, C4<1>, C4<1>;
L_0x9fc890 .functor AND 1, L_0x9fc780, v0x9f7370_0, C4<1>, C4<1>;
L_0x9fcaa0 .functor NOT 1, v0x9f70f0_0, C4<0>, C4<0>, C4<0>;
L_0x9fcc20 .functor NOT 1, v0x9f7190_0, C4<0>, C4<0>, C4<0>;
L_0x9fcce0 .functor AND 1, L_0x9fcaa0, L_0x9fcc20, C4<1>, C4<1>;
L_0x9fcdf0 .functor AND 1, L_0x9fcce0, v0x9f7230_0, C4<1>, C4<1>;
L_0x9fcf10 .functor NOT 1, v0x9f7370_0, C4<0>, C4<0>, C4<0>;
L_0x9fcf80 .functor AND 1, L_0x9fcdf0, L_0x9fcf10, C4<1>, C4<1>;
L_0x9fd0b0 .functor OR 1, L_0x9fc890, L_0x9fcf80, C4<0>, C4<0>;
L_0x9fd1c0 .functor NOT 1, v0x9f70f0_0, C4<0>, C4<0>, C4<0>;
L_0x9fd040 .functor AND 1, L_0x9fd1c0, v0x9f7190_0, C4<1>, C4<1>;
L_0x9fd300 .functor NOT 1, v0x9f7230_0, C4<0>, C4<0>, C4<0>;
L_0x9fd400 .functor AND 1, L_0x9fd040, L_0x9fd300, C4<1>, C4<1>;
L_0x9fd510 .functor NOT 1, v0x9f7370_0, C4<0>, C4<0>, C4<0>;
L_0x9fd620 .functor AND 1, L_0x9fd400, L_0x9fd510, C4<1>, C4<1>;
L_0x9fd730 .functor OR 1, L_0x9fd0b0, L_0x9fd620, C4<0>, C4<0>;
L_0x9fd940 .functor NOT 1, v0x9f7370_0, C4<0>, C4<0>, C4<0>;
L_0x9fdb40 .functor NOT 1, v0x9f7230_0, C4<0>, C4<0>, C4<0>;
L_0x9fde50 .functor AND 1, L_0x9fdaa0, L_0x9fdf60, C4<1>, C4<1>;
L_0x9fe130 .functor NOT 1, v0x9f7190_0, C4<0>, C4<0>, C4<0>;
L_0x9fe310 .functor AND 1, L_0x9fde50, L_0x9fe510, C4<1>, C4<1>;
v0x9f7a80_0 .net *"_ivl_0", 0 0, L_0x9fc290;  1 drivers
v0x9f7b60_0 .net *"_ivl_10", 0 0, L_0x9fc890;  1 drivers
v0x9f7c40_0 .net *"_ivl_12", 0 0, L_0x9fcaa0;  1 drivers
v0x9f7d30_0 .net *"_ivl_14", 0 0, L_0x9fcc20;  1 drivers
v0x9f7e10_0 .net *"_ivl_16", 0 0, L_0x9fcce0;  1 drivers
v0x9f7f40_0 .net *"_ivl_18", 0 0, L_0x9fcdf0;  1 drivers
v0x9f8020_0 .net *"_ivl_2", 0 0, L_0x9fc320;  1 drivers
v0x9f8100_0 .net *"_ivl_20", 0 0, L_0x9fcf10;  1 drivers
v0x9f81e0_0 .net *"_ivl_22", 0 0, L_0x9fcf80;  1 drivers
v0x9f8350_0 .net *"_ivl_24", 0 0, L_0x9fd0b0;  1 drivers
v0x9f8430_0 .net *"_ivl_26", 0 0, L_0x9fd1c0;  1 drivers
v0x9f8510_0 .net *"_ivl_28", 0 0, L_0x9fd040;  1 drivers
v0x9f85f0_0 .net *"_ivl_30", 0 0, L_0x9fd300;  1 drivers
v0x9f86d0_0 .net *"_ivl_32", 0 0, L_0x9fd400;  1 drivers
v0x9f87b0_0 .net *"_ivl_34", 0 0, L_0x9fd510;  1 drivers
v0x9f8890_0 .net *"_ivl_36", 0 0, L_0x9fd620;  1 drivers
v0x9f8970_0 .net *"_ivl_4", 0 0, L_0x9fc4c0;  1 drivers
v0x9f8b60_0 .net *"_ivl_40", 0 0, L_0x9fd580;  1 drivers
v0x9f8c40_0 .net *"_ivl_42", 0 0, L_0x9fd9b0;  1 drivers
v0x9f8d20_0 .net *"_ivl_44", 0 0, L_0x9fd940;  1 drivers
v0x9f8e00_0 .net *"_ivl_46", 0 0, L_0x9fdaa0;  1 drivers
v0x9f8ee0_0 .net *"_ivl_48", 0 0, L_0x9fdc50;  1 drivers
v0x9f8fc0_0 .net *"_ivl_50", 0 0, L_0x9fdb40;  1 drivers
v0x9f90a0_0 .net *"_ivl_52", 0 0, L_0x9fddb0;  1 drivers
v0x9f9180_0 .net *"_ivl_54", 0 0, L_0x9fdf60;  1 drivers
v0x9f9260_0 .net *"_ivl_56", 0 0, L_0x9fde50;  1 drivers
v0x9f9340_0 .net *"_ivl_58", 0 0, L_0x9fe130;  1 drivers
v0x9f9420_0 .net *"_ivl_6", 0 0, L_0x9fc5d0;  1 drivers
v0x9f9500_0 .net *"_ivl_60", 0 0, L_0x9fe270;  1 drivers
v0x9f95e0_0 .net *"_ivl_62", 0 0, L_0x9fe3d0;  1 drivers
v0x9f96c0_0 .net *"_ivl_64", 0 0, L_0x9fe510;  1 drivers
v0x9f97a0_0 .net *"_ivl_8", 0 0, L_0x9fc780;  1 drivers
v0x9f9880_0 .net "a", 0 0, v0x9f70f0_0;  alias, 1 drivers
v0x9f9b30_0 .net "b", 0 0, v0x9f7190_0;  alias, 1 drivers
v0x9f9c20_0 .net "c", 0 0, v0x9f7230_0;  alias, 1 drivers
v0x9f9d10_0 .net "d", 0 0, v0x9f7370_0;  alias, 1 drivers
v0x9f9e00_0 .net "out_pos", 0 0, L_0x9fe310;  alias, 1 drivers
v0x9f9ec0_0 .net "out_sop", 0 0, L_0x9fd730;  alias, 1 drivers
L_0x9fd580 .arith/sum 1, v0x9f70f0_0, v0x9f7190_0;
L_0x9fd9b0 .arith/sum 1, L_0x9fd580, v0x9f7230_0;
L_0x9fdaa0 .arith/sum 1, L_0x9fd9b0, L_0x9fd940;
L_0x9fdc50 .arith/sum 1, v0x9f70f0_0, v0x9f7190_0;
L_0x9fddb0 .arith/sum 1, L_0x9fdc50, L_0x9fdb40;
L_0x9fdf60 .arith/sum 1, L_0x9fddb0, v0x9f7370_0;
L_0x9fe270 .arith/sum 1, v0x9f70f0_0, L_0x9fe130;
L_0x9fe3d0 .arith/sum 1, L_0x9fe270, v0x9f7230_0;
L_0x9fe510 .arith/sum 1, L_0x9fe3d0, v0x9f7370_0;
S_0x9fa040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x9af950;
 .timescale -12 -12;
E_0x9979f0 .event anyedge, v0x9fae30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9fae30_0;
    %nor/r;
    %assign/vec4 v0x9fae30_0, 0;
    %wait E_0x9979f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9f65c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9f7460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9f7500_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9f65c0;
T_4 ;
    %wait E_0x9ae130;
    %load/vec4 v0x9f75a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9f7460_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x9f65c0;
T_5 ;
    %wait E_0x9adfd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %wait E_0x9adfd0;
    %load/vec4 v0x9f7460_0;
    %store/vec4 v0x9f7500_0, 0, 1;
    %fork t_1, S_0x9f68f0;
    %jmp t_0;
    .scope S_0x9f68f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9f6b30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9f6b30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9adfd0;
    %load/vec4 v0x9f6b30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f6b30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9f6b30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x9f65c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9ae130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x9f7370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x9f7190_0, 0;
    %assign/vec4 v0x9f70f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x9f7460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x9f7500_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9af950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9fa9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9fae30_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x9af950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9fa9d0_0;
    %inv;
    %store/vec4 v0x9fa9d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x9af950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9f72d0_0, v0x9fafa0_0, v0x9fa7f0_0, v0x9fa890_0, v0x9fa930_0, v0x9faa70_0, v0x9facf0_0, v0x9fac50_0, v0x9fabb0_0, v0x9fab10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x9af950;
T_9 ;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x9af950;
T_10 ;
    %wait E_0x9ae130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9fad90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
    %load/vec4 v0x9faed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9fad90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9facf0_0;
    %load/vec4 v0x9facf0_0;
    %load/vec4 v0x9fac50_0;
    %xor;
    %load/vec4 v0x9facf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9fabb0_0;
    %load/vec4 v0x9fabb0_0;
    %load/vec4 v0x9fab10_0;
    %xor;
    %load/vec4 v0x9fabb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x9fad90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fad90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
