#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep 11 15:03:30 2025
# Process ID         : 9116
# Current directory  : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16104 C:\Users\Varada Govind\Documents\Coding\Verilog\Combinational Logic\1-Bit Full Adder\1-Bit Full Adder.xpr
# Log file           : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/vivado.log
# Journal file       : C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder\vivado.jou
# Running On         : AsusTuf-A16
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 7735HS with Radeon Graphics        
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16366 MB
# Swap memory        : 6979 MB
# Total Virtual      : 23345 MB
# Available Virtual  : 13298 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder'
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/1-Bit Full Adder/1-Bit Full Adder.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.727 ; gain = 34.586
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 15:08:59 2025...
