#!/bin/sed -f
#dlp_hrq
s/c_dlp_hrq_reset_bank_id_idx/c_reset_dlp_hrq_bank_id_idx/g
s/c_dlp_hrq_reset_bank_id_val/c_reset_dlp_hrq_bank_id_val/g
s/c_dlp_hrq_reset_crc_fifo_ack/c_reset_dlp_hrq_crc_fifo_ack/g
s/c_dlp_hrq_reset_crc_fifo_frame/c_reset_dlp_hrq_crc_fifo_frame/g
s/c_dlp_hrq_reset_crc_fifo_full/c_reset_dlp_hrq_crc_fifo_full/g
s/c_dlp_hrq_reset_crc_fifo_harq_pid/c_reset_dlp_hrq_crc_fifo_harq_pid/g
s/c_dlp_hrq_reset_crc_fifo_subframe/c_reset_dlp_hrq_crc_fifo_subframe/g
s/c_dlp_hrq_reset_crc_fifo_tb/c_reset_dlp_hrq_crc_fifo_tb/g
s/c_dlp_hrq_reset_crc_fifo_valid/c_reset_dlp_hrq_crc_fifo_valid/g
s/c_dlp_hrq_reset_disable_auto_cg/c_reset_dlp_hrq_disable_auto_cg/g
s/c_dlp_hrq_reset_hrq_count_th_shift/c_reset_dlp_hrq_hrq_count_th_shift/g
s/c_dlp_hrq_reset_hrq_sd_th/c_reset_dlp_hrq_hrq_sd_th/g
s/c_dlp_hrq_reset_nir_size/c_reset_dlp_hrq_nir_size/g
s/c_dlp_hrq_reset_pdsch_2_dli_ctxt_combine_logic/c_reset_dlp_hrq_pdsch_2_dli_ctxt_combine_logic/g
s/c_dlp_hrq_pdsch_2_dli_ctxt_combine_logic_one_data_tb/eDLP_HRQ_PDSCH_2_DLI_CTXT_COMBINE_LOGIC_ONE_DATA_TB/g
s/c_dlp_hrq_pdsch_2_dli_ctxt_combine_logic_two_data_tb/eDLP_HRQ_PDSCH_2_DLI_CTXT_COMBINE_LOGIC_TWO_DATA_TB/g
s/c_dlp_hrq_reset_pdsch_2_harq_kw/c_reset_dlp_hrq_pdsch_2_harq_kw/g
s/c_dlp_hrq_reset_pdsch_2_harq_pid/c_reset_dlp_hrq_pdsch_2_harq_pid/g
s/c_dlp_hrq_reset_pdsch_2_k_mimo/c_reset_dlp_hrq_pdsch_2_k_mimo/g
s/c_dlp_hrq_reset_pdsch_2_nl/c_reset_dlp_hrq_pdsch_2_nl/g
s/c_dlp_hrq_reset_pdsch_2_no_harq/c_reset_dlp_hrq_pdsch_2_no_harq/g
s/c_dlp_hrq_reset_pdsch_2_process/c_reset_dlp_hrq_pdsch_2_process/g
s/c_dlp_hrq_reset_proc_mem_size/c_reset_dlp_hrq_proc_mem_size/g
s/c_dlp_hrq_reset_status_fifo_ack/c_reset_dlp_hrq_status_fifo_ack/g
s/c_dlp_hrq_reset_status_fifo_frame/c_reset_dlp_hrq_status_fifo_frame/g
s/c_dlp_hrq_reset_status_fifo_full/c_reset_dlp_hrq_status_fifo_full/g
s/c_dlp_hrq_reset_status_fifo_harq_pid/c_reset_dlp_hrq_status_fifo_harq_pid/g
s/c_dlp_hrq_reset_status_fifo_subframe/c_reset_dlp_hrq_status_fifo_subframe/g
s/c_dlp_hrq_reset_status_fifo_tb/c_reset_dlp_hrq_status_fifo_tb/g
s/c_dlp_hrq_reset_status_fifo_valid/c_reset_dlp_hrq_status_fifo_valid/g
s/c_dlp_hrq_reset_sw_rstn_hrq/c_reset_dlp_hrq_sw_rstn_hrq/g
s/c_dlp_hrq_reset_sw_rstn_tdc/c_reset_dlp_hrq_sw_rstn_tdc/g
s/c_dlp_hrq_reset_tb_0_harq_active/c_reset_dlp_hrq_tb_0_harq_active/g
s/c_dlp_hrq_reset_tb_0_mac_metadata/c_reset_dlp_hrq_tb_0_mac_metadata/g
s/c_dlp_hrq_reset_tb_0_modulation/c_reset_dlp_hrq_tb_0_modulation/g
s/c_dlp_hrq_tb_modulation_disabled/eDLP_HRQ_TB_MODULATION_DISABLED/g
s/c_dlp_hrq_tb_modulation_qpsk/eDLP_HRQ_TB_MODULATION_QPSK/g
s/c_dlp_hrq_tb_modulation_qam16/eDLP_HRQ_TB_MODULATION_QAM16/g
s/c_dlp_hrq_tb_modulation_qam64/eDLP_HRQ_TB_MODULATION_QAM64/g
s/c_dlp_hrq_reset_tb_0_new_data/c_reset_dlp_hrq_tb_0_new_data/g
s/c_dlp_hrq_reset_tb_0_rv/c_reset_dlp_hrq_tb_0_rv/g
s/c_dlp_hrq_reset_tb_0_size/c_reset_dlp_hrq_tb_0_size/g
s/c_dlp_hrq_reset_tb_1_harq_active/c_reset_dlp_hrq_tb_1_harq_active/g
s/c_dlp_hrq_reset_tb_1_mac_metadata/c_reset_dlp_hrq_tb_1_mac_metadata/g
s/c_dlp_hrq_reset_tb_1_modulation/c_reset_dlp_hrq_tb_1_modulation/g
s/c_dlp_hrq_reset_tb_1_new_data/c_reset_dlp_hrq_tb_1_new_data/g
s/c_dlp_hrq_reset_tb_1_rv/c_reset_dlp_hrq_tb_1_rv/g
s/c_dlp_hrq_reset_tb_1_size/c_reset_dlp_hrq_tb_1_size/g
s/c_dlp_hrq_reset_tb_2_harq_active/c_reset_dlp_hrq_tb_2_harq_active/g
s/c_dlp_hrq_reset_tb_2_mac_metadata/c_reset_dlp_hrq_tb_2_mac_metadata/g
s/c_dlp_hrq_reset_tb_2_modulation/c_reset_dlp_hrq_tb_2_modulation/g
s/c_dlp_hrq_reset_tb_2_new_data/c_reset_dlp_hrq_tb_2_new_data/g
s/c_dlp_hrq_reset_tb_2_rv/c_reset_dlp_hrq_tb_2_rv/g
s/c_dlp_hrq_reset_tb_2_size/c_reset_dlp_hrq_tb_2_size/g
s/c_dlp_hrq_reset_tb_3_harq_active/c_reset_dlp_hrq_tb_3_harq_active/g
s/c_dlp_hrq_reset_tb_3_mac_metadata/c_reset_dlp_hrq_tb_3_mac_metadata/g
s/c_dlp_hrq_reset_tb_3_modulation/c_reset_dlp_hrq_tb_3_modulation/g
s/c_dlp_hrq_reset_tb_3_new_data/c_reset_dlp_hrq_tb_3_new_data/g
s/c_dlp_hrq_reset_tb_3_rv/c_reset_dlp_hrq_tb_3_rv/g
s/c_dlp_hrq_reset_tb_3_size/c_reset_dlp_hrq_tb_3_size/g
s/c_dlp_hrq_reset_timestamp_frame/c_reset_dlp_hrq_timestamp_frame/g
s/c_dlp_hrq_reset_timestamp_subframe/c_reset_dlp_hrq_timestamp_subframe/g
s/c_dlp_hrq_reset_turbo_disable_crc_stopping/c_reset_dlp_hrq_turbo_disable_crc_stopping/g
s/c_dlp_hrq_reset_turbo_disable_strip_cb_crc/c_reset_dlp_hrq_turbo_disable_strip_cb_crc/g
s/c_dlp_hrq_reset_turbo_disable_strip_filler/c_reset_dlp_hrq_turbo_disable_strip_filler/g
s/c_dlp_hrq_reset_turbo_disable_strip_tb_crc/c_reset_dlp_hrq_turbo_disable_strip_tb_crc/g
s/c_dlp_hrq_reset_turbo_max_iterations/c_reset_dlp_hrq_turbo_max_iterations/g
s/c_dlp_hrq_reset_turbo_reset/c_reset_dlp_hrq_turbo_reset/g
s/c_dlp_hrq_reset_turbo_twin/c_reset_dlp_hrq_turbo_twin/g
s/c_dlp_hrq_reset_turbo_warmup_stages/c_reset_dlp_hrq_turbo_warmup_stages/g
#dlp
s/c_dlp_reset_ap_cfg_ap4/c_reset_dlp_ap_cfg_ap4/g
s/c_dlp_reset_ap_cfg_ap6/c_reset_dlp_ap_cfg_ap6/g
s/c_dlp_reset_ap_cfg_nprs/c_reset_dlp_ap_cfg_nprs/g
s/c_dlp_reset_ap_cfg_sf_latched_ap4/c_reset_dlp_ap_cfg_sf_latched_ap4/g
s/c_dlp_reset_ap_cfg_sf_latched_ap6/c_reset_dlp_ap_cfg_sf_latched_ap6/g
s/c_dlp_reset_ap_cfg_sf_latched_nprs/c_reset_dlp_ap_cfg_sf_latched_nprs/g
s/c_dlp_reset_arb_round_robin/c_reset_dlp_arb_round_robin/g
s/c_dlp_reset_bank_id_idx/c_reset_dlp_bank_id_idx/g
s/c_dlp_reset_bank_id_val/c_reset_dlp_bank_id_val/g
s/c_dlp_reset_cfi_score_0_value/c_reset_dlp_cfi_score_0_value/g
s/c_dlp_reset_cfi_score_1_value/c_reset_dlp_cfi_score_1_value/g
s/c_dlp_reset_cfi_score_2_value/c_reset_dlp_cfi_score_2_value/g
s/c_dlp_reset_che_time_first/c_reset_dlp_che_time_first/g
s/c_dlp_reset_che_select_cfg/c_reset_dlp_che_select_cfg/g
s/c_dlp_reset_clr_event_soft/c_reset_dlp_clr_event_soft/g
s/c_dlp_reset_clr_event_zsp_soft/c_reset_dlp_clr_event_zsp_soft/g
s/c_dlp_reset_clr_psp_zsp_event/c_reset_dlp_clr_psp_zsp_event/g
s/c_dlp_reset_config_bandwidth/c_reset_dlp_config_bandwidth/g
s/c_dlp_reset_config_cell_id_1/c_reset_dlp_config_cell_id_1/g
s/c_dlp_reset_config_cell_id_2/c_reset_dlp_config_cell_id_2/g
s/c_dlp_reset_config_fft_size/c_reset_dlp_config_fft_size/g
s/c_dlp_config_fft_size_128/eDLP_CONFIG_FFT_SIZE_128/g
s/c_dlp_config_fft_size_256/eDLP_CONFIG_FFT_SIZE_256/g
s/c_dlp_config_fft_size_512/eDLP_CONFIG_FFT_SIZE_512/g
s/c_dlp_config_fft_size_1024/eDLP_CONFIG_FFT_SIZE_1024/g
s/c_dlp_config_fft_size_1536/eDLP_CONFIG_FFT_SIZE_1536/g
s/c_dlp_config_fft_size_2048/eDLP_CONFIG_FFT_SIZE_2048/g
s/c_dlp_config_fft_size_3072/eDLP_CONFIG_FFT_SIZE_3072/g
s/c_dlp_config_fft_size_4096/eDLP_CONFIG_FFT_SIZE_4096/g
s/c_dlp_reset_config_misc/c_reset_dlp_config_misc/g
s/c_dlp_reset_config_rx_antennas/c_reset_dlp_config_rx_antennas/g
s/c_dlp_config_rx_antennas_1/eDLP_CONFIG_RX_ANTENNAS_1/g
s/c_dlp_config_rx_antennas_2/eDLP_CONFIG_RX_ANTENNAS_2/g
s/c_dlp_reset_config_tdd/c_reset_dlp_config_tdd/g
s/c_dlp_reset_config_tx_antennas/c_reset_dlp_config_tx_antennas/g
s/c_dlp_config_tx_antennas_1/eDLP_CONFIG_TX_ANTENNAS_1/g
s/c_dlp_config_tx_antennas_2/eDLP_CONFIG_TX_ANTENNAS_2/g
s/c_dlp_config_tx_antennas_4/eDLP_CONFIG_TX_ANTENNAS_4/g
s/c_dlp_config_tx_antennas_unknown/eDLP_CONFIG_TX_ANTENNAS_UNKNOWN/g
s/c_dlp_reset_config_ue_ap/c_reset_dlp_config_ue_ap/g
s/c_dlp_config_ue_ap_no_virtual_ap/eDLP_CONFIG_UE_AP_NO_VIRTUAL_AP/g
s/c_dlp_config_ue_ap_ap_5/eDLP_CONFIG_UE_AP_AP_5/g
s/c_dlp_config_ue_ap_ap_7_8/eDLP_CONFIG_UE_AP_AP_7_8/g
s/c_dlp_reset_config_sf_latched_bandwidth/c_reset_dlp_config_sf_latched_bandwidth/g
s/c_dlp_reset_config_sf_latched_cell_id_1/c_reset_dlp_config_sf_latched_cell_id_1/g
s/c_dlp_reset_config_sf_latched_cell_id_2/c_reset_dlp_config_sf_latched_cell_id_2/g
s/c_dlp_reset_config_sf_latched_fft_size/c_reset_dlp_config_sf_latched_fft_size/g
s/c_dlp_config_sf_latched_fft_size_128/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_128/g
s/c_dlp_config_sf_latched_fft_size_256/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_256/g
s/c_dlp_config_sf_latched_fft_size_512/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_512/g
s/c_dlp_config_sf_latched_fft_size_1024/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_1024/g
s/c_dlp_config_sf_latched_fft_size_1536/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_1536/g
s/c_dlp_config_sf_latched_fft_size_2048/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_2048/g
s/c_dlp_config_sf_latched_fft_size_3072/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_3072/g
s/c_dlp_config_sf_latched_fft_size_4096/eDLP_CONFIG_SF_LATCHED_FFT_SIZE_4096/g
s/c_dlp_reset_config_sf_latched_misc/c_reset_dlp_config_sf_latched_misc/g
s/c_dlp_reset_config_sf_latched_rx_antennas/c_reset_dlp_config_sf_latched_rx_antennas/g
s/c_dlp_config_sf_latched_rx_antennas_1/eDLP_CONFIG_SF_LATCHED_RX_ANTENNAS_1/g
s/c_dlp_config_sf_latched_rx_antennas_2/eDLP_CONFIG_SF_LATCHED_RX_ANTENNAS_2/g
s/c_dlp_reset_config_sf_latched_tdd/c_reset_dlp_config_sf_latched_tdd/g
s/c_dlp_reset_config_sf_latched_tx_antennas/c_reset_dlp_config_sf_latched_tx_antennas/g
s/c_dlp_config_sf_latched_tx_antennas_1/eDLP_CONFIG_SF_LATCHED_TX_ANTENNAS_1/g
s/c_dlp_config_sf_latched_tx_antennas_2/eDLP_CONFIG_SF_LATCHED_TX_ANTENNAS_2/g
s/c_dlp_config_sf_latched_tx_antennas_4/eDLP_CONFIG_SF_LATCHED_TX_ANTENNAS_4/g
s/c_dlp_config_sf_latched_tx_antennas_unknown/eDLP_CONFIG_SF_LATCHED_TX_ANTENNAS_UNKNOWN/g
s/c_dlp_reset_config_sf_latched_ue_ap/c_reset_dlp_config_sf_latched_ue_ap/g
s/c_dlp_config_sf_latched_ue_ap_no_virtual_ap/eDLP_CONFIG_SF_LATCHED_UE_AP_NO_VIRTUAL_AP/g
s/c_dlp_config_sf_latched_ue_ap_ap_5/eDLP_CONFIG_SF_LATCHED_UE_AP_AP_5/g
s/c_dlp_config_sf_latched_ue_ap_ap_7_8/eDLP_CONFIG_SF_LATCHED_UE_AP_AP_7_8/g
s/c_dlp_reset_control_cfi/c_reset_dlp_control_cfi/g
s/c_dlp_reset_control_pcfich_offset/c_reset_dlp_control_pcfich_offset/g
s/c_dlp_reset_control_phich_n_mu/c_reset_dlp_control_phich_n_mu/g
s/c_dlp_reset_control_rbg_size/c_reset_dlp_control_rbg_size/g
s/c_dlp_control_rbg_size_rb1/eDLP_CONTROL_RBG_SIZE_RB1/g
s/c_dlp_control_rbg_size_rb2/eDLP_CONTROL_RBG_SIZE_RB2/g
s/c_dlp_control_rbg_size_rb3/eDLP_CONTROL_RBG_SIZE_RB3/g
s/c_dlp_control_rbg_size_rb4/eDLP_CONTROL_RBG_SIZE_RB4/g
s/c_dlp_reset_cpa_relative_error/c_reset_dlp_cpa_relative_error/g
s/c_dlp_reset_cpa_reset/c_reset_dlp_cpa_reset/g
s/c_dlp_reset_cpa_initial_time_shift/c_reset_dlp_cpa_initial_time_shift/g
s/c_dlp_reset_cpa_time_shift_image/c_reset_dlp_cpa_time_shift_image/g
s/c_dlp_reset_dci_search_0_aggregation/c_reset_dlp_dci_search_0_aggregation/g
s/c_dlp_reset_dci_search_0_common/c_reset_dlp_dci_search_0_common/g
s/c_dlp_reset_dci_search_0_enable/c_reset_dlp_dci_search_0_enable/g
s/c_dlp_reset_dci_search_0_ml/c_reset_dlp_dci_search_0_ml/g
s/c_dlp_reset_dci_search_0_start_1/c_reset_dlp_dci_search_0_start_1/g
s/c_dlp_reset_dci_search_0_start_2/c_reset_dlp_dci_search_0_start_2/g
s/c_dlp_reset_dci_search_0_start_3/c_reset_dlp_dci_search_0_start_3/g
s/c_dlp_reset_dci_search_1_aggregation/c_reset_dlp_dci_search_1_aggregation/g
s/c_dlp_reset_dci_search_1_common/c_reset_dlp_dci_search_1_common/g
s/c_dlp_reset_dci_search_1_enable/c_reset_dlp_dci_search_1_enable/g
s/c_dlp_reset_dci_search_1_ml/c_reset_dlp_dci_search_1_ml/g
s/c_dlp_reset_dci_search_1_start_1/c_reset_dlp_dci_search_1_start_1/g
s/c_dlp_reset_dci_search_1_start_2/c_reset_dlp_dci_search_1_start_2/g
s/c_dlp_reset_dci_search_1_start_3/c_reset_dlp_dci_search_1_start_3/g
s/c_dlp_reset_dci_search_2_aggregation/c_reset_dlp_dci_search_2_aggregation/g
s/c_dlp_reset_dci_search_2_common/c_reset_dlp_dci_search_2_common/g
s/c_dlp_reset_dci_search_2_enable/c_reset_dlp_dci_search_2_enable/g
s/c_dlp_reset_dci_search_2_ml/c_reset_dlp_dci_search_2_ml/g
s/c_dlp_reset_dci_search_2_start_1/c_reset_dlp_dci_search_2_start_1/g
s/c_dlp_reset_dci_search_2_start_2/c_reset_dlp_dci_search_2_start_2/g
s/c_dlp_reset_dci_search_2_start_3/c_reset_dlp_dci_search_2_start_3/g
s/c_dlp_reset_dci_search_3_aggregation/c_reset_dlp_dci_search_3_aggregation/g
s/c_dlp_reset_dci_search_3_common/c_reset_dlp_dci_search_3_common/g
s/c_dlp_reset_dci_search_3_enable/c_reset_dlp_dci_search_3_enable/g
s/c_dlp_reset_dci_search_3_ml/c_reset_dlp_dci_search_3_ml/g
s/c_dlp_reset_dci_search_3_start_1/c_reset_dlp_dci_search_3_start_1/g
s/c_dlp_reset_dci_search_3_start_2/c_reset_dlp_dci_search_3_start_2/g
s/c_dlp_reset_dci_search_3_start_3/c_reset_dlp_dci_search_3_start_3/g
s/c_dlp_reset_dci_search_4_aggregation/c_reset_dlp_dci_search_4_aggregation/g
s/c_dlp_reset_dci_search_4_common/c_reset_dlp_dci_search_4_common/g
s/c_dlp_reset_dci_search_4_enable/c_reset_dlp_dci_search_4_enable/g
s/c_dlp_reset_dci_search_4_ml/c_reset_dlp_dci_search_4_ml/g
s/c_dlp_reset_dci_search_4_start_1/c_reset_dlp_dci_search_4_start_1/g
s/c_dlp_reset_dci_search_4_start_2/c_reset_dlp_dci_search_4_start_2/g
s/c_dlp_reset_dci_search_4_start_3/c_reset_dlp_dci_search_4_start_3/g
s/c_dlp_reset_dci_search_5_aggregation/c_reset_dlp_dci_search_5_aggregation/g
s/c_dlp_reset_dci_search_5_common/c_reset_dlp_dci_search_5_common/g
s/c_dlp_reset_dci_search_5_enable/c_reset_dlp_dci_search_5_enable/g
s/c_dlp_reset_dci_search_5_ml/c_reset_dlp_dci_search_5_ml/g
s/c_dlp_reset_dci_search_5_start_1/c_reset_dlp_dci_search_5_start_1/g
s/c_dlp_reset_dci_search_5_start_2/c_reset_dlp_dci_search_5_start_2/g
s/c_dlp_reset_dci_search_5_start_3/c_reset_dlp_dci_search_5_start_3/g
s/c_dlp_reset_dci_search_6_aggregation/c_reset_dlp_dci_search_6_aggregation/g
s/c_dlp_reset_dci_search_6_common/c_reset_dlp_dci_search_6_common/g
s/c_dlp_reset_dci_search_6_enable/c_reset_dlp_dci_search_6_enable/g
s/c_dlp_reset_dci_search_6_ml/c_reset_dlp_dci_search_6_ml/g
s/c_dlp_reset_dci_search_6_start_1/c_reset_dlp_dci_search_6_start_1/g
s/c_dlp_reset_dci_search_6_start_2/c_reset_dlp_dci_search_6_start_2/g
s/c_dlp_reset_dci_search_6_start_3/c_reset_dlp_dci_search_6_start_3/g
s/c_dlp_reset_dci_search_7_aggregation/c_reset_dlp_dci_search_7_aggregation/g
s/c_dlp_reset_dci_search_7_common/c_reset_dlp_dci_search_7_common/g
s/c_dlp_reset_dci_search_7_enable/c_reset_dlp_dci_search_7_enable/g
s/c_dlp_reset_dci_search_7_ml/c_reset_dlp_dci_search_7_ml/g
s/c_dlp_reset_dci_search_7_start_1/c_reset_dlp_dci_search_7_start_1/g
s/c_dlp_reset_dci_search_7_start_2/c_reset_dlp_dci_search_7_start_2/g
s/c_dlp_reset_dci_search_7_start_3/c_reset_dlp_dci_search_7_start_3/g
s/c_dlp_reset_dci_search_8_aggregation/c_reset_dlp_dci_search_8_aggregation/g
s/c_dlp_reset_dci_search_8_common/c_reset_dlp_dci_search_8_common/g
s/c_dlp_reset_dci_search_8_enable/c_reset_dlp_dci_search_8_enable/g
s/c_dlp_reset_dci_search_8_ml/c_reset_dlp_dci_search_8_ml/g
s/c_dlp_reset_dci_search_8_start_1/c_reset_dlp_dci_search_8_start_1/g
s/c_dlp_reset_dci_search_8_start_2/c_reset_dlp_dci_search_8_start_2/g
s/c_dlp_reset_dci_search_8_start_3/c_reset_dlp_dci_search_8_start_3/g
s/c_dlp_reset_dci_search_9_aggregation/c_reset_dlp_dci_search_9_aggregation/g
s/c_dlp_reset_dci_search_9_common/c_reset_dlp_dci_search_9_common/g
s/c_dlp_reset_dci_search_9_enable/c_reset_dlp_dci_search_9_enable/g
s/c_dlp_reset_dci_search_9_ml/c_reset_dlp_dci_search_9_ml/g
s/c_dlp_reset_dci_search_9_start_1/c_reset_dlp_dci_search_9_start_1/g
s/c_dlp_reset_dci_search_9_start_2/c_reset_dlp_dci_search_9_start_2/g
s/c_dlp_reset_dci_search_9_start_3/c_reset_dlp_dci_search_9_start_3/g
s/c_dlp_reset_dci_spec_0_antmask/c_reset_dlp_dci_spec_0_antmask/g
s/c_dlp_reset_dci_spec_0_enable/c_reset_dlp_dci_spec_0_enable/g
s/c_dlp_reset_dci_spec_0_format/c_reset_dlp_dci_spec_0_format/g
s/c_dlp_reset_dci_spec_0_length/c_reset_dlp_dci_spec_0_length/g
s/c_dlp_reset_dci_spec_1_antmask/c_reset_dlp_dci_spec_1_antmask/g
s/c_dlp_reset_dci_spec_1_enable/c_reset_dlp_dci_spec_1_enable/g
s/c_dlp_reset_dci_spec_1_format/c_reset_dlp_dci_spec_1_format/g
s/c_dlp_reset_dci_spec_1_length/c_reset_dlp_dci_spec_1_length/g
s/c_dlp_reset_dci_spec_2_antmask/c_reset_dlp_dci_spec_2_antmask/g
s/c_dlp_reset_dci_spec_2_enable/c_reset_dlp_dci_spec_2_enable/g
s/c_dlp_reset_dci_spec_2_format/c_reset_dlp_dci_spec_2_format/g
s/c_dlp_reset_dci_spec_2_length/c_reset_dlp_dci_spec_2_length/g
s/c_dlp_reset_dci_spec_3_antmask/c_reset_dlp_dci_spec_3_antmask/g
s/c_dlp_reset_dci_spec_3_enable/c_reset_dlp_dci_spec_3_enable/g
s/c_dlp_reset_dci_spec_3_format/c_reset_dlp_dci_spec_3_format/g
s/c_dlp_reset_dci_spec_3_length/c_reset_dlp_dci_spec_3_length/g
s/c_dlp_reset_dfe_freq/c_reset_dlp_dfe_freq/g
s/c_dlp_reset_dic_dagc_gain_0/c_reset_dlp_dic_dagc_gain_0/g
s/c_dlp_reset_dic_dagc_gain_1/c_reset_dlp_dic_dagc_gain_1/g
s/c_dlp_reset_dic_i_0_enable_dagc/c_reset_dlp_dic_i_0_enable_dagc/g
s/c_dlp_reset_dic_i_0_gain/c_reset_dlp_dic_i_0_gain/g
s/c_dlp_reset_dic_i_0_q2i/c_reset_dlp_dic_i_0_q2i/g
s/c_dlp_reset_dic_i_0_remove_dc/c_reset_dlp_dic_i_0_remove_dc/g
s/c_dlp_reset_dic_i_1_enable_dagc/c_reset_dlp_dic_i_1_enable_dagc/g
s/c_dlp_reset_dic_i_1_gain/c_reset_dlp_dic_i_1_gain/g
s/c_dlp_reset_dic_i_1_q2i/c_reset_dlp_dic_i_1_q2i/g
s/c_dlp_reset_dic_i_1_remove_dc/c_reset_dlp_dic_i_1_remove_dc/g
s/c_dlp_reset_dic_q_0_gain/c_reset_dlp_dic_q_0_gain/g
s/c_dlp_reset_dic_q_0_i2q/c_reset_dlp_dic_q_0_i2q/g
s/c_dlp_reset_dic_q_1_gain/c_reset_dlp_dic_q_1_gain/g
s/c_dlp_reset_dic_q_1_i2q/c_reset_dlp_dic_q_1_i2q/g
s/c_dlp_reset_dic_sf_latched_dagc_gain_0/c_reset_dlp_dic_sf_latched_dagc_gain_0/g
s/c_dlp_reset_dic_sf_latched_dagc_gain_1/c_reset_dlp_dic_sf_latched_dagc_gain_1/g
s/c_dlp_reset_disable_auto_cg/c_reset_dlp_disable_auto_cg/g
s/c_dlp_reset_dlp_fifo_l_0/c_reset_dlp_dlp_fifo_l_0/g
s/c_dlp_reset_dlp_fifo_l_1/c_reset_dlp_dlp_fifo_l_1/g
s/c_dlp_reset_dlp_fifo_l_2/c_reset_dlp_dlp_fifo_l_2/g
s/c_dlp_reset_dlp_fifo_l_3/c_reset_dlp_dlp_fifo_l_3/g
s/c_dlp_reset_dlp_fifo_rw_0/c_reset_dlp_dlp_fifo_rw_0/g
s/c_dlp_reset_dlp_fifo_rw_1/c_reset_dlp_dlp_fifo_rw_1/g
s/c_dlp_reset_dlp_fifo_rw_2/c_reset_dlp_dlp_fifo_rw_2/g
s/c_dlp_reset_dlp_fifo_rw_3/c_reset_dlp_dlp_fifo_rw_3/g
s/c_dlp_reset_dlp_test_point/c_reset_dlp_dlp_test_point/g
s/c_dlp_dlp_test_point_no_data/eDLP_DLP_TEST_POINT_NO_DATA/g
s/c_dlp_dlp_test_point_fft_data/eDLP_DLP_TEST_POINT_FFT_DATA/g
s/c_dlp_dlp_test_point_subcarrier_k/eDLP_DLP_TEST_POINT_SUBCARRIER_K/g
s/c_dlp_dlp_test_point_rx0_frame_start/eDLP_DLP_TEST_POINT_RX0_FRAME_START/g
s/c_dlp_dlp_test_point_bch_data/eDLP_DLP_TEST_POINT_BCH_DATA/g
s/c_dlp_dlp_test_point_rx1_frame_start/eDLP_DLP_TEST_POINT_RX1_FRAME_START/g
s/c_dlp_dlp_test_point_scd_tb0/eDLP_DLP_TEST_POINT_SCD_TB0/g
s/c_dlp_dlp_test_point_scd_tb1/eDLP_DLP_TEST_POINT_SCD_TB1/g
s/c_dlp_dlp_test_point_equ_ant0/eDLP_DLP_TEST_POINT_EQU_ANT0/g
s/c_dlp_dlp_test_point_equ_ant1/eDLP_DLP_TEST_POINT_EQU_ANT1/g
s/c_dlp_dlp_test_point_desc_esti_rs_rx0/eDLP_DLP_TEST_POINT_DESC_ESTI_RS_RX0/g
s/c_dlp_dlp_test_point_desc_esti_rs_rx1/eDLP_DLP_TEST_POINT_DESC_ESTI_RS_RX1/g
s/c_dlp_dlp_test_point_symbol_release/eDLP_DLP_TEST_POINT_SYMBOL_RELEASE/g
s/c_dlp_dlp_test_point_scd_state/eDLP_DLP_TEST_POINT_SCD_STATE/g
s/c_dlp_reset_equ_pdsch_scale_qam16/c_reset_dlp_equ_pdsch_scale_qam16/g
s/c_dlp_reset_equ_pdsch_scale_qam64/c_reset_dlp_equ_pdsch_scale_qam64/g
s/c_dlp_reset_equ_pdsch_scale_qpsk/c_reset_dlp_equ_pdsch_scale_qpsk/g
s/c_dlp_reset_equ_p_a/c_reset_dlp_equ_p_a/g
s/c_dlp_reset_equ_rho_b/c_reset_dlp_equ_rho_b/g
s/c_dlp_reset_equ_noise0_reg0_0_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_0_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_0_noise_power/c_reset_dlp_equ_noise0_reg0_0_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_1_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_1_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_1_noise_power/c_reset_dlp_equ_noise0_reg0_1_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_10_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_10_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_10_noise_power/c_reset_dlp_equ_noise0_reg0_10_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_11_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_11_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_11_noise_power/c_reset_dlp_equ_noise0_reg0_11_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_12_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_12_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_12_noise_power/c_reset_dlp_equ_noise0_reg0_12_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_13_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_13_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_13_noise_power/c_reset_dlp_equ_noise0_reg0_13_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_14_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_14_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_14_noise_power/c_reset_dlp_equ_noise0_reg0_14_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_15_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_15_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_15_noise_power/c_reset_dlp_equ_noise0_reg0_15_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_16_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_16_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_16_noise_power/c_reset_dlp_equ_noise0_reg0_16_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_17_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_17_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_17_noise_power/c_reset_dlp_equ_noise0_reg0_17_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_18_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_18_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_18_noise_power/c_reset_dlp_equ_noise0_reg0_18_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_19_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_19_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_19_noise_power/c_reset_dlp_equ_noise0_reg0_19_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_2_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_2_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_2_noise_power/c_reset_dlp_equ_noise0_reg0_2_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_20_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_20_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_20_noise_power/c_reset_dlp_equ_noise0_reg0_20_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_21_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_21_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_21_noise_power/c_reset_dlp_equ_noise0_reg0_21_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_22_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_22_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_22_noise_power/c_reset_dlp_equ_noise0_reg0_22_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_23_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_23_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_23_noise_power/c_reset_dlp_equ_noise0_reg0_23_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_24_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_24_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_24_noise_power/c_reset_dlp_equ_noise0_reg0_24_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_25_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_25_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_25_noise_power/c_reset_dlp_equ_noise0_reg0_25_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_26_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_26_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_26_noise_power/c_reset_dlp_equ_noise0_reg0_26_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_27_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_27_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_27_noise_power/c_reset_dlp_equ_noise0_reg0_27_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_3_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_3_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_3_noise_power/c_reset_dlp_equ_noise0_reg0_3_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_4_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_4_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_4_noise_power/c_reset_dlp_equ_noise0_reg0_4_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_5_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_5_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_5_noise_power/c_reset_dlp_equ_noise0_reg0_5_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_6_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_6_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_6_noise_power/c_reset_dlp_equ_noise0_reg0_6_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_7_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_7_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_7_noise_power/c_reset_dlp_equ_noise0_reg0_7_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_8_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_8_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_8_noise_power/c_reset_dlp_equ_noise0_reg0_8_noise_power/g
s/c_dlp_reset_equ_noise0_reg0_9_inv_noise_power_shift/c_reset_dlp_equ_noise0_reg0_9_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise0_reg0_9_noise_power/c_reset_dlp_equ_noise0_reg0_9_noise_power/g
s/c_dlp_reset_equ_noise0_reg1_0_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_0_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_0_noise_scale_0/c_reset_dlp_equ_noise0_reg1_0_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_0_noise_scale_1/c_reset_dlp_equ_noise0_reg1_0_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_1_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_1_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_1_noise_scale_0/c_reset_dlp_equ_noise0_reg1_1_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_1_noise_scale_1/c_reset_dlp_equ_noise0_reg1_1_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_10_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_10_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_10_noise_scale_0/c_reset_dlp_equ_noise0_reg1_10_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_10_noise_scale_1/c_reset_dlp_equ_noise0_reg1_10_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_11_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_11_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_11_noise_scale_0/c_reset_dlp_equ_noise0_reg1_11_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_11_noise_scale_1/c_reset_dlp_equ_noise0_reg1_11_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_12_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_12_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_12_noise_scale_0/c_reset_dlp_equ_noise0_reg1_12_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_12_noise_scale_1/c_reset_dlp_equ_noise0_reg1_12_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_13_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_13_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_13_noise_scale_0/c_reset_dlp_equ_noise0_reg1_13_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_13_noise_scale_1/c_reset_dlp_equ_noise0_reg1_13_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_14_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_14_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_14_noise_scale_0/c_reset_dlp_equ_noise0_reg1_14_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_14_noise_scale_1/c_reset_dlp_equ_noise0_reg1_14_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_15_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_15_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_15_noise_scale_0/c_reset_dlp_equ_noise0_reg1_15_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_15_noise_scale_1/c_reset_dlp_equ_noise0_reg1_15_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_16_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_16_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_16_noise_scale_0/c_reset_dlp_equ_noise0_reg1_16_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_16_noise_scale_1/c_reset_dlp_equ_noise0_reg1_16_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_17_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_17_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_17_noise_scale_0/c_reset_dlp_equ_noise0_reg1_17_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_17_noise_scale_1/c_reset_dlp_equ_noise0_reg1_17_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_18_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_18_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_18_noise_scale_0/c_reset_dlp_equ_noise0_reg1_18_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_18_noise_scale_1/c_reset_dlp_equ_noise0_reg1_18_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_19_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_19_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_19_noise_scale_0/c_reset_dlp_equ_noise0_reg1_19_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_19_noise_scale_1/c_reset_dlp_equ_noise0_reg1_19_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_2_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_2_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_2_noise_scale_0/c_reset_dlp_equ_noise0_reg1_2_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_2_noise_scale_1/c_reset_dlp_equ_noise0_reg1_2_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_20_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_20_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_20_noise_scale_0/c_reset_dlp_equ_noise0_reg1_20_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_20_noise_scale_1/c_reset_dlp_equ_noise0_reg1_20_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_21_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_21_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_21_noise_scale_0/c_reset_dlp_equ_noise0_reg1_21_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_21_noise_scale_1/c_reset_dlp_equ_noise0_reg1_21_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_22_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_22_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_22_noise_scale_0/c_reset_dlp_equ_noise0_reg1_22_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_22_noise_scale_1/c_reset_dlp_equ_noise0_reg1_22_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_23_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_23_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_23_noise_scale_0/c_reset_dlp_equ_noise0_reg1_23_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_23_noise_scale_1/c_reset_dlp_equ_noise0_reg1_23_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_24_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_24_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_24_noise_scale_0/c_reset_dlp_equ_noise0_reg1_24_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_24_noise_scale_1/c_reset_dlp_equ_noise0_reg1_24_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_25_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_25_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_25_noise_scale_0/c_reset_dlp_equ_noise0_reg1_25_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_25_noise_scale_1/c_reset_dlp_equ_noise0_reg1_25_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_26_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_26_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_26_noise_scale_0/c_reset_dlp_equ_noise0_reg1_26_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_26_noise_scale_1/c_reset_dlp_equ_noise0_reg1_26_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_27_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_27_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_27_noise_scale_0/c_reset_dlp_equ_noise0_reg1_27_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_27_noise_scale_1/c_reset_dlp_equ_noise0_reg1_27_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_3_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_3_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_3_noise_scale_0/c_reset_dlp_equ_noise0_reg1_3_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_3_noise_scale_1/c_reset_dlp_equ_noise0_reg1_3_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_4_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_4_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_4_noise_scale_0/c_reset_dlp_equ_noise0_reg1_4_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_4_noise_scale_1/c_reset_dlp_equ_noise0_reg1_4_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_5_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_5_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_5_noise_scale_0/c_reset_dlp_equ_noise0_reg1_5_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_5_noise_scale_1/c_reset_dlp_equ_noise0_reg1_5_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_6_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_6_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_6_noise_scale_0/c_reset_dlp_equ_noise0_reg1_6_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_6_noise_scale_1/c_reset_dlp_equ_noise0_reg1_6_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_7_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_7_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_7_noise_scale_0/c_reset_dlp_equ_noise0_reg1_7_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_7_noise_scale_1/c_reset_dlp_equ_noise0_reg1_7_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_8_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_8_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_8_noise_scale_0/c_reset_dlp_equ_noise0_reg1_8_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_8_noise_scale_1/c_reset_dlp_equ_noise0_reg1_8_noise_scale_1/g
s/c_dlp_reset_equ_noise0_reg1_9_inv_noise_power_scale/c_reset_dlp_equ_noise0_reg1_9_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise0_reg1_9_noise_scale_0/c_reset_dlp_equ_noise0_reg1_9_noise_scale_0/g
s/c_dlp_reset_equ_noise0_reg1_9_noise_scale_1/c_reset_dlp_equ_noise0_reg1_9_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg0_0_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_0_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_0_noise_power/c_reset_dlp_equ_noise1_reg0_0_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_1_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_1_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_1_noise_power/c_reset_dlp_equ_noise1_reg0_1_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_10_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_10_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_10_noise_power/c_reset_dlp_equ_noise1_reg0_10_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_11_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_11_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_11_noise_power/c_reset_dlp_equ_noise1_reg0_11_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_12_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_12_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_12_noise_power/c_reset_dlp_equ_noise1_reg0_12_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_13_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_13_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_13_noise_power/c_reset_dlp_equ_noise1_reg0_13_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_14_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_14_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_14_noise_power/c_reset_dlp_equ_noise1_reg0_14_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_15_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_15_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_15_noise_power/c_reset_dlp_equ_noise1_reg0_15_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_16_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_16_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_16_noise_power/c_reset_dlp_equ_noise1_reg0_16_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_17_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_17_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_17_noise_power/c_reset_dlp_equ_noise1_reg0_17_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_18_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_18_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_18_noise_power/c_reset_dlp_equ_noise1_reg0_18_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_19_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_19_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_19_noise_power/c_reset_dlp_equ_noise1_reg0_19_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_2_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_2_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_2_noise_power/c_reset_dlp_equ_noise1_reg0_2_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_20_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_20_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_20_noise_power/c_reset_dlp_equ_noise1_reg0_20_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_21_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_21_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_21_noise_power/c_reset_dlp_equ_noise1_reg0_21_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_22_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_22_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_22_noise_power/c_reset_dlp_equ_noise1_reg0_22_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_23_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_23_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_23_noise_power/c_reset_dlp_equ_noise1_reg0_23_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_24_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_24_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_24_noise_power/c_reset_dlp_equ_noise1_reg0_24_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_25_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_25_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_25_noise_power/c_reset_dlp_equ_noise1_reg0_25_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_26_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_26_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_26_noise_power/c_reset_dlp_equ_noise1_reg0_26_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_27_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_27_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_27_noise_power/c_reset_dlp_equ_noise1_reg0_27_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_3_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_3_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_3_noise_power/c_reset_dlp_equ_noise1_reg0_3_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_4_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_4_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_4_noise_power/c_reset_dlp_equ_noise1_reg0_4_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_5_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_5_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_5_noise_power/c_reset_dlp_equ_noise1_reg0_5_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_6_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_6_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_6_noise_power/c_reset_dlp_equ_noise1_reg0_6_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_7_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_7_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_7_noise_power/c_reset_dlp_equ_noise1_reg0_7_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_8_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_8_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_8_noise_power/c_reset_dlp_equ_noise1_reg0_8_noise_power/g
s/c_dlp_reset_equ_noise1_reg0_9_inv_noise_power_shift/c_reset_dlp_equ_noise1_reg0_9_inv_noise_power_shift/g
s/c_dlp_reset_equ_noise1_reg0_9_noise_power/c_reset_dlp_equ_noise1_reg0_9_noise_power/g
s/c_dlp_reset_equ_noise1_reg1_0_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_0_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_0_noise_scale_0/c_reset_dlp_equ_noise1_reg1_0_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_0_noise_scale_1/c_reset_dlp_equ_noise1_reg1_0_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_1_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_1_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_1_noise_scale_0/c_reset_dlp_equ_noise1_reg1_1_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_1_noise_scale_1/c_reset_dlp_equ_noise1_reg1_1_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_10_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_10_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_10_noise_scale_0/c_reset_dlp_equ_noise1_reg1_10_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_10_noise_scale_1/c_reset_dlp_equ_noise1_reg1_10_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_11_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_11_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_11_noise_scale_0/c_reset_dlp_equ_noise1_reg1_11_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_11_noise_scale_1/c_reset_dlp_equ_noise1_reg1_11_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_12_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_12_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_12_noise_scale_0/c_reset_dlp_equ_noise1_reg1_12_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_12_noise_scale_1/c_reset_dlp_equ_noise1_reg1_12_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_13_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_13_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_13_noise_scale_0/c_reset_dlp_equ_noise1_reg1_13_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_13_noise_scale_1/c_reset_dlp_equ_noise1_reg1_13_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_14_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_14_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_14_noise_scale_0/c_reset_dlp_equ_noise1_reg1_14_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_14_noise_scale_1/c_reset_dlp_equ_noise1_reg1_14_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_15_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_15_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_15_noise_scale_0/c_reset_dlp_equ_noise1_reg1_15_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_15_noise_scale_1/c_reset_dlp_equ_noise1_reg1_15_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_16_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_16_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_16_noise_scale_0/c_reset_dlp_equ_noise1_reg1_16_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_16_noise_scale_1/c_reset_dlp_equ_noise1_reg1_16_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_17_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_17_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_17_noise_scale_0/c_reset_dlp_equ_noise1_reg1_17_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_17_noise_scale_1/c_reset_dlp_equ_noise1_reg1_17_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_18_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_18_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_18_noise_scale_0/c_reset_dlp_equ_noise1_reg1_18_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_18_noise_scale_1/c_reset_dlp_equ_noise1_reg1_18_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_19_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_19_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_19_noise_scale_0/c_reset_dlp_equ_noise1_reg1_19_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_19_noise_scale_1/c_reset_dlp_equ_noise1_reg1_19_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_2_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_2_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_2_noise_scale_0/c_reset_dlp_equ_noise1_reg1_2_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_2_noise_scale_1/c_reset_dlp_equ_noise1_reg1_2_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_20_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_20_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_20_noise_scale_0/c_reset_dlp_equ_noise1_reg1_20_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_20_noise_scale_1/c_reset_dlp_equ_noise1_reg1_20_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_21_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_21_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_21_noise_scale_0/c_reset_dlp_equ_noise1_reg1_21_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_21_noise_scale_1/c_reset_dlp_equ_noise1_reg1_21_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_22_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_22_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_22_noise_scale_0/c_reset_dlp_equ_noise1_reg1_22_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_22_noise_scale_1/c_reset_dlp_equ_noise1_reg1_22_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_23_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_23_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_23_noise_scale_0/c_reset_dlp_equ_noise1_reg1_23_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_23_noise_scale_1/c_reset_dlp_equ_noise1_reg1_23_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_24_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_24_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_24_noise_scale_0/c_reset_dlp_equ_noise1_reg1_24_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_24_noise_scale_1/c_reset_dlp_equ_noise1_reg1_24_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_25_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_25_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_25_noise_scale_0/c_reset_dlp_equ_noise1_reg1_25_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_25_noise_scale_1/c_reset_dlp_equ_noise1_reg1_25_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_26_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_26_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_26_noise_scale_0/c_reset_dlp_equ_noise1_reg1_26_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_26_noise_scale_1/c_reset_dlp_equ_noise1_reg1_26_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_27_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_27_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_27_noise_scale_0/c_reset_dlp_equ_noise1_reg1_27_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_27_noise_scale_1/c_reset_dlp_equ_noise1_reg1_27_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_3_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_3_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_3_noise_scale_0/c_reset_dlp_equ_noise1_reg1_3_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_3_noise_scale_1/c_reset_dlp_equ_noise1_reg1_3_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_4_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_4_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_4_noise_scale_0/c_reset_dlp_equ_noise1_reg1_4_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_4_noise_scale_1/c_reset_dlp_equ_noise1_reg1_4_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_5_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_5_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_5_noise_scale_0/c_reset_dlp_equ_noise1_reg1_5_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_5_noise_scale_1/c_reset_dlp_equ_noise1_reg1_5_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_6_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_6_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_6_noise_scale_0/c_reset_dlp_equ_noise1_reg1_6_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_6_noise_scale_1/c_reset_dlp_equ_noise1_reg1_6_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_7_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_7_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_7_noise_scale_0/c_reset_dlp_equ_noise1_reg1_7_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_7_noise_scale_1/c_reset_dlp_equ_noise1_reg1_7_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_8_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_8_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_8_noise_scale_0/c_reset_dlp_equ_noise1_reg1_8_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_8_noise_scale_1/c_reset_dlp_equ_noise1_reg1_8_noise_scale_1/g
s/c_dlp_reset_equ_noise1_reg1_9_inv_noise_power_scale/c_reset_dlp_equ_noise1_reg1_9_inv_noise_power_scale/g
s/c_dlp_reset_equ_noise1_reg1_9_noise_scale_0/c_reset_dlp_equ_noise1_reg1_9_noise_scale_0/g
s/c_dlp_reset_equ_noise1_reg1_9_noise_scale_1/c_reset_dlp_equ_noise1_reg1_9_noise_scale_1/g
s/c_dlp_reset_equ_sf_latched_pdsch_scale_qam16/c_reset_dlp_equ_sf_latched_pdsch_scale_qam16/g
s/c_dlp_reset_equ_sf_latched_pdsch_scale_qam64/c_reset_dlp_equ_sf_latched_pdsch_scale_qam64/g
s/c_dlp_reset_equ_sf_latched_pdsch_scale_qpsk/c_reset_dlp_equ_sf_latched_pdsch_scale_qpsk/g
s/c_dlp_reset_equ_sf_latched_p_a/c_reset_dlp_equ_sf_latched_p_a/g
s/c_dlp_reset_equ_sf_latched_rho_b/c_reset_dlp_equ_sf_latched_rho_b/g
s/c_dlp_reset_event_cfi/c_reset_dlp_event_cfi/g
s/c_dlp_reset_event_config/c_reset_dlp_event_config/g
s/c_dlp_reset_event_pbch/c_reset_dlp_event_pbch/g
s/c_dlp_reset_event_pbch_overflow/c_reset_dlp_event_pbch_overflow/g
s/c_dlp_reset_event_pdcch/c_reset_dlp_event_pdcch/g
s/c_dlp_reset_event_pdcch_complete/c_reset_dlp_event_pdcch_complete/g
s/c_dlp_reset_event_pdcch_overflow/c_reset_dlp_event_pdcch_overflow/g
s/c_dlp_reset_event_phich/c_reset_dlp_event_phich/g
s/c_dlp_reset_event_ppu_fifo/c_reset_dlp_event_ppu_fifo/g
s/c_dlp_reset_event_soft/c_reset_dlp_event_soft/g
s/c_dlp_reset_event_subframe/c_reset_dlp_event_subframe/g
s/c_dlp_reset_event_timer_0/c_reset_dlp_event_timer_0/g
s/c_dlp_reset_event_timer_1/c_reset_dlp_event_timer_1/g
s/c_dlp_reset_event_mask_ppu/c_reset_dlp_event_mask_ppu/g
s/c_dlp_reset_event_mask_psp/c_reset_dlp_event_mask_psp/g
s/c_dlp_reset_event_mask_rpu/c_reset_dlp_event_mask_rpu/g
s/c_dlp_reset_event_zsp_cfi/c_reset_dlp_event_zsp_cfi/g
s/c_dlp_reset_event_zsp_config/c_reset_dlp_event_zsp_config/g
s/c_dlp_reset_event_zsp_pbch/c_reset_dlp_event_zsp_pbch/g
s/c_dlp_reset_event_zsp_pbch_overflow/c_reset_dlp_event_zsp_pbch_overflow/g
s/c_dlp_reset_event_zsp_pdcch/c_reset_dlp_event_zsp_pdcch/g
s/c_dlp_reset_event_zsp_pdcch_complete/c_reset_dlp_event_zsp_pdcch_complete/g
s/c_dlp_reset_event_zsp_pdcch_overflow/c_reset_dlp_event_zsp_pdcch_overflow/g
s/c_dlp_reset_event_zsp_phich/c_reset_dlp_event_zsp_phich/g
s/c_dlp_reset_event_zsp_ppu_fifo/c_reset_dlp_event_zsp_ppu_fifo/g
s/c_dlp_reset_event_zsp_soft/c_reset_dlp_event_zsp_soft/g
s/c_dlp_reset_event_zsp_subframe/c_reset_dlp_event_zsp_subframe/g
s/c_dlp_reset_event_zsp_timer_0/c_reset_dlp_event_zsp_timer_0/g
s/c_dlp_reset_event_zsp_timer_1/c_reset_dlp_event_zsp_timer_1/g
s/c_dlp_reset_event_zsp_mask_lpu/c_reset_dlp_event_zsp_mask_lpu/g
s/c_dlp_reset_event_zsp_mask_psp/c_reset_dlp_event_zsp_mask_psp/g
s/c_dlp_reset_event_zsp_mask_zsp/c_reset_dlp_event_zsp_mask_zsp/g
s/c_dlp_reset_fft_scale/c_reset_dlp_fft_scale/g
s/c_dlp_reset_fft_buf_idx_sel_cfg/c_reset_dlp_fft_buf_idx_sel_cfg/g
s/c_dlp_reset_fft_write_gate/c_reset_dlp_fft_write_gate/g
s/c_dlp_fft_write_gate_disable/eDLP_FFT_WRITE_GATE_DISABLE/g
s/c_dlp_fft_write_gate_enable/eDLP_FFT_WRITE_GATE_ENABLE/g
s/c_dlp_reset_input_capture_0_data_0/c_reset_dlp_input_capture_0_data_0/g
s/c_dlp_reset_input_capture_0_data_1/c_reset_dlp_input_capture_0_data_1/g
s/c_dlp_reset_input_capture_0_done/c_reset_dlp_input_capture_0_done/g
s/c_dlp_reset_input_capture_0_enable/c_reset_dlp_input_capture_0_enable/g
s/c_dlp_reset_input_capture_1_data_2/c_reset_dlp_input_capture_1_data_2/g
s/c_dlp_reset_input_capture_1_data_3/c_reset_dlp_input_capture_1_data_3/g
s/c_dlp_reset_intr_meas_lpu/c_reset_dlp_intr_meas_lpu/g
s/c_dlp_reset_intr_meas_lpu_mask/c_reset_dlp_intr_meas_lpu_mask/g
s/c_dlp_reset_last_symbol_buffer_index/c_reset_dlp_last_symbol_buffer_index/g
s/c_dlp_reset_last_symbol_index/c_reset_dlp_last_symbol_index/g
s/c_dlp_reset_lpctrl_tim_ref_snap_frame/c_reset_dlp_lpctrl_tim_ref_snap_frame/g
s/c_dlp_reset_lpctrl_tim_ref_snap_pre/c_reset_dlp_lpctrl_tim_ref_snap_pre/g
s/c_dlp_reset_lpctrl_tim_ref_snap_sample/c_reset_dlp_lpctrl_tim_ref_snap_sample/g
s/c_dlp_reset_lpctrl_tim_ref_snap_slot/c_reset_dlp_lpctrl_tim_ref_snap_slot/g
s/c_dlp_reset_masked_event_ppu/c_reset_dlp_masked_event_ppu/g
s/c_dlp_reset_masked_event_psp/c_reset_dlp_masked_event_psp/g
s/c_dlp_reset_masked_event_rpu/c_reset_dlp_masked_event_rpu/g
s/c_dlp_reset_masked_event_zsp_lpu/c_reset_dlp_masked_event_zsp_lpu/g
s/c_dlp_reset_masked_event_zsp_psp/c_reset_dlp_masked_event_zsp_psp/g
s/c_dlp_reset_masked_event_zsp_zsp/c_reset_dlp_masked_event_zsp_zsp/g
s/c_dlp_reset_master_ref_frame/c_reset_dlp_master_ref_frame/g
s/c_dlp_reset_master_ref_slot/c_reset_dlp_master_ref_slot/g
s/c_dlp_reset_master_ref_ts/c_reset_dlp_master_ref_ts/g
s/c_dlp_reset_n_cce_1/c_reset_dlp_n_cce_1/g
s/c_dlp_reset_n_cce_2/c_reset_dlp_n_cce_2/g
s/c_dlp_reset_n_cce_3/c_reset_dlp_n_cce_3/g
s/c_dlp_reset_n_re_groups_1/c_reset_dlp_n_re_groups_1/g
s/c_dlp_reset_n_re_groups_2/c_reset_dlp_n_re_groups_2/g
s/c_dlp_reset_n_re_groups_3/c_reset_dlp_n_re_groups_3/g
s/c_dlp_reset_n_re_groups_phich_mi/c_reset_dlp_n_re_groups_phich_mi/g
s/c_dlp_reset_pbch_accum_count/c_reset_dlp_pbch_accum_count/g
s/c_dlp_reset_pbch_early_stop_enable/c_reset_dlp_pbch_early_stop_enable/g
s/c_dlp_reset_pbch_enable/c_reset_dlp_pbch_enable/g
s/c_dlp_reset_pbch_frame_unknown/c_reset_dlp_pbch_frame_unknown/g
s/c_dlp_reset_pbch_f_mod_4/c_reset_dlp_pbch_f_mod_4/g
s/c_dlp_reset_pbch_iterations/c_reset_dlp_pbch_iterations/g
s/c_dlp_reset_pbch_length/c_reset_dlp_pbch_length/g
s/c_dlp_reset_pbch_max_shift/c_reset_dlp_pbch_max_shift/g
s/c_dlp_reset_pbch_new_data/c_reset_dlp_pbch_new_data/g
s/c_dlp_reset_pbch_sd_level/c_reset_dlp_pbch_sd_level/g
s/c_dlp_reset_pbch_tx_antennas/c_reset_dlp_pbch_tx_antennas/g
s/c_dlp_reset_pbch_antmask_0/c_reset_dlp_pbch_antmask_0/g
s/c_dlp_reset_pbch_antmask_1/c_reset_dlp_pbch_antmask_1/g
s/c_dlp_reset_pbch_antmask_2/c_reset_dlp_pbch_antmask_2/g
s/c_dlp_reset_pbch_data_content/c_reset_dlp_pbch_data_content/g
s/c_dlp_reset_pbch_data_rank/c_reset_dlp_pbch_data_rank/g
s/c_dlp_reset_pbch_data_tb/c_reset_dlp_pbch_data_tb/g
s/c_dlp_reset_pbch_metric_pred_is_max_state/c_reset_dlp_pbch_metric_pred_is_max_state/g
s/c_dlp_reset_pbch_metric_yam/c_reset_dlp_pbch_metric_yam/g
s/c_dlp_reset_pbch_offset_bank_1/c_reset_dlp_pbch_offset_bank_1/g
s/c_dlp_reset_pbch_offset_bank_2/c_reset_dlp_pbch_offset_bank_2/g
s/c_dlp_reset_pbch_offset_bank_3/c_reset_dlp_pbch_offset_bank_3/g
s/c_dlp_reset_pbch_offset_col_1/c_reset_dlp_pbch_offset_col_1/g
s/c_dlp_reset_pbch_offset_col_2/c_reset_dlp_pbch_offset_col_2/g
s/c_dlp_reset_pbch_offset_col_3/c_reset_dlp_pbch_offset_col_3/g
s/c_dlp_reset_pbch_offset_row_1/c_reset_dlp_pbch_offset_row_1/g
s/c_dlp_reset_pbch_offset_row_2/c_reset_dlp_pbch_offset_row_2/g
s/c_dlp_reset_pbch_offset_row_3/c_reset_dlp_pbch_offset_row_3/g
s/c_dlp_reset_pbch_yam_thresh/c_reset_dlp_pbch_yam_thresh/g
s/c_dlp_reset_pdcch_aggregation/c_reset_dlp_pdcch_aggregation/g
s/c_dlp_reset_pdcch_ant/c_reset_dlp_pdcch_ant/g
s/c_dlp_reset_pdcch_cce/c_reset_dlp_pdcch_cce/g
s/c_dlp_reset_pdcch_common/c_reset_dlp_pdcch_common/g
s/c_dlp_reset_pdcch_count/c_reset_dlp_pdcch_count/g
s/c_dlp_reset_pdcch_filter/c_reset_dlp_pdcch_filter/g
s/c_dlp_reset_pdcch_format/c_reset_dlp_pdcch_format/g
s/c_dlp_pdcch_format_0/eDLP_PDCCH_FORMAT_0/g
s/c_dlp_pdcch_format_1/eDLP_PDCCH_FORMAT_1/g
s/c_dlp_pdcch_format_1a/eDLP_PDCCH_FORMAT_1A/g
s/c_dlp_pdcch_format_1b/eDLP_PDCCH_FORMAT_1B/g
s/c_dlp_pdcch_format_1c/eDLP_PDCCH_FORMAT_1C/g
s/c_dlp_pdcch_format_1d/eDLP_PDCCH_FORMAT_1D/g
s/c_dlp_pdcch_format_2/eDLP_PDCCH_FORMAT_2/g
s/c_dlp_pdcch_format_2a/eDLP_PDCCH_FORMAT_2A/g
s/c_dlp_pdcch_format_3_3a/eDLP_PDCCH_FORMAT_3_3A/g
s/c_dlp_pdcch_format_1a_rach/eDLP_PDCCH_FORMAT_1A_RACH/g
s/c_dlp_pdcch_format_1a_sps_rel/eDLP_PDCCH_FORMAT_1A_SPS_REL/g
s/c_dlp_pdcch_format_2b/eDLP_PDCCH_FORMAT_2B/g
s/c_dlp_reset_pdcch_length/c_reset_dlp_pdcch_length/g
s/c_dlp_reset_pdcch_control_early_stop_enable/c_reset_dlp_pdcch_control_early_stop_enable/g
s/c_dlp_reset_pdcch_control_enable/c_reset_dlp_pdcch_control_enable/g
s/c_dlp_reset_pdcch_control_iterations_1/c_reset_dlp_pdcch_control_iterations_1/g
s/c_dlp_reset_pdcch_control_iterations_2/c_reset_dlp_pdcch_control_iterations_2/g
s/c_dlp_reset_pdcch_control_max_shift/c_reset_dlp_pdcch_control_max_shift/g
s/c_dlp_reset_pdcch_control_n_comm/c_reset_dlp_pdcch_control_n_comm/g
s/c_dlp_reset_pdcch_control_n_ue/c_reset_dlp_pdcch_control_n_ue/g
s/c_dlp_reset_pdcch_control_sd_level/c_reset_dlp_pdcch_control_sd_level/g
s/c_dlp_reset_pdcch_control_yam_thresh/c_reset_dlp_pdcch_control_yam_thresh/g
s/c_dlp_reset_pdcch_hi/c_reset_dlp_pdcch_hi/g
s/c_dlp_reset_pdcch_lo/c_reset_dlp_pdcch_lo/g
s/c_dlp_reset_pdcch_metric_pred_is_max_state/c_reset_dlp_pdcch_metric_pred_is_max_state/g
s/c_dlp_reset_pdcch_metric_rank/c_reset_dlp_pdcch_metric_rank/g
s/c_dlp_reset_pdcch_metric_tb/c_reset_dlp_pdcch_metric_tb/g
s/c_dlp_reset_pdcch_metric_yam/c_reset_dlp_pdcch_metric_yam/g
s/c_dlp_reset_pdcch_retry_n_cce/c_reset_dlp_pdcch_retry_n_cce/g
s/c_dlp_reset_pdcch_retry_n_re_groups/c_reset_dlp_pdcch_retry_n_re_groups/g
s/c_dlp_reset_pdcch_retry_phich_mi/c_reset_dlp_pdcch_retry_phich_mi/g
s/c_dlp_reset_pdsch_control_0_busy/c_reset_dlp_pdsch_control_0_busy/g
s/c_dlp_reset_pdsch_control_0_enable/c_reset_dlp_pdsch_control_0_enable/g
s/c_dlp_reset_pdsch_control_0_modulation/c_reset_dlp_pdsch_control_0_modulation/g
s/c_dlp_pdsch_control_modulation_bpsk/eDLP_PDSCH_CONTROL_MODULATION_BPSK/g
s/c_dlp_pdsch_control_modulation_qpsk/eDLP_PDSCH_CONTROL_MODULATION_QPSK/g
s/c_dlp_pdsch_control_modulation_qam16/eDLP_PDSCH_CONTROL_MODULATION_QAM16/g
s/c_dlp_pdsch_control_modulation_qam64/eDLP_PDSCH_CONTROL_MODULATION_QAM64/g
s/c_dlp_reset_pdsch_control_0_rnti/c_reset_dlp_pdsch_control_0_rnti/g
s/c_dlp_reset_pdsch_control_0_tx_mode/c_reset_dlp_pdsch_control_0_tx_mode/g
s/c_dlp_reset_pdsch_control_1_busy/c_reset_dlp_pdsch_control_1_busy/g
s/c_dlp_reset_pdsch_control_1_enable/c_reset_dlp_pdsch_control_1_enable/g
s/c_dlp_reset_pdsch_control_1_modulation/c_reset_dlp_pdsch_control_1_modulation/g
s/c_dlp_reset_pdsch_control_1_rnti/c_reset_dlp_pdsch_control_1_rnti/g
s/c_dlp_reset_pdsch_control_1_tx_mode/c_reset_dlp_pdsch_control_1_tx_mode/g
s/c_dlp_reset_pdsch_control_2_busy/c_reset_dlp_pdsch_control_2_busy/g
s/c_dlp_reset_pdsch_control_2_enable/c_reset_dlp_pdsch_control_2_enable/g
s/c_dlp_reset_pdsch_control_2_modulation/c_reset_dlp_pdsch_control_2_modulation/g
s/c_dlp_reset_pdsch_control_2_rnti/c_reset_dlp_pdsch_control_2_rnti/g
s/c_dlp_reset_pdsch_control_2_tx_mode/c_reset_dlp_pdsch_control_2_tx_mode/g
s/c_dlp_reset_pdsch_control_3_ap78/c_reset_dlp_pdsch_control_3_ap78/g
s/c_dlp_reset_pdsch_control_3_cw_swap/c_reset_dlp_pdsch_control_3_cw_swap/g
s/c_dlp_reset_pdsch_control_3_mbms/c_reset_dlp_pdsch_control_3_mbms/g
s/c_dlp_reset_pdsch_control_3_modulation/c_reset_dlp_pdsch_control_3_modulation/g
s/c_dlp_reset_pdsch_control_3_nscid/c_reset_dlp_pdsch_control_3_nscid/g
s/c_dlp_reset_pdsch_control_3_pa_scale/c_reset_dlp_pdsch_control_3_pa_scale/g
s/c_dlp_pdsch_control_3_pa_scale_none/eDLP_PDSCH_CONTROL_3_PA_SCALE_NONE/g
s/c_dlp_pdsch_control_3_pa_scale_m3db/eDLP_PDSCH_CONTROL_3_PA_SCALE_M3DB/g
s/c_dlp_pdsch_control_3_pa_scale_0db/eDLP_PDSCH_CONTROL_3_PA_SCALE_0DB/g
s/c_dlp_reset_pdsch_control_3_pmi/c_reset_dlp_pdsch_control_3_pmi/g
s/c_dlp_reset_pdsch_control_3_pm_mode/c_reset_dlp_pdsch_control_3_pm_mode/g
s/c_dlp_pdsch_control_3_pm_mode_explicit/eDLP_PDSCH_CONTROL_3_PM_MODE_EXPLICIT/g
s/c_dlp_pdsch_control_3_pm_mode_as_reported/eDLP_PDSCH_CONTROL_3_PM_MODE_AS_REPORTED/g
s/c_dlp_pdsch_control_3_pm_mode_as_reported_col2/eDLP_PDSCH_CONTROL_3_PM_MODE_AS_REPORTED_COL2/g
s/c_dlp_pdsch_control_3_pm_mode_cyclic/eDLP_PDSCH_CONTROL_3_PM_MODE_CYCLIC/g
s/c_dlp_reset_pdsch_control_3_rank/c_reset_dlp_pdsch_control_3_rank/g
s/c_dlp_reset_pdsch_control_3_ue_specific/c_reset_dlp_pdsch_control_3_ue_specific/g
s/c_dlp_reset_pdsch_trigger/c_reset_dlp_pdsch_trigger/g
s/c_dlp_reset_phich_0_code/c_reset_dlp_phich_0_code/g
s/c_dlp_reset_phich_0_data/c_reset_dlp_phich_0_data/g
s/c_dlp_reset_phich_0_enable/c_reset_dlp_phich_0_enable/g
s/c_dlp_reset_phich_0_group/c_reset_dlp_phich_0_group/g
s/c_dlp_reset_phich_1_code/c_reset_dlp_phich_1_code/g
s/c_dlp_reset_phich_1_data/c_reset_dlp_phich_1_data/g
s/c_dlp_reset_phich_1_enable/c_reset_dlp_phich_1_enable/g
s/c_dlp_reset_phich_1_group/c_reset_dlp_phich_1_group/g
s/c_dlp_reset_phich_delta_0/c_reset_dlp_phich_delta_0/g
s/c_dlp_reset_phich_delta_1/c_reset_dlp_phich_delta_1/g
s/c_dlp_reset_phich_delta_2/c_reset_dlp_phich_delta_2/g
s/c_dlp_reset_phich_location_n_symbols/c_reset_dlp_phich_location_n_symbols/g
s/c_dlp_reset_phich_location_reg0/c_reset_dlp_phich_location_reg0/g
s/c_dlp_reset_phich_location_reg1/c_reset_dlp_phich_location_reg1/g
s/c_dlp_reset_phich_location_reg2/c_reset_dlp_phich_location_reg2/g
s/c_dlp_reset_ppu_fifo_data/c_reset_dlp_ppu_fifo_data/g
s/c_dlp_reset_ppu_fifo_metadata/c_reset_dlp_ppu_fifo_metadata/g
s/c_dlp_reset_ppu_fifo_metadata_count/c_reset_dlp_ppu_fifo_metadata_count/g
s/c_dlp_reset_psp_zsp_event/c_reset_dlp_psp_zsp_event/g
s/c_dlp_reset_psp_zsp_event_mask_psp/c_reset_dlp_psp_zsp_event_mask_psp/g
s/c_dlp_reset_psp_zsp_event_mask_zsp/c_reset_dlp_psp_zsp_event_mask_zsp/g
s/c_dlp_reset_psp_zsp_masked_event_psp/c_reset_dlp_psp_zsp_masked_event_psp/g
s/c_dlp_reset_psp_zsp_masked_event_zsp/c_reset_dlp_psp_zsp_masked_event_zsp/g
s/c_dlp_reset_psp_zsp_reg_ba_0/c_reset_dlp_psp_zsp_reg_ba_0/g
s/c_dlp_reset_psp_zsp_reg_ba_1/c_reset_dlp_psp_zsp_reg_ba_1/g
s/c_dlp_reset_psp_zsp_reg_ba_10/c_reset_dlp_psp_zsp_reg_ba_10/g
s/c_dlp_reset_psp_zsp_reg_ba_11/c_reset_dlp_psp_zsp_reg_ba_11/g
s/c_dlp_reset_psp_zsp_reg_ba_12/c_reset_dlp_psp_zsp_reg_ba_12/g
s/c_dlp_reset_psp_zsp_reg_ba_13/c_reset_dlp_psp_zsp_reg_ba_13/g
s/c_dlp_reset_psp_zsp_reg_ba_14/c_reset_dlp_psp_zsp_reg_ba_14/g
s/c_dlp_reset_psp_zsp_reg_ba_15/c_reset_dlp_psp_zsp_reg_ba_15/g
s/c_dlp_reset_psp_zsp_reg_ba_2/c_reset_dlp_psp_zsp_reg_ba_2/g
s/c_dlp_reset_psp_zsp_reg_ba_3/c_reset_dlp_psp_zsp_reg_ba_3/g
s/c_dlp_reset_psp_zsp_reg_ba_4/c_reset_dlp_psp_zsp_reg_ba_4/g
s/c_dlp_reset_psp_zsp_reg_ba_5/c_reset_dlp_psp_zsp_reg_ba_5/g
s/c_dlp_reset_psp_zsp_reg_ba_6/c_reset_dlp_psp_zsp_reg_ba_6/g
s/c_dlp_reset_psp_zsp_reg_ba_7/c_reset_dlp_psp_zsp_reg_ba_7/g
s/c_dlp_reset_psp_zsp_reg_ba_8/c_reset_dlp_psp_zsp_reg_ba_8/g
s/c_dlp_reset_psp_zsp_reg_ba_9/c_reset_dlp_psp_zsp_reg_ba_9/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_0/c_reset_dlp_psp_zsp_reg_rd_ptr_0/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_1/c_reset_dlp_psp_zsp_reg_rd_ptr_1/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_10/c_reset_dlp_psp_zsp_reg_rd_ptr_10/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_11/c_reset_dlp_psp_zsp_reg_rd_ptr_11/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_12/c_reset_dlp_psp_zsp_reg_rd_ptr_12/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_13/c_reset_dlp_psp_zsp_reg_rd_ptr_13/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_14/c_reset_dlp_psp_zsp_reg_rd_ptr_14/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_15/c_reset_dlp_psp_zsp_reg_rd_ptr_15/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_2/c_reset_dlp_psp_zsp_reg_rd_ptr_2/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_3/c_reset_dlp_psp_zsp_reg_rd_ptr_3/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_4/c_reset_dlp_psp_zsp_reg_rd_ptr_4/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_5/c_reset_dlp_psp_zsp_reg_rd_ptr_5/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_6/c_reset_dlp_psp_zsp_reg_rd_ptr_6/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_7/c_reset_dlp_psp_zsp_reg_rd_ptr_7/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_8/c_reset_dlp_psp_zsp_reg_rd_ptr_8/g
s/c_dlp_reset_psp_zsp_reg_rd_ptr_9/c_reset_dlp_psp_zsp_reg_rd_ptr_9/g
s/c_dlp_reset_psp_zsp_reg_size_0/c_reset_dlp_psp_zsp_reg_size_0/g
s/c_dlp_reset_psp_zsp_reg_size_1/c_reset_dlp_psp_zsp_reg_size_1/g
s/c_dlp_reset_psp_zsp_reg_size_10/c_reset_dlp_psp_zsp_reg_size_10/g
s/c_dlp_reset_psp_zsp_reg_size_11/c_reset_dlp_psp_zsp_reg_size_11/g
s/c_dlp_reset_psp_zsp_reg_size_12/c_reset_dlp_psp_zsp_reg_size_12/g
s/c_dlp_reset_psp_zsp_reg_size_13/c_reset_dlp_psp_zsp_reg_size_13/g
s/c_dlp_reset_psp_zsp_reg_size_14/c_reset_dlp_psp_zsp_reg_size_14/g
s/c_dlp_reset_psp_zsp_reg_size_15/c_reset_dlp_psp_zsp_reg_size_15/g
s/c_dlp_reset_psp_zsp_reg_size_2/c_reset_dlp_psp_zsp_reg_size_2/g
s/c_dlp_reset_psp_zsp_reg_size_3/c_reset_dlp_psp_zsp_reg_size_3/g
s/c_dlp_reset_psp_zsp_reg_size_4/c_reset_dlp_psp_zsp_reg_size_4/g
s/c_dlp_reset_psp_zsp_reg_size_5/c_reset_dlp_psp_zsp_reg_size_5/g
s/c_dlp_reset_psp_zsp_reg_size_6/c_reset_dlp_psp_zsp_reg_size_6/g
s/c_dlp_reset_psp_zsp_reg_size_7/c_reset_dlp_psp_zsp_reg_size_7/g
s/c_dlp_reset_psp_zsp_reg_size_8/c_reset_dlp_psp_zsp_reg_size_8/g
s/c_dlp_reset_psp_zsp_reg_size_9/c_reset_dlp_psp_zsp_reg_size_9/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_0/c_reset_dlp_psp_zsp_reg_wr_ptr_0/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_1/c_reset_dlp_psp_zsp_reg_wr_ptr_1/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_10/c_reset_dlp_psp_zsp_reg_wr_ptr_10/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_11/c_reset_dlp_psp_zsp_reg_wr_ptr_11/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_12/c_reset_dlp_psp_zsp_reg_wr_ptr_12/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_13/c_reset_dlp_psp_zsp_reg_wr_ptr_13/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_14/c_reset_dlp_psp_zsp_reg_wr_ptr_14/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_15/c_reset_dlp_psp_zsp_reg_wr_ptr_15/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_2/c_reset_dlp_psp_zsp_reg_wr_ptr_2/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_3/c_reset_dlp_psp_zsp_reg_wr_ptr_3/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_4/c_reset_dlp_psp_zsp_reg_wr_ptr_4/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_5/c_reset_dlp_psp_zsp_reg_wr_ptr_5/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_6/c_reset_dlp_psp_zsp_reg_wr_ptr_6/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_7/c_reset_dlp_psp_zsp_reg_wr_ptr_7/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_8/c_reset_dlp_psp_zsp_reg_wr_ptr_8/g
s/c_dlp_reset_psp_zsp_reg_wr_ptr_9/c_reset_dlp_psp_zsp_reg_wr_ptr_9/g
s/c_dlp_reset_ref_meas_rs_count_0/c_reset_dlp_ref_meas_rs_count_0/g
s/c_dlp_reset_ref_meas_rs_count_1/c_reset_dlp_ref_meas_rs_count_1/g
s/c_dlp_reset_ref_meas_rs_count_2/c_reset_dlp_ref_meas_rs_count_2/g
s/c_dlp_reset_ref_meas_rs_count_3/c_reset_dlp_ref_meas_rs_count_3/g
s/c_dlp_reset_ref_meas_rs_count_4/c_reset_dlp_ref_meas_rs_count_4/g
s/c_dlp_reset_ref_meas_rs_count_5/c_reset_dlp_ref_meas_rs_count_5/g
s/c_dlp_reset_ref_meas_rs_count_6/c_reset_dlp_ref_meas_rs_count_6/g
s/c_dlp_reset_ref_meas_rs_count_7/c_reset_dlp_ref_meas_rs_count_7/g
s/c_dlp_reset_ref_meas_rx_0_energy_0/c_reset_dlp_ref_meas_rx_0_energy_0/g
s/c_dlp_reset_ref_meas_rx_0_energy_1/c_reset_dlp_ref_meas_rx_0_energy_1/g
s/c_dlp_reset_ref_meas_rx_0_energy_2/c_reset_dlp_ref_meas_rx_0_energy_2/g
s/c_dlp_reset_ref_meas_rx_0_energy_3/c_reset_dlp_ref_meas_rx_0_energy_3/g
s/c_dlp_reset_ref_meas_rx_0_energy_4/c_reset_dlp_ref_meas_rx_0_energy_4/g
s/c_dlp_reset_ref_meas_rx_0_energy_5/c_reset_dlp_ref_meas_rx_0_energy_5/g
s/c_dlp_reset_ref_meas_rx_0_energy_6/c_reset_dlp_ref_meas_rx_0_energy_6/g
s/c_dlp_reset_ref_meas_rx_0_energy_7/c_reset_dlp_ref_meas_rx_0_energy_7/g
s/c_dlp_reset_ref_meas_rx_1_energy_0/c_reset_dlp_ref_meas_rx_1_energy_0/g
s/c_dlp_reset_ref_meas_rx_1_energy_1/c_reset_dlp_ref_meas_rx_1_energy_1/g
s/c_dlp_reset_ref_meas_rx_1_energy_2/c_reset_dlp_ref_meas_rx_1_energy_2/g
s/c_dlp_reset_ref_meas_rx_1_energy_3/c_reset_dlp_ref_meas_rx_1_energy_3/g
s/c_dlp_reset_ref_meas_rx_1_energy_4/c_reset_dlp_ref_meas_rx_1_energy_4/g
s/c_dlp_reset_ref_meas_rx_1_energy_5/c_reset_dlp_ref_meas_rx_1_energy_5/g
s/c_dlp_reset_ref_meas_rx_1_energy_6/c_reset_dlp_ref_meas_rx_1_energy_6/g
s/c_dlp_reset_ref_meas_rx_1_energy_7/c_reset_dlp_ref_meas_rx_1_energy_7/g
s/c_dlp_reset_resource_allocation_0_type/c_reset_dlp_resource_allocation_0_type/g
s/c_dlp_resource_allocation_type_0/eDLP_RESOURCE_ALLOCATION_TYPE_0/g
s/c_dlp_resource_allocation_type_1/eDLP_RESOURCE_ALLOCATION_TYPE_1/g
s/c_dlp_resource_allocation_type_2loc/eDLP_RESOURCE_ALLOCATION_TYPE_2LOC/g
s/c_dlp_resource_allocation_type_2dist/eDLP_RESOURCE_ALLOCATION_TYPE_2DIST/g
s/c_dlp_reset_resource_allocation_0_value/c_reset_dlp_resource_allocation_0_value/g
s/c_dlp_reset_resource_allocation_1_type/c_reset_dlp_resource_allocation_1_type/g
s/c_dlp_reset_resource_allocation_1_value/c_reset_dlp_resource_allocation_1_value/g
s/c_dlp_reset_resource_allocation_2_type/c_reset_dlp_resource_allocation_2_type/g
s/c_dlp_reset_resource_allocation_2_value/c_reset_dlp_resource_allocation_2_value/g
s/c_dlp_reset_rnti_filter_0_enable/c_reset_dlp_rnti_filter_0_enable/g
s/c_dlp_reset_rnti_filter_0_format_0/c_reset_dlp_rnti_filter_0_format_0/g
s/c_dlp_reset_rnti_filter_0_match/c_reset_dlp_rnti_filter_0_match/g
s/c_dlp_reset_rnti_filter_0_metadata/c_reset_dlp_rnti_filter_0_metadata/g
s/c_dlp_reset_rnti_filter_0_rnti/c_reset_dlp_rnti_filter_0_rnti/g
s/c_dlp_reset_rnti_filter_1_enable/c_reset_dlp_rnti_filter_1_enable/g
s/c_dlp_reset_rnti_filter_1_format_0/c_reset_dlp_rnti_filter_1_format_0/g
s/c_dlp_reset_rnti_filter_1_match/c_reset_dlp_rnti_filter_1_match/g
s/c_dlp_reset_rnti_filter_1_metadata/c_reset_dlp_rnti_filter_1_metadata/g
s/c_dlp_reset_rnti_filter_1_rnti/c_reset_dlp_rnti_filter_1_rnti/g
s/c_dlp_reset_rnti_filter_10_enable/c_reset_dlp_rnti_filter_10_enable/g
s/c_dlp_reset_rnti_filter_10_format_0/c_reset_dlp_rnti_filter_10_format_0/g
s/c_dlp_reset_rnti_filter_10_match/c_reset_dlp_rnti_filter_10_match/g
s/c_dlp_reset_rnti_filter_10_metadata/c_reset_dlp_rnti_filter_10_metadata/g
s/c_dlp_reset_rnti_filter_10_rnti/c_reset_dlp_rnti_filter_10_rnti/g
s/c_dlp_reset_rnti_filter_2_enable/c_reset_dlp_rnti_filter_2_enable/g
s/c_dlp_reset_rnti_filter_2_format_0/c_reset_dlp_rnti_filter_2_format_0/g
s/c_dlp_reset_rnti_filter_2_match/c_reset_dlp_rnti_filter_2_match/g
s/c_dlp_reset_rnti_filter_2_metadata/c_reset_dlp_rnti_filter_2_metadata/g
s/c_dlp_reset_rnti_filter_2_rnti/c_reset_dlp_rnti_filter_2_rnti/g
s/c_dlp_reset_rnti_filter_3_enable/c_reset_dlp_rnti_filter_3_enable/g
s/c_dlp_reset_rnti_filter_3_format_0/c_reset_dlp_rnti_filter_3_format_0/g
s/c_dlp_reset_rnti_filter_3_match/c_reset_dlp_rnti_filter_3_match/g
s/c_dlp_reset_rnti_filter_3_metadata/c_reset_dlp_rnti_filter_3_metadata/g
s/c_dlp_reset_rnti_filter_3_rnti/c_reset_dlp_rnti_filter_3_rnti/g
s/c_dlp_reset_rnti_filter_4_enable/c_reset_dlp_rnti_filter_4_enable/g
s/c_dlp_reset_rnti_filter_4_format_0/c_reset_dlp_rnti_filter_4_format_0/g
s/c_dlp_reset_rnti_filter_4_match/c_reset_dlp_rnti_filter_4_match/g
s/c_dlp_reset_rnti_filter_4_metadata/c_reset_dlp_rnti_filter_4_metadata/g
s/c_dlp_reset_rnti_filter_4_rnti/c_reset_dlp_rnti_filter_4_rnti/g
s/c_dlp_reset_rnti_filter_5_enable/c_reset_dlp_rnti_filter_5_enable/g
s/c_dlp_reset_rnti_filter_5_format_0/c_reset_dlp_rnti_filter_5_format_0/g
s/c_dlp_reset_rnti_filter_5_match/c_reset_dlp_rnti_filter_5_match/g
s/c_dlp_reset_rnti_filter_5_metadata/c_reset_dlp_rnti_filter_5_metadata/g
s/c_dlp_reset_rnti_filter_5_rnti/c_reset_dlp_rnti_filter_5_rnti/g
s/c_dlp_reset_rnti_filter_6_enable/c_reset_dlp_rnti_filter_6_enable/g
s/c_dlp_reset_rnti_filter_6_format_0/c_reset_dlp_rnti_filter_6_format_0/g
s/c_dlp_reset_rnti_filter_6_match/c_reset_dlp_rnti_filter_6_match/g
s/c_dlp_reset_rnti_filter_6_metadata/c_reset_dlp_rnti_filter_6_metadata/g
s/c_dlp_reset_rnti_filter_6_rnti/c_reset_dlp_rnti_filter_6_rnti/g
s/c_dlp_reset_rnti_filter_7_enable/c_reset_dlp_rnti_filter_7_enable/g
s/c_dlp_reset_rnti_filter_7_format_0/c_reset_dlp_rnti_filter_7_format_0/g
s/c_dlp_reset_rnti_filter_7_match/c_reset_dlp_rnti_filter_7_match/g
s/c_dlp_reset_rnti_filter_7_metadata/c_reset_dlp_rnti_filter_7_metadata/g
s/c_dlp_reset_rnti_filter_7_rnti/c_reset_dlp_rnti_filter_7_rnti/g
s/c_dlp_reset_rnti_filter_8_enable/c_reset_dlp_rnti_filter_8_enable/g
s/c_dlp_reset_rnti_filter_8_format_0/c_reset_dlp_rnti_filter_8_format_0/g
s/c_dlp_reset_rnti_filter_8_match/c_reset_dlp_rnti_filter_8_match/g
s/c_dlp_reset_rnti_filter_8_metadata/c_reset_dlp_rnti_filter_8_metadata/g
s/c_dlp_reset_rnti_filter_8_rnti/c_reset_dlp_rnti_filter_8_rnti/g
s/c_dlp_reset_rnti_filter_9_enable/c_reset_dlp_rnti_filter_9_enable/g
s/c_dlp_reset_rnti_filter_9_format_0/c_reset_dlp_rnti_filter_9_format_0/g
s/c_dlp_reset_rnti_filter_9_match/c_reset_dlp_rnti_filter_9_match/g
s/c_dlp_reset_rnti_filter_9_metadata/c_reset_dlp_rnti_filter_9_metadata/g
s/c_dlp_reset_rnti_filter_9_rnti/c_reset_dlp_rnti_filter_9_rnti/g
s/c_dlp_reset_scd_pdsch_avg_qam16/c_reset_dlp_scd_pdsch_avg_qam16/g
s/c_dlp_reset_scd_pdsch_avg_qam64/c_reset_dlp_scd_pdsch_avg_qam64/g
s/c_dlp_reset_scd_pdsch_avg_qpsk/c_reset_dlp_scd_pdsch_avg_qpsk/g
s/c_dlp_reset_scd_sf_latched_pdsch_avg_qam16/c_reset_dlp_scd_sf_latched_pdsch_avg_qam16/g
s/c_dlp_reset_scd_sf_latched_pdsch_avg_qam64/c_reset_dlp_scd_sf_latched_pdsch_avg_qam64/g
s/c_dlp_reset_scd_sf_latched_pdsch_avg_qpsk/c_reset_dlp_scd_sf_latched_pdsch_avg_qpsk/g
s/c_dlp_reset_schedule_next_sf_present/c_reset_dlp_schedule_next_sf_present/g
s/c_dlp_reset_schedule_prev_sf_present/c_reset_dlp_schedule_prev_sf_present/g
s/c_dlp_reset_schedule_scd_symbols/c_reset_dlp_schedule_scd_symbols/g
s/c_dlp_reset_schedule_symbols/c_reset_dlp_schedule_symbols/g
s/c_dlp_reset_schedule_use_scd_symbols/c_reset_dlp_schedule_use_scd_symbols/g
s/c_dlp_reset_schedule_sf_latched_next_sf_present/c_reset_dlp_schedule_sf_latched_next_sf_present/g
s/c_dlp_reset_schedule_sf_latched_prev_sf_present/c_reset_dlp_schedule_sf_latched_prev_sf_present/g
s/c_dlp_reset_schedule_sf_latched_symbols/c_reset_dlp_schedule_sf_latched_symbols/g
s/c_dlp_reset_scratch_0/c_reset_dlp_scratch_0/g
s/c_dlp_reset_scratch_1/c_reset_dlp_scratch_1/g
s/c_dlp_reset_scratch_2/c_reset_dlp_scratch_2/g
s/c_dlp_reset_scratch_3/c_reset_dlp_scratch_3/g
s/c_dlp_reset_scratch_4/c_reset_dlp_scratch_4/g
s/c_dlp_reset_scratch_5/c_reset_dlp_scratch_5/g
s/c_dlp_reset_sf_pbch_enable/c_reset_dlp_sf_pbch_enable/g
s/c_dlp_reset_sf_pdcch_enable/c_reset_dlp_sf_pdcch_enable/g
s/c_dlp_reset_sw_rstn_arb/c_reset_dlp_sw_rstn_arb/g
s/c_dlp_reset_sw_rstn_bch/c_reset_dlp_sw_rstn_bch/g
s/c_dlp_reset_sw_rstn_ccd/c_reset_dlp_sw_rstn_ccd/g
s/c_dlp_reset_sw_rstn_crd/c_reset_dlp_sw_rstn_crd/g
s/c_dlp_reset_sw_rstn_cvd/c_reset_dlp_sw_rstn_cvd/g
s/c_dlp_reset_sw_rstn_dic/c_reset_dlp_sw_rstn_dic/g
s/c_dlp_reset_sw_rstn_equ/c_reset_dlp_sw_rstn_equ/g
s/c_dlp_reset_sw_rstn_fft/c_reset_dlp_sw_rstn_fft/g
s/c_dlp_reset_sw_rstn_scd/c_reset_dlp_sw_rstn_scd/g
s/c_dlp_reset_timer_compare_0_enable/c_reset_dlp_timer_compare_0_enable/g
s/c_dlp_reset_timer_compare_0_frame/c_reset_dlp_timer_compare_0_frame/g
s/c_dlp_reset_timer_compare_0_pre/c_reset_dlp_timer_compare_0_pre/g
s/c_dlp_reset_timer_compare_0_sample/c_reset_dlp_timer_compare_0_sample/g
s/c_dlp_reset_timer_compare_0_slot/c_reset_dlp_timer_compare_0_slot/g
s/c_dlp_reset_timer_compare_1_enable/c_reset_dlp_timer_compare_1_enable/g
s/c_dlp_reset_timer_compare_1_frame/c_reset_dlp_timer_compare_1_frame/g
s/c_dlp_reset_timer_compare_1_pre/c_reset_dlp_timer_compare_1_pre/g
s/c_dlp_reset_timer_compare_1_sample/c_reset_dlp_timer_compare_1_sample/g
s/c_dlp_reset_timer_compare_1_slot/c_reset_dlp_timer_compare_1_slot/g
s/c_dlp_reset_timer_tick_pre/c_reset_dlp_timer_tick_pre/g
s/c_dlp_reset_timer_tick_sample/c_reset_dlp_timer_tick_sample/g
s/c_dlp_reset_timer_tick_slot_0/c_reset_dlp_timer_tick_slot_0/g
s/c_dlp_reset_timer_tick_slot_1/c_reset_dlp_timer_tick_slot_1/g
s/c_dlp_reset_timing_ctrl_fft_trig/c_reset_dlp_timing_ctrl_fft_trig/g
s/c_dlp_reset_timing_ctrl_hold/c_reset_dlp_timing_ctrl_hold/g
s/c_dlp_reset_timing_ctrl_mode/c_reset_dlp_timing_ctrl_mode/g
s/c_dlp_timing_ctrl_mode_normal/eDLP_TIMING_CTRL_MODE_NORMAL/g
s/c_dlp_timing_ctrl_mode_extended/eDLP_TIMING_CTRL_MODE_EXTENDED/g
s/c_dlp_timing_ctrl_mode_mixed1/eDLP_TIMING_CTRL_MODE_MIXED1/g
s/c_dlp_timing_ctrl_mode_mixed2/eDLP_TIMING_CTRL_MODE_MIXED2/g
s/c_dlp_timing_ctrl_mode_mbsfn75/eDLP_TIMING_CTRL_MODE_MBSFN75/g
s/c_dlp_reset_timing_ctrl_sample_rate/c_reset_dlp_timing_ctrl_sample_rate/g
s/c_dlp_timing_ctrl_sample_rate_16ts/eDLP_TIMING_CTRL_SAMPLE_RATE_16TS/g
s/c_dlp_timing_ctrl_sample_rate_8ts/eDLP_TIMING_CTRL_SAMPLE_RATE_8TS/g
s/c_dlp_timing_ctrl_sample_rate_4ts/eDLP_TIMING_CTRL_SAMPLE_RATE_4TS/g
s/c_dlp_timing_ctrl_sample_rate_2ts/eDLP_TIMING_CTRL_SAMPLE_RATE_2TS/g
s/c_dlp_timing_ctrl_sample_rate_ts/eDLP_TIMING_CTRL_SAMPLE_RATE_TS/g
s/c_dlp_timing_ctrl_sample_rate_3ts_d4/eDLP_TIMING_CTRL_SAMPLE_RATE_3TS_D4/g
s/c_dlp_timing_ctrl_sample_rate_23_04c61/eDLP_TIMING_CTRL_SAMPLE_RATE_23_04C61/g
s/c_dlp_timing_ctrl_sample_rate_23_04c122/eDLP_TIMING_CTRL_SAMPLE_RATE_23_04C122/g
s/c_dlp_reset_timing_ctrl_symbol/c_reset_dlp_timing_ctrl_symbol/g
s/c_dlp_reset_timing_ctrl_sync/c_reset_dlp_timing_ctrl_sync/g
s/c_dlp_reset_timing_ctrl_update/c_reset_dlp_timing_ctrl_update/g
s/c_dlp_reset_timing_mbsfn_fft_trig/c_reset_dlp_timing_mbsfn_fft_trig/g
s/c_dlp_reset_timing_mbsfn_symbol/c_reset_dlp_timing_mbsfn_symbol/g
s/c_dlp_reset_timing_ref_frame/c_reset_dlp_timing_ref_frame/g
s/c_dlp_reset_timing_ref_pre/c_reset_dlp_timing_ref_pre/g
s/c_dlp_reset_timing_ref_sample/c_reset_dlp_timing_ref_sample/g
s/c_dlp_reset_timing_ref_slot/c_reset_dlp_timing_ref_slot/g
s/c_dlp_reset_timing_ref_tick/c_reset_dlp_timing_ref_tick/g
s/c_dlp_reset_timing_spec_frame/c_reset_dlp_timing_spec_frame/g
s/c_dlp_reset_timing_spec_pre/c_reset_dlp_timing_spec_pre/g
s/c_dlp_reset_timing_spec_sample/c_reset_dlp_timing_spec_sample/g
s/c_dlp_reset_timing_spec_slot/c_reset_dlp_timing_spec_slot/g
s/c_dlp_reset_vdbg_select_dest/c_reset_dlp_vdbg_select_dest/g
s/c_dlp_vdbg_select_dest_pcf_ph_ich/eDLP_VDBG_SELECT_DEST_PCF_PH_ICH/g
s/c_dlp_vdbg_select_dest_pdcch/eDLP_VDBG_SELECT_DEST_PDCCH/g
s/c_dlp_vdbg_select_dest_pbch/eDLP_VDBG_SELECT_DEST_PBCH/g
s/c_dlp_vdbg_select_dest_bep/eDLP_VDBG_SELECT_DEST_BEP/g
s/c_dlp_reset_vdbg_select_module/c_reset_dlp_vdbg_select_module/g
s/c_dlp_vdbg_select_module_no_output/eDLP_VDBG_SELECT_MODULE_NO_OUTPUT/g
s/c_dlp_vdbg_select_module_dlp_fft/eDLP_VDBG_SELECT_MODULE_DLP_FFT/g
s/c_dlp_vdbg_select_module_dlp_che/eDLP_VDBG_SELECT_MODULE_DLP_CHE/g
s/c_dlp_reset_vdbg_select_rx_ant/c_reset_dlp_vdbg_select_rx_ant/g
s/c_dlp_vdbg_select_rx_ant_0/eDLP_VDBG_SELECT_RX_ANT_0/g
s/c_dlp_vdbg_select_rx_ant_1/eDLP_VDBG_SELECT_RX_ANT_1/g
s/c_dlp_reset_vdbg_select_tx_ant/c_reset_dlp_vdbg_select_tx_ant/g
s/c_dlp_vdbg_select_tx_ant_0/eDLP_VDBG_SELECT_TX_ANT_0/g
s/c_dlp_vdbg_select_tx_ant_1/eDLP_VDBG_SELECT_TX_ANT_1/g
s/c_dlp_vdbg_select_tx_ant_2/eDLP_VDBG_SELECT_TX_ANT_2/g
s/c_dlp_vdbg_select_tx_ant_3/eDLP_VDBG_SELECT_TX_ANT_3/g
s/c_dlp_reset_viterbi_cfg_use_new_fsm/c_reset_dlp_viterbi_cfg_use_new_fsm/g
s/c_dlp_reset_zsp_svtaddr/c_reset_dlp_zsp_svtaddr/g
#drf
s/c_drf_reset_bank_id_idx/c_reset_drf_bank_id_idx/g
s/c_drf_reset_bank_id_val/c_reset_drf_bank_id_val/g
s/c_drf_reset_bypass_ram_activity_bypass_frame_buf_act/c_reset_drf_bypass_ram_activity_bypass_frame_buf_act/g
s/c_drf_reset_bypass_ram_activity_bypass_rx0_activity/c_reset_drf_bypass_ram_activity_bypass_rx0_activity/g
s/c_drf_reset_bypass_ram_activity_bypass_rx1_activity/c_reset_drf_bypass_ram_activity_bypass_rx1_activity/g
s/c_drf_reset_bypass_ram_activity_bypass_tx_activity/c_reset_drf_bypass_ram_activity_bypass_tx_activity/g
s/c_drf_reset_confcal/c_reset_drf_confcal/g
s/c_drf_reset_controller_status_clk_test_tx/c_reset_drf_controller_status_clk_test_tx/g
s/c_drf_reset_controller_status_en_dither_rx/c_reset_drf_controller_status_en_dither_rx/g
s/c_drf_reset_controller_status_en_dither_tx/c_reset_drf_controller_status_en_dither_tx/g
s/c_drf_reset_controller_status_en_duty_cycle_rx/c_reset_drf_controller_status_en_duty_cycle_rx/g
s/c_drf_reset_controller_status_en_duty_cycle_tx/c_reset_drf_controller_status_en_duty_cycle_tx/g
s/c_drf_reset_controller_status_en_hibernate/c_reset_drf_controller_status_en_hibernate/g
s/c_drf_reset_controller_status_en_nack_rx/c_reset_drf_controller_status_en_nack_rx/g
s/c_drf_reset_controller_status_en_nack_tx/c_reset_drf_controller_status_en_nack_tx/g
s/c_drf_reset_controller_status_line_lbk_test_conf_rx/c_reset_drf_controller_status_line_lbk_test_conf_rx/g
s/c_drf_reset_controller_status_line_lbk_test_rx/c_reset_drf_controller_status_line_lbk_test_rx/g
s/c_drf_reset_controller_status_line_lbk_test_tx/c_reset_drf_controller_status_line_lbk_test_tx/g
s/c_drf_reset_controller_status_logic_lbk_test_tx/c_reset_drf_controller_status_logic_lbk_test_tx/g
s/c_drf_reset_controller_status_ping_req_tx/c_reset_drf_controller_status_ping_req_tx/g
s/c_drf_reset_controller_status_state_rx/c_reset_drf_controller_status_state_rx/g
s/c_drf_reset_controller_status_state_tx/c_reset_drf_controller_status_state_tx/g
s/c_drf_reset_controller_status_test_off_tx/c_reset_drf_controller_status_test_off_tx/g
s/c_drf_reset_ctrl_config_clear_buf_on_eot/c_reset_drf_ctrl_config_clear_buf_on_eot/g
s/c_drf_reset_ctrl_config_clr_cri_hist_tx_reg_bank/c_reset_drf_ctrl_config_clr_cri_hist_tx_reg_bank/g
s/c_drf_reset_ctrl_config_clr_cri_rx_reg_bank/c_reset_drf_ctrl_config_clr_cri_rx_reg_bank/g
s/c_drf_reset_ctrl_config_clr_cri_tx_reg_bank/c_reset_drf_ctrl_config_clr_cri_tx_reg_bank/g
s/c_drf_reset_ctrl_config_clr_nack_counter_tx/c_reset_drf_ctrl_config_clr_nack_counter_tx/g
s/c_drf_reset_ctrl_config_disable_auto_req/c_reset_drf_ctrl_config_disable_auto_req/g
s/c_drf_reset_ctrl_config_dlc_tx/c_reset_drf_ctrl_config_dlc_tx/g
s/c_drf_reset_ctrl_config_en_flow_control_tx/c_reset_drf_ctrl_config_en_flow_control_tx/g
s/c_drf_reset_ctrl_config_eot/c_reset_drf_ctrl_config_eot/g
s/c_drf_reset_ctrl_config_invert_crc_rx/c_reset_drf_ctrl_config_invert_crc_rx/g
s/c_drf_reset_ctrl_config_invert_crc_tx/c_reset_drf_ctrl_config_invert_crc_tx/g
s/c_drf_reset_ctrl_config_oper_mode/c_reset_drf_ctrl_config_oper_mode/g
s/c_drf_reset_ctrl_config_sdlc_ext_header_tx/c_reset_drf_ctrl_config_sdlc_ext_header_tx/g
s/c_drf_reset_debug_sel/c_reset_drf_debug_sel/g
s/c_drf_reset_digrf_control_digrfen/c_reset_drf_digrf_control_digrfen/g
s/c_drf_reset_digrf_control_refclken/c_reset_drf_digrf_control_refclken/g
s/c_drf_reset_fifo_flush_control_clear_rbclc_fifo/c_reset_drf_fifo_flush_control_clear_rbclc_fifo/g
s/c_drf_reset_fifo_flush_control_clear_rhlclc_fifo/c_reset_drf_fifo_flush_control_clear_rhlclc_fifo/g
s/c_drf_reset_fifo_flush_control_clear_riclc_fifo/c_reset_drf_fifo_flush_control_clear_riclc_fifo/g
s/c_drf_reset_fifo_flush_control_clear_rnclc_fifo/c_reset_drf_fifo_flush_control_clear_rnclc_fifo/g
s/c_drf_reset_fifo_flush_control_clear_rsclc_fifo/c_reset_drf_fifo_flush_control_clear_rsclc_fifo/g
s/c_drf_reset_fifo_flush_control_clear_rx_iq_buffer_0/c_reset_drf_fifo_flush_control_clear_rx_iq_buffer_0/g
s/c_drf_reset_fifo_flush_control_clear_rx_iq_buffer_1/c_reset_drf_fifo_flush_control_clear_rx_iq_buffer_1/g
s/c_drf_reset_fifo_flush_control_clear_tx_buffer/c_reset_drf_fifo_flush_control_clear_tx_buffer/g
s/c_drf_reset_fifo_flush_control_clear_tx_control_fifo/c_reset_drf_fifo_flush_control_clear_tx_control_fifo/g
s/c_drf_reset_fifo_flush_control_clear_tx_radio_fifo/c_reset_drf_fifo_flush_control_clear_tx_radio_fifo/g
s/c_drf_reset_fpga_version/c_reset_drf_fpga_version/g
s/c_drf_reset_idle_symbol_threshold/c_reset_drf_idle_symbol_threshold/g
s/c_drf_reset_interrupt_1_rx_clc0_received/c_reset_drf_interrupt_1_rx_clc0_received/g
s/c_drf_reset_interrupt_1_rx_clc1_received/c_reset_drf_interrupt_1_rx_clc1_received/g
s/c_drf_reset_interrupt_1_rx_clc2_received/c_reset_drf_interrupt_1_rx_clc2_received/g
s/c_drf_reset_interrupt_1_rx_clc3_received/c_reset_drf_interrupt_1_rx_clc3_received/g
s/c_drf_reset_interrupt_1_rx_clc4_received/c_reset_drf_interrupt_1_rx_clc4_received/g
s/c_drf_reset_interrupt_1_rx_clc5_received/c_reset_drf_interrupt_1_rx_clc5_received/g
s/c_drf_reset_interrupt_1_rx_clc6_received/c_reset_drf_interrupt_1_rx_clc6_received/g
s/c_drf_reset_interrupt_1_rx_clc7_received/c_reset_drf_interrupt_1_rx_clc7_received/g
s/c_drf_reset_interrupt_1_rx_dlc0_received/c_reset_drf_interrupt_1_rx_dlc0_received/g
s/c_drf_reset_interrupt_1_rx_dlc1_received/c_reset_drf_interrupt_1_rx_dlc1_received/g
s/c_drf_reset_interrupt_1_rx_dlc2_received/c_reset_drf_interrupt_1_rx_dlc2_received/g
s/c_drf_reset_interrupt_1_rx_dlc3_received/c_reset_drf_interrupt_1_rx_dlc3_received/g
s/c_drf_reset_interrupt_1_rx_dlc4_received/c_reset_drf_interrupt_1_rx_dlc4_received/g
s/c_drf_reset_interrupt_1_rx_dlc5_received/c_reset_drf_interrupt_1_rx_dlc5_received/g
s/c_drf_reset_interrupt_1_rx_dlc6_received/c_reset_drf_interrupt_1_rx_dlc6_received/g
s/c_drf_reset_interrupt_1_rx_dlc7_received/c_reset_drf_interrupt_1_rx_dlc7_received/g
s/c_drf_reset_interrupt_1_tx_clc0_sent/c_reset_drf_interrupt_1_tx_clc0_sent/g
s/c_drf_reset_interrupt_1_tx_clc1_sent/c_reset_drf_interrupt_1_tx_clc1_sent/g
s/c_drf_reset_interrupt_1_tx_clc2_sent/c_reset_drf_interrupt_1_tx_clc2_sent/g
s/c_drf_reset_interrupt_1_tx_clc3_sent/c_reset_drf_interrupt_1_tx_clc3_sent/g
s/c_drf_reset_interrupt_1_tx_clc4_sent/c_reset_drf_interrupt_1_tx_clc4_sent/g
s/c_drf_reset_interrupt_1_tx_clc5_sent/c_reset_drf_interrupt_1_tx_clc5_sent/g
s/c_drf_reset_interrupt_1_tx_clc6_sent/c_reset_drf_interrupt_1_tx_clc6_sent/g
s/c_drf_reset_interrupt_1_tx_clc7_sent/c_reset_drf_interrupt_1_tx_clc7_sent/g
s/c_drf_reset_interrupt_1_tx_dlc0_sent/c_reset_drf_interrupt_1_tx_dlc0_sent/g
s/c_drf_reset_interrupt_1_tx_dlc1_sent/c_reset_drf_interrupt_1_tx_dlc1_sent/g
s/c_drf_reset_interrupt_1_tx_dlc2_sent/c_reset_drf_interrupt_1_tx_dlc2_sent/g
s/c_drf_reset_interrupt_1_tx_dlc3_sent/c_reset_drf_interrupt_1_tx_dlc3_sent/g
s/c_drf_reset_interrupt_1_tx_dlc4_sent/c_reset_drf_interrupt_1_tx_dlc4_sent/g
s/c_drf_reset_interrupt_1_tx_dlc5_sent/c_reset_drf_interrupt_1_tx_dlc5_sent/g
s/c_drf_reset_interrupt_1_tx_dlc6_sent/c_reset_drf_interrupt_1_tx_dlc6_sent/g
s/c_drf_reset_interrupt_1_tx_dlc7_sent/c_reset_drf_interrupt_1_tx_dlc7_sent/g
s/c_drf_reset_interrupt_2_conf_update/c_reset_drf_interrupt_2_conf_update/g
s/c_drf_reset_interrupt_2_conf_update_req/c_reset_drf_interrupt_2_conf_update_req/g
s/c_drf_reset_interrupt_2_crc_error/c_reset_drf_interrupt_2_crc_error/g
s/c_drf_reset_interrupt_2_error_arq_rx/c_reset_drf_interrupt_2_error_arq_rx/g
s/c_drf_reset_interrupt_2_error_marker_seq/c_reset_drf_interrupt_2_error_marker_seq/g
s/c_drf_reset_interrupt_2_error_riclc_rx/c_reset_drf_interrupt_2_error_riclc_rx/g
s/c_drf_reset_interrupt_2_fatal_error_received/c_reset_drf_interrupt_2_fatal_error_received/g
s/c_drf_reset_interrupt_2_nack_detected/c_reset_drf_interrupt_2_nack_detected/g
s/c_drf_reset_interrupt_2_phy_error/c_reset_drf_interrupt_2_phy_error/g
s/c_drf_reset_interrupt_2_ping_received/c_reset_drf_interrupt_2_ping_received/g
s/c_drf_reset_interrupt_2_rx_radio_full_0/c_reset_drf_interrupt_2_rx_radio_full_0/g
s/c_drf_reset_interrupt_2_rx_radio_full_1/c_reset_drf_interrupt_2_rx_radio_full_1/g
s/c_drf_reset_interrupt_2_tx_radio_full/c_reset_drf_interrupt_2_tx_radio_full/g
s/c_drf_reset_k_k_rx/c_reset_drf_k_k_rx/g
s/c_drf_reset_k_k_tx/c_reset_drf_k_k_tx/g
s/c_drf_reset_lanes_state_lanes_hs_rx/c_reset_drf_lanes_state_lanes_hs_rx/g
s/c_drf_reset_lanes_state_lanes_hs_tx/c_reset_drf_lanes_state_lanes_hs_tx/g
s/c_drf_reset_lanes_state_lanes_sys_rx/c_reset_drf_lanes_state_lanes_sys_rx/g
s/c_drf_reset_lanes_state_lanes_sys_tx/c_reset_drf_lanes_state_lanes_sys_tx/g
s/c_drf_reset_m_m_hs_rx/c_reset_drf_m_m_hs_rx/g
s/c_drf_reset_m_m_hs_tx/c_reset_drf_m_m_hs_tx/g
s/c_drf_reset_m_m_sys_rx/c_reset_drf_m_m_sys_rx/g
s/c_drf_reset_m_m_sys_tx/c_reset_drf_m_m_sys_tx/g
s/c_drf_reset_markers_eof/c_reset_drf_markers_eof/g
s/c_drf_reset_markers_eot/c_reset_drf_markers_eot/g
s/c_drf_reset_markers_sof/c_reset_drf_markers_sof/g
s/c_drf_reset_mask_interrupt_1/c_reset_drf_mask_interrupt_1/g
s/c_drf_reset_mask_interrupt_2/c_reset_drf_mask_interrupt_2/g
s/c_drf_reset_mphy_cfg_clkdiv_100us_max_count/c_reset_drf_mphy_cfg_clkdiv_100us_max_count/g
s/c_drf_reset_mphy_cfg_clkdiv_ctrl_cfg_clkdiv/c_reset_drf_mphy_cfg_clkdiv_ctrl_cfg_clkdiv/g
s/c_drf_reset_mphy_cfg_clkdiv_mphy_cfg_clkdiv/c_reset_drf_mphy_cfg_clkdiv_mphy_cfg_clkdiv/g
s/c_drf_reset_mphy_configuration_sr_rx/c_reset_drf_mphy_configuration_sr_rx/g
s/c_drf_reset_mphy_configuration_sr_tx/c_reset_drf_mphy_configuration_sr_tx/g
s/c_drf_reset_mphy_configuration_swap_pins_rx/c_reset_drf_mphy_configuration_swap_pins_rx/g
s/c_drf_reset_mphy_configuration_swap_pins_tx/c_reset_drf_mphy_configuration_swap_pins_tx/g
s/c_drf_reset_mphy_configuration_swing_rx/c_reset_drf_mphy_configuration_swing_rx/g
s/c_drf_reset_mphy_configuration_swing_tx/c_reset_drf_mphy_configuration_swing_tx/g
s/c_drf_reset_mphy_configuration_term_rx/c_reset_drf_mphy_configuration_term_rx/g
s/c_drf_reset_mphy_configuration_term_tx/c_reset_drf_mphy_configuration_term_tx/g
s/c_drf_reset_mphy_control_en_phy/c_reset_drf_mphy_control_en_phy/g
s/c_drf_reset_mphy_control_en_phy_dither/c_reset_drf_mphy_control_en_phy_dither/g
s/c_drf_reset_mphy_control_phy_cb_reset/c_reset_drf_mphy_control_phy_cb_reset/g
s/c_drf_reset_mphy_control_phy_conf_064_trigger/c_reset_drf_mphy_control_phy_conf_064_trigger/g
s/c_drf_reset_mphy_control_phy_ref_clk_ref/c_reset_drf_mphy_control_phy_ref_clk_ref/g
s/c_drf_reset_mphy_control_phy_rx_reset_0/c_reset_drf_mphy_control_phy_rx_reset_0/g
s/c_drf_reset_mphy_control_phy_rx_reset_1/c_reset_drf_mphy_control_phy_rx_reset_1/g
s/c_drf_reset_mphy_control_phy_tx_linereset/c_reset_drf_mphy_control_phy_tx_linereset/g
s/c_drf_reset_mphy_control_phy_tx_reset/c_reset_drf_mphy_control_phy_tx_reset/g
s/c_drf_reset_mphy_control_reserved/c_reset_drf_mphy_control_reserved/g
s/c_drf_reset_number_of_nacks/c_reset_drf_number_of_nacks/g
s/c_drf_reset_p_p_hs_rx/c_reset_drf_p_p_hs_rx/g
s/c_drf_reset_p_p_hs_tx/c_reset_drf_p_p_hs_tx/g
s/c_drf_reset_p_p_sys_rx/c_reset_drf_p_p_sys_rx/g
s/c_drf_reset_p_p_sys_tx/c_reset_drf_p_p_sys_tx/g
s/c_drf_reset_phy_cb_access_phy_cb_attr/c_reset_drf_phy_cb_access_phy_cb_attr/g
s/c_drf_reset_phy_cb_access_phy_cb_inline/c_reset_drf_phy_cb_access_phy_cb_inline/g
s/c_drf_reset_phy_cb_access_phy_cb_rw/c_reset_drf_phy_cb_access_phy_cb_rw/g
s/c_drf_reset_phy_cb_access_phy_cb_updt/c_reset_drf_phy_cb_access_phy_cb_updt/g
s/c_drf_reset_phy_cb_access_phy_cb_val/c_reset_drf_phy_cb_access_phy_cb_val/g
s/c_drf_reset_phy_conf_status_cb_empty/c_reset_drf_phy_conf_status_cb_empty/g
s/c_drf_reset_phy_conf_status_cb_full/c_reset_drf_phy_conf_status_cb_full/g
s/c_drf_reset_phy_conf_status_phy_rd_empty/c_reset_drf_phy_conf_status_phy_rd_empty/g
s/c_drf_reset_phy_conf_status_phy_rd_full/c_reset_drf_phy_conf_status_phy_rd_full/g
s/c_drf_reset_phy_conf_status_rx_empty/c_reset_drf_phy_conf_status_rx_empty/g
s/c_drf_reset_phy_conf_status_rx_empty_1/c_reset_drf_phy_conf_status_rx_empty_1/g
s/c_drf_reset_phy_conf_status_rx_full/c_reset_drf_phy_conf_status_rx_full/g
s/c_drf_reset_phy_conf_status_rx_full_1/c_reset_drf_phy_conf_status_rx_full_1/g
s/c_drf_reset_phy_conf_status_tx_empty/c_reset_drf_phy_conf_status_tx_empty/g
s/c_drf_reset_phy_conf_status_tx_full/c_reset_drf_phy_conf_status_tx_full/g
s/c_drf_reset_phy_read_data_phy_attr/c_reset_drf_phy_read_data_phy_attr/g
s/c_drf_reset_phy_read_data_phy_rd_src/c_reset_drf_phy_read_data_phy_rd_src/g
s/c_drf_reset_phy_read_data_phy_rd_val/c_reset_drf_phy_read_data_phy_rd_val/g
s/c_drf_reset_phy_rx_access_phy_rx_attr/c_reset_drf_phy_rx_access_phy_rx_attr/g
s/c_drf_reset_phy_rx_access_phy_rx_inline/c_reset_drf_phy_rx_access_phy_rx_inline/g
s/c_drf_reset_phy_rx_access_phy_rx_rw/c_reset_drf_phy_rx_access_phy_rx_rw/g
s/c_drf_reset_phy_rx_access_phy_rx_sel/c_reset_drf_phy_rx_access_phy_rx_sel/g
s/c_drf_reset_phy_rx_access_phy_rx_updt/c_reset_drf_phy_rx_access_phy_rx_updt/g
s/c_drf_reset_phy_rx_access_phy_rx_val/c_reset_drf_phy_rx_access_phy_rx_val/g
s/c_drf_reset_phy_tx_access_phy_tx_attr/c_reset_drf_phy_tx_access_phy_tx_attr/g
s/c_drf_reset_phy_tx_access_phy_tx_inline/c_reset_drf_phy_tx_access_phy_tx_inline/g
s/c_drf_reset_phy_tx_access_phy_tx_rw/c_reset_drf_phy_tx_access_phy_tx_rw/g
s/c_drf_reset_phy_tx_access_phy_tx_updt/c_reset_drf_phy_tx_access_phy_tx_updt/g
s/c_drf_reset_phy_tx_access_phy_tx_val/c_reset_drf_phy_tx_access_phy_tx_val/g
s/c_drf_reset_power_on_reset/c_reset_drf_power_on_reset/g
s/c_drf_reset_prbs_config_prbs_init/c_reset_drf_prbs_config_prbs_init/g
s/c_drf_reset_prbs_config_prbs_poly/c_reset_drf_prbs_config_prbs_poly/g
s/c_drf_reset_prog_sync_pattern_1_2_sync_pattern_1/c_reset_drf_prog_sync_pattern_1_2_sync_pattern_1/g
s/c_drf_reset_prog_sync_pattern_1_2_sync_pattern_2/c_reset_drf_prog_sync_pattern_1_2_sync_pattern_2/g
s/c_drf_reset_radio_buffers_config_buff_1_dlc/c_reset_drf_radio_buffers_config_buff_1_dlc/g
s/c_drf_reset_radio_buffers_config_buff_2_dlc/c_reset_drf_radio_buffers_config_buff_2_dlc/g
s/c_drf_reset_radio_buffers_config_reserved0/c_reset_drf_radio_buffers_config_reserved0/g
s/c_drf_reset_radio_buffers_config_reserved1/c_reset_drf_radio_buffers_config_reserved1/g
s/c_drf_reset_rbclc_data/c_reset_drf_rbclc_data/g
s/c_drf_reset_rbclc_status_empty/c_reset_drf_rbclc_status_empty/g
s/c_drf_reset_rbclc_status_full/c_reset_drf_rbclc_status_full/g
s/c_drf_reset_rbclc_status_word_count/c_reset_drf_rbclc_status_word_count/g
s/c_drf_reset_rhlclc_data/c_reset_drf_rhlclc_data/g
s/c_drf_reset_rhlclc_status_empty/c_reset_drf_rhlclc_status_empty/g
s/c_drf_reset_rhlclc_status_full/c_reset_drf_rhlclc_status_full/g
s/c_drf_reset_rhlclc_status_word_count/c_reset_drf_rhlclc_status_word_count/g
s/c_drf_reset_riclc_data/c_reset_drf_riclc_data/g
s/c_drf_reset_riclc_status_empty/c_reset_drf_riclc_status_empty/g
s/c_drf_reset_riclc_status_full/c_reset_drf_riclc_status_full/g
s/c_drf_reset_riclc_status_word_count/c_reset_drf_riclc_status_word_count/g
s/c_drf_reset_rnclc_data/c_reset_drf_rnclc_data/g
s/c_drf_reset_rnclc_status_empty/c_reset_drf_rnclc_status_empty/g
s/c_drf_reset_rnclc_status_full/c_reset_drf_rnclc_status_full/g
s/c_drf_reset_rnclc_status_word_count/c_reset_drf_rnclc_status_word_count/g
s/c_drf_reset_rsclc_data/c_reset_drf_rsclc_data/g
s/c_drf_reset_rsclc_status_empty/c_reset_drf_rsclc_status_empty/g
s/c_drf_reset_rsclc_status_full/c_reset_drf_rsclc_status_full/g
s/c_drf_reset_rsclc_status_word_count/c_reset_drf_rsclc_status_word_count/g
s/c_drf_reset_rx_clc_param_0_3_rx_clc0_len/c_reset_drf_rx_clc_param_0_3_rx_clc0_len/g
s/c_drf_reset_rx_clc_param_0_3_rx_clc1_len/c_reset_drf_rx_clc_param_0_3_rx_clc1_len/g
s/c_drf_reset_rx_clc_param_0_3_rx_clc2_len/c_reset_drf_rx_clc_param_0_3_rx_clc2_len/g
s/c_drf_reset_rx_clc_param_0_3_rx_clc3_len/c_reset_drf_rx_clc_param_0_3_rx_clc3_len/g
s/c_drf_reset_rx_clc_param_4_7_rx_clc4_len/c_reset_drf_rx_clc_param_4_7_rx_clc4_len/g
s/c_drf_reset_rx_clc_param_4_7_rx_clc6_len/c_reset_drf_rx_clc_param_4_7_rx_clc6_len/g
s/c_drf_reset_rx_dlc_param_0_1_rx_dlc0_iq_len/c_reset_drf_rx_dlc_param_0_1_rx_dlc0_iq_len/g
s/c_drf_reset_rx_dlc_param_0_1_rx_dlc0_iq_num/c_reset_drf_rx_dlc_param_0_1_rx_dlc0_iq_num/g
s/c_drf_reset_rx_dlc_param_0_1_rx_dlc1_iq_len/c_reset_drf_rx_dlc_param_0_1_rx_dlc1_iq_len/g
s/c_drf_reset_rx_dlc_param_0_1_rx_dlc1_iq_num/c_reset_drf_rx_dlc_param_0_1_rx_dlc1_iq_num/g
s/c_drf_reset_rx_dlc_param_2_3_rx_dlc2_iq_len/c_reset_drf_rx_dlc_param_2_3_rx_dlc2_iq_len/g
s/c_drf_reset_rx_dlc_param_2_3_rx_dlc2_iq_num/c_reset_drf_rx_dlc_param_2_3_rx_dlc2_iq_num/g
s/c_drf_reset_rx_dlc_param_2_3_rx_dlc3_iq_len/c_reset_drf_rx_dlc_param_2_3_rx_dlc3_iq_len/g
s/c_drf_reset_rx_dlc_param_2_3_rx_dlc3_iq_num/c_reset_drf_rx_dlc_param_2_3_rx_dlc3_iq_num/g
s/c_drf_reset_rx_dlc_param_4_5_rx_dlc4_iq_len/c_reset_drf_rx_dlc_param_4_5_rx_dlc4_iq_len/g
s/c_drf_reset_rx_dlc_param_4_5_rx_dlc4_iq_num/c_reset_drf_rx_dlc_param_4_5_rx_dlc4_iq_num/g
s/c_drf_reset_rx_dlc_param_4_5_rx_dlc5_iq_len/c_reset_drf_rx_dlc_param_4_5_rx_dlc5_iq_len/g
s/c_drf_reset_rx_dlc_param_4_5_rx_dlc5_iq_num/c_reset_drf_rx_dlc_param_4_5_rx_dlc5_iq_num/g
s/c_drf_reset_rx_dlc_param_6_7_rx_dlc6_iq_len/c_reset_drf_rx_dlc_param_6_7_rx_dlc6_iq_len/g
s/c_drf_reset_rx_dlc_param_6_7_rx_dlc6_iq_num/c_reset_drf_rx_dlc_param_6_7_rx_dlc6_iq_num/g
s/c_drf_reset_rx_dlc_param_6_7_rx_dlc7_iq_len/c_reset_drf_rx_dlc_param_6_7_rx_dlc7_iq_len/g
s/c_drf_reset_rx_dlc_param_6_7_rx_dlc7_iq_num/c_reset_drf_rx_dlc_param_6_7_rx_dlc7_iq_num/g
s/c_drf_reset_spare_reserved1_bypass_hs_close/c_reset_drf_spare_reserved1_bypass_hs_close/g
s/c_drf_reset_spare_reserved1_phy_hs_delay/c_reset_drf_spare_reserved1_phy_hs_delay/g
s/c_drf_reset_spare_reserved1_phy_hs_delay_noburst/c_reset_drf_spare_reserved1_phy_hs_delay_noburst/g
s/c_drf_reset_spare_reserved1_phy_ls_delay/c_reset_drf_spare_reserved1_phy_ls_delay/g
s/c_drf_reset_spare_reserved1_phy_ls_delay_noburst/c_reset_drf_spare_reserved1_phy_ls_delay_noburst/g
s/c_drf_reset_spare_reserved2/c_reset_drf_spare_reserved2/g
s/c_drf_reset_spare_reserved3/c_reset_drf_spare_reserved3/g
s/c_drf_reset_spare_reserved4/c_reset_drf_spare_reserved4/g
s/c_drf_reset_speed_rate_rx/c_reset_drf_speed_rate_rx/g
s/c_drf_reset_speed_rate_tx/c_reset_drf_speed_rate_tx/g
s/c_drf_reset_sync_mode_sync_mode_rx/c_reset_drf_sync_mode_sync_mode_rx/g
s/c_drf_reset_sync_mode_sync_mode_tx/c_reset_drf_sync_mode_sync_mode_tx/g
s/c_drf_reset_tas_payload_1_4_tas_payload_1/c_reset_drf_tas_payload_1_4_tas_payload_1/g
s/c_drf_reset_tas_payload_1_4_tas_payload_2/c_reset_drf_tas_payload_1_4_tas_payload_2/g
s/c_drf_reset_tas_payload_1_4_tas_payload_3/c_reset_drf_tas_payload_1_4_tas_payload_3/g
s/c_drf_reset_tas_payload_1_4_tas_payload_4/c_reset_drf_tas_payload_1_4_tas_payload_4/g
s/c_drf_reset_tas_payload_5_8_tas_payload_5/c_reset_drf_tas_payload_5_8_tas_payload_5/g
s/c_drf_reset_tas_payload_5_8_tas_payload_6/c_reset_drf_tas_payload_5_8_tas_payload_6/g
s/c_drf_reset_tas_payload_5_8_tas_payload_7/c_reset_drf_tas_payload_5_8_tas_payload_7/g
s/c_drf_reset_tas_payload_5_8_tas_payload_8/c_reset_drf_tas_payload_5_8_tas_payload_8/g
s/c_drf_reset_tst_rtcontrol/c_reset_drf_tst_rtcontrol/g
s/c_drf_reset_tx_clc_param_tx_clc/c_reset_drf_tx_clc_param_tx_clc/g
s/c_drf_reset_tx_clc_param_tx_clc_len/c_reset_drf_tx_clc_param_tx_clc_len/g
s/c_drf_reset_tx_control_data/c_reset_drf_tx_control_data/g
s/c_drf_reset_tx_control_status_empty/c_reset_drf_tx_control_status_empty/g
s/c_drf_reset_tx_control_status_full/c_reset_drf_tx_control_status_full/g
s/c_drf_reset_tx_control_status_tx_free_words/c_reset_drf_tx_control_status_tx_free_words/g
s/c_drf_reset_tx_dlc_param_0_1_tx_dlc0_iq_len/c_reset_drf_tx_dlc_param_0_1_tx_dlc0_iq_len/g
s/c_drf_reset_tx_dlc_param_0_1_tx_dlc0_iq_num/c_reset_drf_tx_dlc_param_0_1_tx_dlc0_iq_num/g
s/c_drf_reset_tx_dlc_param_0_1_tx_dlc1_iq_len/c_reset_drf_tx_dlc_param_0_1_tx_dlc1_iq_len/g
s/c_drf_reset_tx_dlc_param_0_1_tx_dlc1_iq_num/c_reset_drf_tx_dlc_param_0_1_tx_dlc1_iq_num/g
s/c_drf_reset_tx_dlc_param_2_3_tx_dlc2_iq_len/c_reset_drf_tx_dlc_param_2_3_tx_dlc2_iq_len/g
s/c_drf_reset_tx_dlc_param_2_3_tx_dlc2_iq_num/c_reset_drf_tx_dlc_param_2_3_tx_dlc2_iq_num/g
s/c_drf_reset_tx_dlc_param_2_3_tx_dlc3_iq_len/c_reset_drf_tx_dlc_param_2_3_tx_dlc3_iq_len/g
s/c_drf_reset_tx_dlc_param_2_3_tx_dlc3_iq_num/c_reset_drf_tx_dlc_param_2_3_tx_dlc3_iq_num/g
s/c_drf_reset_tx_dlc_param_4_5_tx_dlc4_iq_len/c_reset_drf_tx_dlc_param_4_5_tx_dlc4_iq_len/g
s/c_drf_reset_tx_dlc_param_4_5_tx_dlc4_iq_num/c_reset_drf_tx_dlc_param_4_5_tx_dlc4_iq_num/g
s/c_drf_reset_tx_dlc_param_4_5_tx_dlc5_iq_len/c_reset_drf_tx_dlc_param_4_5_tx_dlc5_iq_len/g
s/c_drf_reset_tx_dlc_param_4_5_tx_dlc5_iq_num/c_reset_drf_tx_dlc_param_4_5_tx_dlc5_iq_num/g
s/c_drf_reset_tx_dlc_param_6_7_tx_dlc6_iq_len/c_reset_drf_tx_dlc_param_6_7_tx_dlc6_iq_len/g
s/c_drf_reset_tx_dlc_param_6_7_tx_dlc6_iq_num/c_reset_drf_tx_dlc_param_6_7_tx_dlc6_iq_num/g
s/c_drf_reset_tx_dlc_param_6_7_tx_dlc7_iq_len/c_reset_drf_tx_dlc_param_6_7_tx_dlc7_iq_len/g
s/c_drf_reset_tx_dlc_param_6_7_tx_dlc7_iq_num/c_reset_drf_tx_dlc_param_6_7_tx_dlc7_iq_num/g
s/c_drf_reset_version/c_reset_drf_version/g
#lmc
s/c_lmc_reset_bank_id_idx/c_reset_lmc_bank_id_idx/g
s/c_lmc_reset_bank_id_val/c_reset_lmc_bank_id_val/g
s/c_lmc_reset_harq_addr/c_reset_lmc_harq_addr/g
s/c_lmc_reset_l2b_addr/c_reset_lmc_l2b_addr/g
s/c_lmc_reset_lmc_config_hrq_burst_capable/c_reset_lmc_lmc_config_hrq_burst_capable/g
s/c_lmc_reset_lmc_config_hrq_burst_len/c_reset_lmc_lmc_config_hrq_burst_len/g
s/c_lmc_reset_lmc_config_hrq_enable/c_reset_lmc_lmc_config_hrq_enable/g
s/c_lmc_reset_lmc_config_int_enable_hrq/c_reset_lmc_lmc_config_int_enable_hrq/g
s/c_lmc_reset_lmc_config_int_enable_sra/c_reset_lmc_lmc_config_int_enable_sra/g
s/c_lmc_reset_lmc_config_lmc_page/c_reset_lmc_lmc_config_lmc_page/g
s/c_lmc_reset_lmc_config_sra_burst_capable/c_reset_lmc_lmc_config_sra_burst_capable/g
s/c_lmc_reset_lmc_config_sra_burst_len/c_reset_lmc_lmc_config_sra_burst_len/g
s/c_lmc_reset_lmc_config_sra_enable/c_reset_lmc_lmc_config_sra_enable/g
s/c_lmc_reset_lmc_status_hrq_active/c_reset_lmc_lmc_status_hrq_active/g
s/c_lmc_reset_lmc_status_hrq_xfer_active_int/c_reset_lmc_lmc_status_hrq_xfer_active_int/g
s/c_lmc_reset_lmc_status_hrq_xfer_size/c_reset_lmc_lmc_status_hrq_xfer_size/g
s/c_lmc_reset_lmc_status_sra_active/c_reset_lmc_lmc_status_sra_active/g
s/c_lmc_reset_lmc_status_sra_xfer_complete_int/c_reset_lmc_lmc_status_sra_xfer_complete_int/g
s/c_lmc_reset_sra_addr/c_reset_lmc_sra_addr/g
s/c_lmc_reset_sra_circular_send/c_reset_lmc_sra_circular_send/g
s/c_lmc_reset_sra_circular_start/c_reset_lmc_sra_circular_start/g
s/c_lmc_reset_sra_cntl_abort/c_reset_lmc_sra_cntl_abort/g
s/c_lmc_reset_sra_cntl_circular/c_reset_lmc_sra_cntl_circular/g
s/c_lmc_reset_sra_cntl_go/c_reset_lmc_sra_cntl_go/g
s/c_lmc_reset_sra_cntl_write/c_reset_lmc_sra_cntl_write/g
s/c_lmc_reset_sra_cur_addr/c_reset_lmc_sra_cur_addr/g
s/c_lmc_reset_sra_len/c_reset_lmc_sra_len/g
#lte_dsp_boot
s/c_lte_dsp_boot_reset_bank_id_idx/c_reset_lte_dsp_boot_bank_id_idx/g
s/c_lte_dsp_boot_reset_bank_id_val/c_reset_lte_dsp_boot_bank_id_val/g
s/c_lte_dsp_boot_reset_cpu2zsp_anchor/c_reset_lte_dsp_boot_cpu2zsp_anchor/g
s/c_lte_dsp_boot_reset_dbg_dsproc/c_reset_lte_dsp_boot_dbg_dsproc/g
s/c_lte_dsp_boot_reset_zsp_it_abort/c_reset_lte_dsp_boot_zsp_it_abort/g
s/c_lte_dsp_boot_reset_zsp_pwr_status/c_reset_lte_dsp_boot_zsp_pwr_status/g
s/c_lte_dsp_boot_reset_zsp_reset_n_ahb/c_reset_lte_dsp_boot_zsp_reset_n_ahb/g
s/c_lte_dsp_boot_reset_zsp_reset_n_marb/c_reset_lte_dsp_boot_zsp_reset_n_marb/g
s/c_lte_dsp_boot_reset_zsp_reset_n_tcm/c_reset_lte_dsp_boot_zsp_reset_n_tcm/g
s/c_lte_dsp_boot_reset_zsp_reset_n_zsp/c_reset_lte_dsp_boot_zsp_reset_n_zsp/g
s/c_lte_dsp_boot_reset_zsp_sdram_ba/c_reset_lte_dsp_boot_zsp_sdram_ba/g
s/c_lte_dsp_boot_reset_zsp_sdram_mxln/c_reset_lte_dsp_boot_zsp_sdram_mxln/g
#lte_dsp
s/c_lte_dsp_reset_ahb_error/c_reset_lte_dsp_ahb_error/g
s/c_lte_dsp_reset_ahb_error_add_coded_hburst/c_reset_lte_dsp_ahb_error_add_coded_hburst/g
s/c_lte_dsp_ahb_error_add_coded_hburst_single/eLTE_DSP_AHB_ERROR_ADD_CODED_HBURST_SINGLE/g
s/c_lte_dsp_ahb_error_add_coded_hburst_incr/eLTE_DSP_AHB_ERROR_ADD_CODED_HBURST_INCR/g
s/c_lte_dsp_ahb_error_add_coded_hburst_incr8/eLTE_DSP_AHB_ERROR_ADD_CODED_HBURST_INCR8/g
s/c_lte_dsp_ahb_error_add_coded_hburst_incr4/eLTE_DSP_AHB_ERROR_ADD_CODED_HBURST_INCR4/g
s/c_lte_dsp_reset_ahb_error_add_haddr24_0/c_reset_lte_dsp_ahb_error_add_haddr24_0/g
s/c_lte_dsp_reset_ahb_error_add_haddr26_25/c_reset_lte_dsp_ahb_error_add_haddr26_25/g
s/c_lte_dsp_ahb_error_add_haddr26_25_int_data/eLTE_DSP_AHB_ERROR_ADD_HADDR26_25_INT_DATA/g
s/c_lte_dsp_ahb_error_add_haddr26_25_ext_data/eLTE_DSP_AHB_ERROR_ADD_HADDR26_25_EXT_DATA/g
s/c_lte_dsp_ahb_error_add_haddr26_25_int_inst/eLTE_DSP_AHB_ERROR_ADD_HADDR26_25_INT_INST/g
s/c_lte_dsp_ahb_error_add_haddr26_25_ext_inst/eLTE_DSP_AHB_ERROR_ADD_HADDR26_25_EXT_INST/g
s/c_lte_dsp_reset_ahb_error_add_hsize/c_reset_lte_dsp_ahb_error_add_hsize/g
s/c_lte_dsp_reset_ahb_error_add_hwrite/c_reset_lte_dsp_ahb_error_add_hwrite/g
s/c_lte_dsp_ahb_error_add_hwrite_read/eLTE_DSP_AHB_ERROR_ADD_HWRITE_READ/g
s/c_lte_dsp_ahb_error_add_hwrite_write/eLTE_DSP_AHB_ERROR_ADD_HWRITE_WRITE/g
s/c_lte_dsp_reset_bank_id_idx/c_reset_lte_dsp_bank_id_idx/g
s/c_lte_dsp_reset_bank_id_val/c_reset_lte_dsp_bank_id_val/g
s/c_lte_dsp_reset_bch_cmd_fifo_level/c_reset_lte_dsp_bch_cmd_fifo_level/g
s/c_lte_dsp_reset_bch_cmd_fifo_read/c_reset_lte_dsp_bch_cmd_fifo_read/g
s/c_lte_dsp_reset_bch_cmd_fifo_symbol_num/c_reset_lte_dsp_bch_cmd_fifo_symbol_num/g
s/c_lte_dsp_reset_bch_cmd_fifo_write/c_reset_lte_dsp_bch_cmd_fifo_write/g
s/c_lte_dsp_reset_cpu_anchor/c_reset_lte_dsp_cpu_anchor/g
s/c_lte_dsp_reset_crp_ba_in/c_reset_lte_dsp_crp_ba_in/g
s/c_lte_dsp_reset_crp_ba_out/c_reset_lte_dsp_crp_ba_out/g
s/c_lte_dsp_reset_crp_cfg_ap_idx/c_reset_lte_dsp_crp_cfg_ap_idx/g
s/c_lte_dsp_reset_crp_cfg_cmd_id/c_reset_lte_dsp_crp_cfg_cmd_id/g
s/c_lte_dsp_reset_crp_cfg_irq_en/c_reset_lte_dsp_crp_cfg_irq_en/g
s/c_lte_dsp_reset_crp_cfg_power_en/c_reset_lte_dsp_crp_cfg_power_en/g
s/c_lte_dsp_reset_crp_cfg_rb_qty/c_reset_lte_dsp_crp_cfg_rb_qty/g
s/c_lte_dsp_reset_crp_cfg_rs_bmp/c_reset_lte_dsp_crp_cfg_rs_bmp/g
s/c_lte_dsp_reset_crp_cfg_rs_inc/c_reset_lte_dsp_crp_cfg_rs_inc/g
s/c_lte_dsp_reset_crp_cfg_sqn_ctx_idx/c_reset_lte_dsp_crp_cfg_sqn_ctx_idx/g
s/c_lte_dsp_reset_crp_cmd_ptr_id_done/c_reset_lte_dsp_crp_cmd_ptr_id_done/g
s/c_lte_dsp_reset_crp_cmd_ptr_level/c_reset_lte_dsp_crp_cmd_ptr_level/g
s/c_lte_dsp_reset_crp_cmd_ptr_read/c_reset_lte_dsp_crp_cmd_ptr_read/g
s/c_lte_dsp_reset_crp_cmd_ptr_write/c_reset_lte_dsp_crp_cmd_ptr_write/g
s/c_lte_dsp_reset_crp_debug_sel/c_reset_lte_dsp_crp_debug_sel/g
s/c_lte_dsp_crp_debug_sel_no_data/eLTE_DSP_CRP_DEBUG_SEL_NO_DATA/g
s/c_lte_dsp_crp_debug_sel_dbg1/eLTE_DSP_CRP_DEBUG_SEL_DBG1/g
s/c_lte_dsp_crp_debug_sel_dbg2/eLTE_DSP_CRP_DEBUG_SEL_DBG2/g
s/c_lte_dsp_crp_debug_sel_dbg3/eLTE_DSP_CRP_DEBUG_SEL_DBG3/g
s/c_lte_dsp_reset_crp_pow_bmp_pow_refresh/c_reset_lte_dsp_crp_pow_bmp_pow_refresh/g
s/c_lte_dsp_reset_crp_pow_bmp_pow_reset/c_reset_lte_dsp_crp_pow_bmp_pow_reset/g
s/c_lte_dsp_reset_crp_pow_bmp_rb_bmp_3/c_reset_lte_dsp_crp_pow_bmp_rb_bmp_3/g
s/c_lte_dsp_reset_crp_rb_bmp_0/c_reset_lte_dsp_crp_rb_bmp_0/g
s/c_lte_dsp_reset_crp_rb_bmp_1/c_reset_lte_dsp_crp_rb_bmp_1/g
s/c_lte_dsp_reset_crp_rb_bmp_2/c_reset_lte_dsp_crp_rb_bmp_2/g
s/c_lte_dsp_reset_crp_sqn_cfg_cont/c_reset_lte_dsp_crp_sqn_cfg_cont/g
s/c_lte_dsp_reset_crp_sqn_cfg_ctx_idx/c_reset_lte_dsp_crp_sqn_cfg_ctx_idx/g
s/c_lte_dsp_reset_crp_sqn_cfg_extracc/c_reset_lte_dsp_crp_sqn_cfg_extracc/g
s/c_lte_dsp_reset_crp_sqn_cinit/c_reset_lte_dsp_crp_sqn_cinit/g
s/c_lte_dsp_reset_event_11_bch_fifo/c_reset_lte_dsp_event_11_bch_fifo/g
s/c_lte_dsp_reset_event_11_cell_specific_fifo/c_reset_lte_dsp_event_11_cell_specific_fifo/g
s/c_lte_dsp_reset_event_11_crd_fifo/c_reset_lte_dsp_event_11_crd_fifo/g
s/c_lte_dsp_reset_event_11_meas_fifo/c_reset_lte_dsp_event_11_meas_fifo/g
s/c_lte_dsp_reset_event_11_ue_specific_fifo/c_reset_lte_dsp_event_11_ue_specific_fifo/g
s/c_lte_dsp_reset_event_12_ahb_error/c_reset_lte_dsp_event_12_ahb_error/g
s/c_lte_dsp_reset_event_12_crp_error/c_reset_lte_dsp_event_12_crp_error/g
s/c_lte_dsp_reset_event_12_dma_error/c_reset_lte_dsp_event_12_dma_error/g
s/c_lte_dsp_reset_event_12_equ_error/c_reset_lte_dsp_event_12_equ_error/g
s/c_lte_dsp_reset_event_12_marb_error/c_reset_lte_dsp_event_12_marb_error/g
s/c_lte_dsp_reset_event_12_meas_error/c_reset_lte_dsp_event_12_meas_error/g
s/c_lte_dsp_reset_event_12_zsp_fft_error/c_reset_lte_dsp_event_12_zsp_fft_error/g
s/c_lte_dsp_reset_event_9_meas_bank_ready_0/c_reset_lte_dsp_event_9_meas_bank_ready_0/g
s/c_lte_dsp_reset_event_9_meas_bank_ready_1/c_reset_lte_dsp_event_9_meas_bank_ready_1/g
s/c_lte_dsp_reset_event_mask_11/c_reset_lte_dsp_event_mask_11/g
s/c_lte_dsp_reset_event_mask_12/c_reset_lte_dsp_event_mask_12/g
s/c_lte_dsp_reset_event_mask_9/c_reset_lte_dsp_event_mask_9/g
s/c_lte_dsp_reset_ficp_cmd_ptr_id_done/c_reset_lte_dsp_ficp_cmd_ptr_id_done/g
s/c_lte_dsp_reset_ficp_cmd_ptr_level/c_reset_lte_dsp_ficp_cmd_ptr_level/g
s/c_lte_dsp_reset_ficp_cmd_ptr_read/c_reset_lte_dsp_ficp_cmd_ptr_read/g
s/c_lte_dsp_reset_ficp_cmd_ptr_write/c_reset_lte_dsp_ficp_cmd_ptr_write/g
s/c_lte_dsp_reset_ficp_conf0_ap/c_reset_lte_dsp_ficp_conf0_ap/g
s/c_lte_dsp_reset_ficp_conf0_cmdid/c_reset_lte_dsp_ficp_conf0_cmdid/g
s/c_lte_dsp_reset_ficp_conf0_meas_enable/c_reset_lte_dsp_ficp_conf0_meas_enable/g
s/c_lte_dsp_reset_ficp_conf0_rbinitidx/c_reset_lte_dsp_ficp_conf0_rbinitidx/g
s/c_lte_dsp_reset_ficp_conf0_rbqty/c_reset_lte_dsp_ficp_conf0_rbqty/g
s/c_lte_dsp_reset_ficp_conf0_rxon/c_reset_lte_dsp_ficp_conf0_rxon/g
s/c_lte_dsp_reset_ficp_conf0_symidx/c_reset_lte_dsp_ficp_conf0_symidx/g
s/c_lte_dsp_reset_ficp_conf1_rballon/c_reset_lte_dsp_ficp_conf1_rballon/g
s/c_lte_dsp_reset_ficp_conf1_rbonbmpaddr/c_reset_lte_dsp_ficp_conf1_rbonbmpaddr/g
s/c_lte_dsp_reset_ficp_conf2_offset/c_reset_lte_dsp_ficp_conf2_offset/g
s/c_lte_dsp_reset_ficp_conf2_pattern/c_reset_lte_dsp_ficp_conf2_pattern/g
s/c_lte_dsp_reset_ficp_conf2_pdelta/c_reset_lte_dsp_ficp_conf2_pdelta/g
s/c_lte_dsp_reset_ficp_conf2_pilotsperrb/c_reset_lte_dsp_ficp_conf2_pilotsperrb/g
s/c_lte_dsp_reset_ficp_conf3_complex/c_reset_lte_dsp_ficp_conf3_complex/g
s/c_lte_dsp_reset_ficp_conf3_filterlen/c_reset_lte_dsp_ficp_conf3_filterlen/g
s/c_lte_dsp_reset_ficp_conf3_filtersqty/c_reset_lte_dsp_ficp_conf3_filtersqty/g
s/c_lte_dsp_reset_ficp_conf3_phase/c_reset_lte_dsp_ficp_conf3_phase/g
s/c_lte_dsp_reset_ficp_conf3_scale/c_reset_lte_dsp_ficp_conf3_scale/g
s/c_lte_dsp_reset_ficp_conf3_symmetry/c_reset_lte_dsp_ficp_conf3_symmetry/g
s/c_lte_dsp_reset_ficp_conf4_filtersaddr/c_reset_lte_dsp_ficp_conf4_filtersaddr/g
s/c_lte_dsp_reset_ficp_conf5_doneinterrupt/c_reset_lte_dsp_ficp_conf5_doneinterrupt/g
s/c_lte_dsp_reset_ficp_conf5_inputaddr/c_reset_lte_dsp_ficp_conf5_inputaddr/g
s/c_lte_dsp_reset_ficp_conf5_outputaddr/c_reset_lte_dsp_ficp_conf5_outputaddr/g
s/c_lte_dsp_reset_ficp_conf6_notopt/c_reset_lte_dsp_ficp_conf6_notopt/g
s/c_lte_dsp_reset_ficp_debug_sel/c_reset_lte_dsp_ficp_debug_sel/g
s/c_lte_dsp_ficp_debug_sel_no_data/eLTE_DSP_FICP_DEBUG_SEL_NO_DATA/g
s/c_lte_dsp_ficp_debug_sel_dbg1/eLTE_DSP_FICP_DEBUG_SEL_DBG1/g
s/c_lte_dsp_ficp_debug_sel_dbg2/eLTE_DSP_FICP_DEBUG_SEL_DBG2/g
s/c_lte_dsp_ficp_debug_sel_dbg3/eLTE_DSP_FICP_DEBUG_SEL_DBG3/g
s/c_lte_dsp_reset_force_autocg_clk_en/c_reset_lte_dsp_force_autocg_clk_en/g
s/c_lte_dsp_reset_force_autocg_hclk_en/c_reset_lte_dsp_force_autocg_hclk_en/g
s/c_lte_dsp_reset_force_autocg_marb_en/c_reset_lte_dsp_force_autocg_marb_en/g
s/c_lte_dsp_reset_lpctrl_phy_clk_cg_en/c_reset_lte_dsp_lpctrl_phy_clk_cg_en/g
s/c_lte_dsp_reset_lte_che_cfg_next_0_ba/c_reset_lte_dsp_lte_che_cfg_next_0_ba/g
s/c_lte_dsp_reset_lte_che_cfg_next_0_coeff/c_reset_lte_dsp_lte_che_cfg_next_0_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_next_1_ba/c_reset_lte_dsp_lte_che_cfg_next_1_ba/g
s/c_lte_dsp_reset_lte_che_cfg_next_1_coeff/c_reset_lte_dsp_lte_che_cfg_next_1_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_next_2_ba/c_reset_lte_dsp_lte_che_cfg_next_2_ba/g
s/c_lte_dsp_reset_lte_che_cfg_next_2_coeff/c_reset_lte_dsp_lte_che_cfg_next_2_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_next_3_ba/c_reset_lte_dsp_lte_che_cfg_next_3_ba/g
s/c_lte_dsp_reset_lte_che_cfg_next_3_coeff/c_reset_lte_dsp_lte_che_cfg_next_3_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_prev_0_ba/c_reset_lte_dsp_lte_che_cfg_prev_0_ba/g
s/c_lte_dsp_reset_lte_che_cfg_prev_0_coeff/c_reset_lte_dsp_lte_che_cfg_prev_0_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_prev_1_ba/c_reset_lte_dsp_lte_che_cfg_prev_1_ba/g
s/c_lte_dsp_reset_lte_che_cfg_prev_1_coeff/c_reset_lte_dsp_lte_che_cfg_prev_1_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_prev_2_ba/c_reset_lte_dsp_lte_che_cfg_prev_2_ba/g
s/c_lte_dsp_reset_lte_che_cfg_prev_2_coeff/c_reset_lte_dsp_lte_che_cfg_prev_2_coeff/g
s/c_lte_dsp_reset_lte_che_cfg_prev_3_ba/c_reset_lte_dsp_lte_che_cfg_prev_3_ba/g
s/c_lte_dsp_reset_lte_che_cfg_prev_3_coeff/c_reset_lte_dsp_lte_che_cfg_prev_3_coeff/g
s/c_lte_dsp_reset_lte_dsp_dma_cfg_cmd_id/c_reset_lte_dsp_lte_dsp_dma_cfg_cmd_id/g
s/c_lte_dsp_reset_lte_dsp_dma_cfg_length/c_reset_lte_dsp_lte_dsp_dma_cfg_length/g
s/c_lte_dsp_reset_lte_dsp_dma_dst_addr/c_reset_lte_dsp_lte_dsp_dma_dst_addr/g
s/c_lte_dsp_reset_lte_dsp_dma_info_cmd_id_done/c_reset_lte_dsp_lte_dsp_dma_info_cmd_id_done/g
s/c_lte_dsp_reset_lte_dsp_dma_info_full/c_reset_lte_dsp_lte_dsp_dma_info_full/g
s/c_lte_dsp_reset_lte_dsp_dma_info_level/c_reset_lte_dsp_lte_dsp_dma_info_level/g
s/c_lte_dsp_reset_lte_dsp_dma_info_rd_ptr/c_reset_lte_dsp_lte_dsp_dma_info_rd_ptr/g
s/c_lte_dsp_reset_lte_dsp_dma_info_wr_ptr/c_reset_lte_dsp_lte_dsp_dma_info_wr_ptr/g
s/c_lte_dsp_reset_lte_dsp_dma_src_addr/c_reset_lte_dsp_lte_dsp_dma_src_addr/g
s/c_lte_dsp_reset_lte_equ_cfg_fft_buf_idx/c_reset_lte_dsp_lte_equ_cfg_fft_buf_idx/g
s/c_lte_dsp_reset_lte_equ_cfg_fifo_id/c_reset_lte_dsp_lte_equ_cfg_fifo_id/g
s/c_lte_dsp_lte_equ_cfg_fifo_id_crd/eLTE_DSP_LTE_EQU_CFG_FIFO_ID_CRD/g
s/c_lte_dsp_lte_equ_cfg_fifo_id_bch/eLTE_DSP_LTE_EQU_CFG_FIFO_ID_BCH/g
s/c_lte_dsp_lte_equ_cfg_fifo_id_scd_cell/eLTE_DSP_LTE_EQU_CFG_FIFO_ID_SCD_CELL/g
s/c_lte_dsp_lte_equ_cfg_fifo_id_scd_ue/eLTE_DSP_LTE_EQU_CFG_FIFO_ID_SCD_UE/g
s/c_lte_dsp_lte_equ_cfg_fifo_id_meas/eLTE_DSP_LTE_EQU_CFG_FIFO_ID_MEAS/g
s/c_lte_dsp_reset_lte_equ_cfg_irq/c_reset_lte_dsp_lte_equ_cfg_irq/g
s/c_lte_dsp_reset_lte_equ_cfg_noise_bank/c_reset_lte_dsp_lte_equ_cfg_noise_bank/g
s/c_lte_dsp_reset_lte_equ_cfg_sym_idx/c_reset_lte_dsp_lte_equ_cfg_sym_idx/g
s/c_lte_dsp_reset_masked_event_11/c_reset_lte_dsp_masked_event_11/g
s/c_lte_dsp_reset_masked_event_12/c_reset_lte_dsp_masked_event_12/g
s/c_lte_dsp_reset_masked_event_9/c_reset_lte_dsp_masked_event_9/g
s/c_lte_dsp_reset_meas_cmd_fifo_level/c_reset_lte_dsp_meas_cmd_fifo_level/g
s/c_lte_dsp_reset_meas_cmd_fifo_read/c_reset_lte_dsp_meas_cmd_fifo_read/g
s/c_lte_dsp_reset_meas_cmd_fifo_symbol_num/c_reset_lte_dsp_meas_cmd_fifo_symbol_num/g
s/c_lte_dsp_reset_meas_cmd_fifo_write/c_reset_lte_dsp_meas_cmd_fifo_write/g
s/c_lte_dsp_reset_req_illegal_crp/c_reset_lte_dsp_req_illegal_crp/g
s/c_lte_dsp_reset_req_illegal_dma/c_reset_lte_dsp_req_illegal_dma/g
s/c_lte_dsp_reset_req_illegal_ficpin/c_reset_lte_dsp_req_illegal_ficpin/g
s/c_lte_dsp_reset_req_illegal_ficpout/c_reset_lte_dsp_req_illegal_ficpout/g
s/c_lte_dsp_reset_scd_cell_cmd_fifo_level/c_reset_lte_dsp_scd_cell_cmd_fifo_level/g
s/c_lte_dsp_reset_scd_cell_cmd_fifo_read/c_reset_lte_dsp_scd_cell_cmd_fifo_read/g
s/c_lte_dsp_reset_scd_cell_cmd_fifo_symbol_num/c_reset_lte_dsp_scd_cell_cmd_fifo_symbol_num/g
s/c_lte_dsp_reset_scd_cell_cmd_fifo_write/c_reset_lte_dsp_scd_cell_cmd_fifo_write/g
s/c_lte_dsp_reset_scd_ue_cmd_fifo_level/c_reset_lte_dsp_scd_ue_cmd_fifo_level/g
s/c_lte_dsp_reset_scd_ue_cmd_fifo_read/c_reset_lte_dsp_scd_ue_cmd_fifo_read/g
s/c_lte_dsp_reset_scd_ue_cmd_fifo_symbol_num/c_reset_lte_dsp_scd_ue_cmd_fifo_symbol_num/g
s/c_lte_dsp_reset_scd_ue_cmd_fifo_write/c_reset_lte_dsp_scd_ue_cmd_fifo_write/g
s/c_lte_dsp_reset_tfcp_arb_cfg/c_reset_lte_dsp_tfcp_arb_cfg/g
s/c_lte_dsp_reset_tfcp_debug_cfg/c_reset_lte_dsp_tfcp_debug_cfg/g
s/c_lte_dsp_reset_tfcp_fifo_reset_bch_rst/c_reset_lte_dsp_tfcp_fifo_reset_bch_rst/g
s/c_lte_dsp_reset_tfcp_fifo_reset_crd_rst/c_reset_lte_dsp_tfcp_fifo_reset_crd_rst/g
s/c_lte_dsp_reset_tfcp_fifo_reset_meas_rst/c_reset_lte_dsp_tfcp_fifo_reset_meas_rst/g
s/c_lte_dsp_reset_tfcp_fifo_reset_scd_cell_rst/c_reset_lte_dsp_tfcp_fifo_reset_scd_cell_rst/g
s/c_lte_dsp_reset_tfcp_fifo_reset_scd_ue_rst/c_reset_lte_dsp_tfcp_fifo_reset_scd_ue_rst/g
s/c_lte_dsp_reset_zsp_reset_n_crp/c_reset_lte_dsp_zsp_reset_n_crp/g
s/c_lte_dsp_reset_zsp_reset_n_dma/c_reset_lte_dsp_zsp_reset_n_dma/g
s/c_lte_dsp_reset_zsp_reset_n_ficp/c_reset_lte_dsp_zsp_reset_n_ficp/g
s/c_lte_dsp_reset_zsp_reset_n_tfcp/c_reset_lte_dsp_zsp_reset_n_tfcp/g
#mac_dld
s/c_mac_dld_reset_bank_id_idx/c_reset_mac_dld_bank_id_idx/g
s/c_mac_dld_reset_bank_id_val/c_reset_mac_dld_bank_id_val/g
s/c_mac_dld_reset_d/c_reset_mac_dld_d/g
s/c_mac_dld_reset_p/c_reset_mac_dld_p/g
s/c_mac_dld_reset_q/c_reset_mac_dld_q/g
s/c_mac_dld_reset_r/c_reset_mac_dld_r/g
s/c_mac_dld_reset_s/c_reset_mac_dld_s/g
s/c_mac_dld_reset_status_autoint/c_reset_mac_dld_status_autoint/g
s/c_mac_dld_reset_status_busy/c_reset_mac_dld_status_busy/g
s/c_mac_dld_reset_status_en/c_reset_mac_dld_status_en/g
s/c_mac_dld_reset_status_int/c_reset_mac_dld_status_int/g
s/c_mac_dld_reset_t/c_reset_mac_dld_t/g
s/c_mac_dld_reset_x/c_reset_mac_dld_x/g
#mac_dli
s/c_mac_dli_reset_bank_id_idx/c_reset_mac_dli_bank_id_idx/g
s/c_mac_dli_reset_bank_id_val/c_reset_mac_dli_bank_id_val/g
s/c_mac_dli_reset_buffer_end_0/c_reset_mac_dli_buffer_end_0/g
s/c_mac_dli_reset_buffer_end_1/c_reset_mac_dli_buffer_end_1/g
s/c_mac_dli_reset_buffer_start_0/c_reset_mac_dli_buffer_start_0/g
s/c_mac_dli_reset_buffer_start_1/c_reset_mac_dli_buffer_start_1/g
s/c_mac_dli_reset_context_evts_0_ctxt0_evt/c_reset_mac_dli_context_evts_0_ctxt0_evt/g
s/c_mac_dli_reset_context_evts_0_ctxt1_evt/c_reset_mac_dli_context_evts_0_ctxt1_evt/g
s/c_mac_dli_reset_context_evts_0_ctxt2_3_evt/c_reset_mac_dli_context_evts_0_ctxt2_3_evt/g
s/c_mac_dli_reset_context_evts_0_ctxt2_3_irq_en/c_reset_mac_dli_context_evts_0_ctxt2_3_irq_en/g
s/c_mac_dli_reset_context_evts_0_ctxt2_evt/c_reset_mac_dli_context_evts_0_ctxt2_evt/g
s/c_mac_dli_reset_context_evts_0_ctxt3_evt/c_reset_mac_dli_context_evts_0_ctxt3_evt/g
s/c_mac_dli_reset_context_evts_0_ctxt_comb_force_or/c_reset_mac_dli_context_evts_0_ctxt_comb_force_or/g
s/c_mac_dli_reset_context_evts_0_ctxt_comb_logic/c_reset_mac_dli_context_evts_0_ctxt_comb_logic/g
s/c_mac_dli_context_evts_ctxt_comb_logic_or_contexts/eMAC_DLI_CONTEXT_EVTS_CTXT_COMB_LOGIC_OR_CONTEXTS/g
s/c_mac_dli_context_evts_ctxt_comb_logic_and_contexts/eMAC_DLI_CONTEXT_EVTS_CTXT_COMB_LOGIC_AND_CONTEXTS/g
s/c_mac_dli_reset_context_evts_1_ctxt0_evt/c_reset_mac_dli_context_evts_1_ctxt0_evt/g
s/c_mac_dli_reset_context_evts_1_ctxt1_evt/c_reset_mac_dli_context_evts_1_ctxt1_evt/g
s/c_mac_dli_reset_context_evts_1_ctxt2_3_evt/c_reset_mac_dli_context_evts_1_ctxt2_3_evt/g
s/c_mac_dli_reset_context_evts_1_ctxt2_3_irq_en/c_reset_mac_dli_context_evts_1_ctxt2_3_irq_en/g
s/c_mac_dli_reset_context_evts_1_ctxt2_evt/c_reset_mac_dli_context_evts_1_ctxt2_evt/g
s/c_mac_dli_reset_context_evts_1_ctxt3_evt/c_reset_mac_dli_context_evts_1_ctxt3_evt/g
s/c_mac_dli_reset_context_evts_1_ctxt_comb_force_or/c_reset_mac_dli_context_evts_1_ctxt_comb_force_or/g
s/c_mac_dli_reset_context_evts_1_ctxt_comb_logic/c_reset_mac_dli_context_evts_1_ctxt_comb_logic/g
s/c_mac_dli_reset_next_pdu_0/c_reset_mac_dli_next_pdu_0/g
s/c_mac_dli_reset_next_pdu_1/c_reset_mac_dli_next_pdu_1/g
s/c_mac_dli_reset_pdu_pointer_0/c_reset_mac_dli_pdu_pointer_0/g
s/c_mac_dli_reset_pdu_pointer_1/c_reset_mac_dli_pdu_pointer_1/g
s/c_mac_dli_reset_read_pointer_0/c_reset_mac_dli_read_pointer_0/g
s/c_mac_dli_reset_read_pointer_1/c_reset_mac_dli_read_pointer_1/g
s/c_mac_dli_reset_status_en/c_reset_mac_dli_status_en/g
s/c_mac_dli_reset_status_error/c_reset_mac_dli_status_error/g
s/c_mac_dli_reset_status_ovf/c_reset_mac_dli_status_ovf/g
s/c_mac_dli_reset_status_pdu/c_reset_mac_dli_status_pdu/g
s/c_mac_dli_reset_test_dli_test_select/c_reset_mac_dli_test_dli_test_select/g
s/c_mac_dli_test_dli_test_select_evts_0/eMAC_DLI_TEST_DLI_TEST_SELECT_EVTS_0/g
s/c_mac_dli_test_dli_test_select_evts_1/eMAC_DLI_TEST_DLI_TEST_SELECT_EVTS_1/g
s/c_mac_dli_reset_write_pointer_0/c_reset_mac_dli_write_pointer_0/g
s/c_mac_dli_reset_write_pointer_1/c_reset_mac_dli_write_pointer_1/g
#mac_mcp
s/c_mac_mcp_reset_bank_id_idx/c_reset_mac_mcp_bank_id_idx/g
s/c_mac_mcp_reset_bank_id_val/c_reset_mac_mcp_bank_id_val/g
s/c_mac_mcp_reset_clr_event_soft/c_reset_mac_mcp_clr_event_soft/g
s/c_mac_mcp_reset_clr_rpu_int_0_interrupt/c_reset_mac_mcp_clr_rpu_int_0_interrupt/g
s/c_mac_mcp_reset_clr_rpu_int_1_interrupt/c_reset_mac_mcp_clr_rpu_int_1_interrupt/g
s/c_mac_mcp_reset_clr_rpu_int_2_interrupt/c_reset_mac_mcp_clr_rpu_int_2_interrupt/g
s/c_mac_mcp_reset_clr_rpu_int_3_interrupt/c_reset_mac_mcp_clr_rpu_int_3_interrupt/g
s/c_mac_mcp_reset_clr_rpu_int_4_interrupt/c_reset_mac_mcp_clr_rpu_int_4_interrupt/g
s/c_mac_mcp_reset_disable_auto_cg/c_reset_mac_mcp_disable_auto_cg/g
s/c_mac_mcp_reset_event_mask_0/c_reset_mac_mcp_event_mask_0/g
s/c_mac_mcp_reset_event_mask_1/c_reset_mac_mcp_event_mask_1/g
s/c_mac_mcp_reset_event_soft/c_reset_mac_mcp_event_soft/g
s/c_mac_mcp_reset_gpo/c_reset_mac_mcp_gpo/g
s/c_mac_mcp_reset_it_nios_mask/c_reset_mac_mcp_it_nios_mask/g
s/c_mac_mcp_reset_it_nios_maskstatus/c_reset_mac_mcp_it_nios_maskstatus/g
s/c_mac_mcp_reset_it_nios_rawstatus/c_reset_mac_mcp_it_nios_rawstatus/g
s/c_mac_mcp_reset_masked_event_0/c_reset_mac_mcp_masked_event_0/g
s/c_mac_mcp_reset_masked_event_1/c_reset_mac_mcp_masked_event_1/g
s/c_mac_mcp_reset_rpu_control_0_boot_load/c_reset_mac_mcp_rpu_control_0_boot_load/g
s/c_mac_mcp_reset_rpu_control_0_clock_enable/c_reset_mac_mcp_rpu_control_0_clock_enable/g
s/c_mac_mcp_reset_rpu_control_0_halt/c_reset_mac_mcp_rpu_control_0_halt/g
s/c_mac_mcp_reset_rpu_control_0_misc/c_reset_mac_mcp_rpu_control_0_misc/g
s/c_mac_mcp_reset_rpu_control_0_reset/c_reset_mac_mcp_rpu_control_0_reset/g
s/c_mac_mcp_reset_rpu_control_0_sleep_enable/c_reset_mac_mcp_rpu_control_0_sleep_enable/g
s/c_mac_mcp_reset_rpu_control_1_boot_load/c_reset_mac_mcp_rpu_control_1_boot_load/g
s/c_mac_mcp_reset_rpu_control_1_clock_enable/c_reset_mac_mcp_rpu_control_1_clock_enable/g
s/c_mac_mcp_reset_rpu_control_1_halt/c_reset_mac_mcp_rpu_control_1_halt/g
s/c_mac_mcp_reset_rpu_control_1_misc/c_reset_mac_mcp_rpu_control_1_misc/g
s/c_mac_mcp_reset_rpu_control_1_reset/c_reset_mac_mcp_rpu_control_1_reset/g
s/c_mac_mcp_reset_rpu_control_1_sleep_enable/c_reset_mac_mcp_rpu_control_1_sleep_enable/g
s/c_mac_mcp_reset_rpu_control_2_boot_load/c_reset_mac_mcp_rpu_control_2_boot_load/g
s/c_mac_mcp_reset_rpu_control_2_clock_enable/c_reset_mac_mcp_rpu_control_2_clock_enable/g
s/c_mac_mcp_reset_rpu_control_2_halt/c_reset_mac_mcp_rpu_control_2_halt/g
s/c_mac_mcp_reset_rpu_control_2_misc/c_reset_mac_mcp_rpu_control_2_misc/g
s/c_mac_mcp_reset_rpu_control_2_reset/c_reset_mac_mcp_rpu_control_2_reset/g
s/c_mac_mcp_reset_rpu_control_2_sleep_enable/c_reset_mac_mcp_rpu_control_2_sleep_enable/g
s/c_mac_mcp_reset_rpu_control_3_boot_load/c_reset_mac_mcp_rpu_control_3_boot_load/g
s/c_mac_mcp_reset_rpu_control_3_clock_enable/c_reset_mac_mcp_rpu_control_3_clock_enable/g
s/c_mac_mcp_reset_rpu_control_3_halt/c_reset_mac_mcp_rpu_control_3_halt/g
s/c_mac_mcp_reset_rpu_control_3_misc/c_reset_mac_mcp_rpu_control_3_misc/g
s/c_mac_mcp_reset_rpu_control_3_reset/c_reset_mac_mcp_rpu_control_3_reset/g
s/c_mac_mcp_reset_rpu_control_3_sleep_enable/c_reset_mac_mcp_rpu_control_3_sleep_enable/g
s/c_mac_mcp_reset_rpu_control_4_boot_load/c_reset_mac_mcp_rpu_control_4_boot_load/g
s/c_mac_mcp_reset_rpu_control_4_clock_enable/c_reset_mac_mcp_rpu_control_4_clock_enable/g
s/c_mac_mcp_reset_rpu_control_4_halt/c_reset_mac_mcp_rpu_control_4_halt/g
s/c_mac_mcp_reset_rpu_control_4_misc/c_reset_mac_mcp_rpu_control_4_misc/g
s/c_mac_mcp_reset_rpu_control_4_reset/c_reset_mac_mcp_rpu_control_4_reset/g
s/c_mac_mcp_reset_rpu_control_4_sleep_enable/c_reset_mac_mcp_rpu_control_4_sleep_enable/g
s/c_mac_mcp_reset_rpu_int_0_interrupt/c_reset_mac_mcp_rpu_int_0_interrupt/g
s/c_mac_mcp_reset_rpu_int_1_interrupt/c_reset_mac_mcp_rpu_int_1_interrupt/g
s/c_mac_mcp_reset_rpu_int_2_interrupt/c_reset_mac_mcp_rpu_int_2_interrupt/g
s/c_mac_mcp_reset_rpu_int_3_interrupt/c_reset_mac_mcp_rpu_int_3_interrupt/g
s/c_mac_mcp_reset_rpu_int_4_interrupt/c_reset_mac_mcp_rpu_int_4_interrupt/g
s/c_mac_mcp_reset_rpu_jtag_ctrl_jtag_chain_en/c_reset_mac_mcp_rpu_jtag_ctrl_jtag_chain_en/g
s/c_mac_mcp_reset_rpu_jtag_ctrl_rpu_jtag_sel/c_reset_mac_mcp_rpu_jtag_ctrl_rpu_jtag_sel/g
s/c_mac_mcp_reset_rpu_sleep_0_force/c_reset_mac_mcp_rpu_sleep_0_force/g
s/c_mac_mcp_reset_rpu_sleep_0_status/c_reset_mac_mcp_rpu_sleep_0_status/g
s/c_mac_mcp_reset_rpu_sleep_0_wakeup/c_reset_mac_mcp_rpu_sleep_0_wakeup/g
s/c_mac_mcp_reset_rpu_sleep_1_force/c_reset_mac_mcp_rpu_sleep_1_force/g
s/c_mac_mcp_reset_rpu_sleep_1_status/c_reset_mac_mcp_rpu_sleep_1_status/g
s/c_mac_mcp_reset_rpu_sleep_1_wakeup/c_reset_mac_mcp_rpu_sleep_1_wakeup/g
s/c_mac_mcp_reset_rpu_sleep_2_force/c_reset_mac_mcp_rpu_sleep_2_force/g
s/c_mac_mcp_reset_rpu_sleep_2_status/c_reset_mac_mcp_rpu_sleep_2_status/g
s/c_mac_mcp_reset_rpu_sleep_2_wakeup/c_reset_mac_mcp_rpu_sleep_2_wakeup/g
s/c_mac_mcp_reset_rpu_sleep_3_force/c_reset_mac_mcp_rpu_sleep_3_force/g
s/c_mac_mcp_reset_rpu_sleep_3_status/c_reset_mac_mcp_rpu_sleep_3_status/g
s/c_mac_mcp_reset_rpu_sleep_3_wakeup/c_reset_mac_mcp_rpu_sleep_3_wakeup/g
s/c_mac_mcp_reset_rpu_sleep_4_force/c_reset_mac_mcp_rpu_sleep_4_force/g
s/c_mac_mcp_reset_rpu_sleep_4_status/c_reset_mac_mcp_rpu_sleep_4_status/g
s/c_mac_mcp_reset_rpu_sleep_4_wakeup/c_reset_mac_mcp_rpu_sleep_4_wakeup/g
s/c_mac_mcp_reset_rpu_status_0/c_reset_mac_mcp_rpu_status_0/g
s/c_mac_mcp_reset_rpu_status_1/c_reset_mac_mcp_rpu_status_1/g
s/c_mac_mcp_reset_rpu_status_2/c_reset_mac_mcp_rpu_status_2/g
s/c_mac_mcp_reset_rpu_status_3/c_reset_mac_mcp_rpu_status_3/g
s/c_mac_mcp_reset_rpu_status_4/c_reset_mac_mcp_rpu_status_4/g
s/c_mac_mcp_reset_scratch_32bits_0/c_reset_mac_mcp_scratch_32bits_0/g
s/c_mac_mcp_reset_scratch_32bits_1/c_reset_mac_mcp_scratch_32bits_1/g
s/c_mac_mcp_reset_scratch_32bits_2/c_reset_mac_mcp_scratch_32bits_2/g
s/c_mac_mcp_reset_scratch_32bits_3/c_reset_mac_mcp_scratch_32bits_3/g
s/c_mac_mcp_reset_scratch_32bits_4/c_reset_mac_mcp_scratch_32bits_4/g
s/c_mac_mcp_reset_scratch_32bits_5/c_reset_mac_mcp_scratch_32bits_5/g
#mac_pwr
s/c_mac_pwr_reset_bank_id_idx/c_reset_mac_pwr_bank_id_idx/g
s/c_mac_pwr_reset_bank_id_val/c_reset_mac_pwr_bank_id_val/g
s/c_mac_pwr_reset_power_state/c_reset_mac_pwr_power_state/g
s/c_mac_pwr_power_state_low/eMAC_PWR_POWER_STATE_LOW/g
s/c_mac_pwr_power_state_warmup/eMAC_PWR_POWER_STATE_WARMUP/g
s/c_mac_pwr_power_state_slow/eMAC_PWR_POWER_STATE_SLOW/g
s/c_mac_pwr_power_state_full/eMAC_PWR_POWER_STATE_FULL/g
s/c_mac_pwr_reset_power_state_fast_clk/c_reset_mac_pwr_power_state_fast_clk/g
s/c_mac_pwr_reset_wake_sources/c_reset_mac_pwr_wake_sources/g
s/c_mac_pwr_reset_warm_up_count/c_reset_mac_pwr_warm_up_count/g
#mac_rpu_slp
s/c_mac_rpu_slp_reset_bank_id_idx/c_reset_mac_rpu_slp_bank_id_idx/g
s/c_mac_rpu_slp_reset_bank_id_val/c_reset_mac_rpu_slp_bank_id_val/g
s/c_mac_rpu_slp_reset_control_force_mask/c_reset_mac_rpu_slp_control_force_mask/g
s/c_mac_rpu_slp_reset_control_sleep_req/c_reset_mac_rpu_slp_control_sleep_req/g
s/c_mac_rpu_slp_reset_disable_auto_cg/c_reset_mac_rpu_slp_disable_auto_cg/g
s/c_mac_rpu_slp_reset_irq_mask/c_reset_mac_rpu_slp_irq_mask/g
s/c_mac_rpu_slp_reset_status_sleep/c_reset_mac_rpu_slp_status_sleep/g
#mac_spu_rpt
s/c_mac_spu_rpt_reset_bank_id_idx/c_reset_mac_spu_rpt_bank_id_idx/g
s/c_mac_spu_rpt_reset_bank_id_val/c_reset_mac_spu_rpt_bank_id_val/g
s/c_mac_spu_rpt_reset_ctrl_0_count_value_0/c_reset_mac_spu_rpt_ctrl_0_count_value_0/g
s/c_mac_spu_rpt_reset_ctrl_0_enable_0/c_reset_mac_spu_rpt_ctrl_0_enable_0/g
s/c_mac_spu_rpt_reset_ctrl_0_repeat_0/c_reset_mac_spu_rpt_ctrl_0_repeat_0/g
s/c_mac_spu_rpt_reset_ctrl_1_count_value_1/c_reset_mac_spu_rpt_ctrl_1_count_value_1/g
s/c_mac_spu_rpt_reset_ctrl_1_enable_1/c_reset_mac_spu_rpt_ctrl_1_enable_1/g
s/c_mac_spu_rpt_reset_ctrl_1_repeat_1/c_reset_mac_spu_rpt_ctrl_1_repeat_1/g
s/c_mac_spu_rpt_reset_ctrl_2_count_value_2/c_reset_mac_spu_rpt_ctrl_2_count_value_2/g
s/c_mac_spu_rpt_reset_ctrl_2_enable_2/c_reset_mac_spu_rpt_ctrl_2_enable_2/g
s/c_mac_spu_rpt_reset_ctrl_2_repeat_2/c_reset_mac_spu_rpt_ctrl_2_repeat_2/g
s/c_mac_spu_rpt_reset_ctrl_3_count_value_3/c_reset_mac_spu_rpt_ctrl_3_count_value_3/g
s/c_mac_spu_rpt_reset_ctrl_3_enable_3/c_reset_mac_spu_rpt_ctrl_3_enable_3/g
s/c_mac_spu_rpt_reset_ctrl_3_repeat_3/c_reset_mac_spu_rpt_ctrl_3_repeat_3/g
s/c_mac_spu_rpt_reset_timer_int/c_reset_mac_spu_rpt_timer_int/g
#mac_sra
s/c_mac_sra_reset_bank_id_idx/c_reset_mac_sra_bank_id_idx/g
s/c_mac_sra_reset_bank_id_val/c_reset_mac_sra_bank_id_val/g
s/c_mac_sra_reset_logical_addr_0/c_reset_mac_sra_logical_addr_0/g
s/c_mac_sra_reset_logical_addr_0_fixed/c_reset_mac_sra_logical_addr_0_fixed/g
s/c_mac_sra_reset_logical_addr_1/c_reset_mac_sra_logical_addr_1/g
s/c_mac_sra_reset_logical_addr_1_fixed/c_reset_mac_sra_logical_addr_1_fixed/g
s/c_mac_sra_reset_logical_mask_0/c_reset_mac_sra_logical_mask_0/g
s/c_mac_sra_reset_logical_mask_0_fixed/c_reset_mac_sra_logical_mask_0_fixed/g
s/c_mac_sra_reset_logical_mask_1/c_reset_mac_sra_logical_mask_1/g
s/c_mac_sra_reset_logical_mask_1_fixed/c_reset_mac_sra_logical_mask_1_fixed/g
s/c_mac_sra_reset_physical_addr_0/c_reset_mac_sra_physical_addr_0/g
s/c_mac_sra_reset_physical_addr_0_fixed/c_reset_mac_sra_physical_addr_0_fixed/g
s/c_mac_sra_reset_physical_addr_1/c_reset_mac_sra_physical_addr_1/g
s/c_mac_sra_reset_physical_addr_1_fixed/c_reset_mac_sra_physical_addr_1_fixed/g
s/c_mac_sra_reset_physical_mask_0/c_reset_mac_sra_physical_mask_0/g
s/c_mac_sra_reset_physical_mask_0_fixed/c_reset_mac_sra_physical_mask_0_fixed/g
s/c_mac_sra_reset_physical_mask_1/c_reset_mac_sra_physical_mask_1/g
s/c_mac_sra_reset_physical_mask_1_fixed/c_reset_mac_sra_physical_mask_1_fixed/g
#mac_ssm
s/c_mac_ssm_reset_bank_id_idx/c_reset_mac_ssm_bank_id_idx/g
s/c_mac_ssm_reset_bank_id_val/c_reset_mac_ssm_bank_id_val/g
s/c_mac_ssm_reset_semaphore_0/c_reset_mac_ssm_semaphore_0/g
s/c_mac_ssm_reset_semaphore_1/c_reset_mac_ssm_semaphore_1/g
s/c_mac_ssm_reset_semaphore_2/c_reset_mac_ssm_semaphore_2/g
s/c_mac_ssm_reset_semaphore_3/c_reset_mac_ssm_semaphore_3/g
s/c_mac_ssm_reset_semaphore_4/c_reset_mac_ssm_semaphore_4/g
s/c_mac_ssm_reset_semaphore_5/c_reset_mac_ssm_semaphore_5/g
s/c_mac_ssm_reset_semaphore_6/c_reset_mac_ssm_semaphore_6/g
s/c_mac_ssm_reset_semaphore_7/c_reset_mac_ssm_semaphore_7/g
s/c_mac_ssm_reset_ssm_date/c_reset_mac_ssm_ssm_date/g
#mac_tbd
s/c_mac_tbd_reset_bank_id_idx/c_reset_mac_tbd_bank_id_idx/g
s/c_mac_tbd_reset_bank_id_val/c_reset_mac_tbd_bank_id_val/g
s/c_mac_tbd_reset_base_0/c_reset_mac_tbd_base_0/g
s/c_mac_tbd_reset_base_1/c_reset_mac_tbd_base_1/g
s/c_mac_tbd_reset_base_2/c_reset_mac_tbd_base_2/g
s/c_mac_tbd_reset_cur/c_reset_mac_tbd_cur/g
s/c_mac_tbd_reset_ip/c_reset_mac_tbd_ip/g
s/c_mac_tbd_reset_stack_0_address/c_reset_mac_tbd_stack_0_address/g
s/c_mac_tbd_reset_stack_0_full/c_reset_mac_tbd_stack_0_full/g
s/c_mac_tbd_reset_stack_1_address/c_reset_mac_tbd_stack_1_address/g
s/c_mac_tbd_reset_stack_1_full/c_reset_mac_tbd_stack_1_full/g
s/c_mac_tbd_reset_status_busy/c_reset_mac_tbd_status_busy/g
s/c_mac_tbd_reset_status_en/c_reset_mac_tbd_status_en/g
s/c_mac_tbd_reset_status_int/c_reset_mac_tbd_status_int/g
s/c_mac_tbd_reset_status_main_cycle_error/c_reset_mac_tbd_status_main_cycle_error/g
s/c_mac_tbd_reset_status_main_overflow_error/c_reset_mac_tbd_status_main_overflow_error/g
s/c_mac_tbd_reset_status_reg_cycle_error/c_reset_mac_tbd_status_reg_cycle_error/g
s/c_mac_tbd_reset_status_reg_overflow_error/c_reset_mac_tbd_status_reg_overflow_error/g
s/c_mac_tbd_reset_status_stack_empty/c_reset_mac_tbd_status_stack_empty/g
s/c_mac_tbd_reset_status_stack_overflow/c_reset_mac_tbd_status_stack_overflow/g
s/c_mac_tbd_reset_test_tbd_test_select/c_reset_mac_tbd_test_tbd_test_select/g
s/c_mac_tbd_test_tbd_test_select_tx_pwdata/eMAC_TBD_TEST_TBD_TEST_SELECT_TX_PWDATA/g
s/c_mac_tbd_test_tbd_test_select_ulp_pwdata/eMAC_TBD_TEST_TBD_TEST_SELECT_ULP_PWDATA/g
s/c_mac_tbd_test_tbd_test_select_sra_prdata/eMAC_TBD_TEST_TBD_TEST_SELECT_SRA_PRDATA/g
s/c_mac_tbd_test_tbd_test_select_tbd_comp/eMAC_TBD_TEST_TBD_TEST_SELECT_TBD_COMP/g
#mac_tim
s/c_mac_tim_reset_bank_id_idx/c_reset_mac_tim_bank_id_idx/g
s/c_mac_tim_reset_bank_id_val/c_reset_mac_tim_bank_id_val/g
s/c_mac_tim_reset_cfg_negedge_timestamp0/c_reset_mac_tim_cfg_negedge_timestamp0/g
s/c_mac_tim_reset_cfg_negedge_timestamp1/c_reset_mac_tim_cfg_negedge_timestamp1/g
s/c_mac_tim_reset_event_timestamp0/c_reset_mac_tim_event_timestamp0/g
s/c_mac_tim_reset_event_timestamp1/c_reset_mac_tim_event_timestamp1/g
s/c_mac_tim_reset_ext_sync_mode_enable/c_reset_mac_tim_ext_sync_mode_enable/g
s/c_mac_tim_reset_lpctrl_master_ref/c_reset_mac_tim_lpctrl_master_ref/g
s/c_mac_tim_reset_lpctrl_master_ref_frame/c_reset_mac_tim_lpctrl_master_ref_frame/g
s/c_mac_tim_reset_lpctrl_master_ref_slot/c_reset_mac_tim_lpctrl_master_ref_slot/g
s/c_mac_tim_reset_lpctrl_mst_ref_2ts_snap/c_reset_mac_tim_lpctrl_mst_ref_2ts_snap/g
s/c_mac_tim_reset_lpctrl_mst_ref_2ts_snap_frame/c_reset_mac_tim_lpctrl_mst_ref_2ts_snap_frame/g
s/c_mac_tim_reset_lpctrl_mst_ref_snap/c_reset_mac_tim_lpctrl_mst_ref_snap/g
s/c_mac_tim_reset_lpctrl_mst_ref_snap_frame/c_reset_mac_tim_lpctrl_mst_ref_snap_frame/g
s/c_mac_tim_reset_lpctrl_mst_ref_snap_slot/c_reset_mac_tim_lpctrl_mst_ref_snap_slot/g
s/c_mac_tim_reset_master_ref/c_reset_mac_tim_master_ref/g
s/c_mac_tim_reset_master_ref_frame/c_reset_mac_tim_master_ref_frame/g
s/c_mac_tim_reset_master_ref_reset/c_reset_mac_tim_master_ref_reset/g
s/c_mac_tim_reset_master_ref_slot/c_reset_mac_tim_master_ref_slot/g
s/c_mac_tim_reset_master_ref_2ts/c_reset_mac_tim_master_ref_2ts/g
s/c_mac_tim_reset_master_ref_2ts_frame/c_reset_mac_tim_master_ref_2ts_frame/g
s/c_mac_tim_reset_mst_ref_timestamp_snap0/c_reset_mac_tim_mst_ref_timestamp_snap0/g
s/c_mac_tim_reset_mst_ref_timestamp_snap1/c_reset_mac_tim_mst_ref_timestamp_snap1/g
s/c_mac_tim_reset_one_mhz_enable/c_reset_mac_tim_one_mhz_enable/g
s/c_mac_tim_reset_tick_10ms/c_reset_mac_tim_tick_10ms/g
s/c_mac_tim_reset_to_disable_event_timestamp0/c_reset_mac_tim_to_disable_event_timestamp0/g
s/c_mac_tim_reset_to_disable_event_timestamp1/c_reset_mac_tim_to_disable_event_timestamp1/g
#meas
s/c_meas_reset_bank_id_idx/c_reset_meas_bank_id_idx/g
s/c_meas_reset_bank_id_val/c_reset_meas_bank_id_val/g
s/c_meas_reset_clr_event_soft/c_reset_meas_clr_event_soft/g
s/c_meas_reset_debug_enable/c_reset_meas_debug_enable/g
s/c_meas_reset_disable_auto_cg/c_reset_meas_disable_auto_cg/g
s/c_meas_reset_dlp_timing_ref_frame/c_reset_meas_dlp_timing_ref_frame/g
s/c_meas_reset_dlp_timing_ref_sample/c_reset_meas_dlp_timing_ref_sample/g
s/c_meas_reset_dlp_timing_ref_slot/c_reset_meas_dlp_timing_ref_slot/g
s/c_meas_reset_dlp_timing_ref_bank0_frame/c_reset_meas_dlp_timing_ref_bank0_frame/g
s/c_meas_reset_dlp_timing_ref_bank0_slot/c_reset_meas_dlp_timing_ref_bank0_slot/g
s/c_meas_reset_dlp_timing_ref_bank1_frame/c_reset_meas_dlp_timing_ref_bank1_frame/g
s/c_meas_reset_dlp_timing_ref_bank1_slot/c_reset_meas_dlp_timing_ref_bank1_slot/g
s/c_meas_reset_event_mask_0/c_reset_meas_event_mask_0/g
s/c_meas_reset_event_mask_1/c_reset_meas_event_mask_1/g
s/c_meas_reset_event_mask_2/c_reset_meas_event_mask_2/g
s/c_meas_reset_event_mask_3/c_reset_meas_event_mask_3/g
s/c_meas_reset_event_soft/c_reset_meas_event_soft/g
s/c_meas_reset_fifoin_error/c_reset_meas_fifoin_error/g
s/c_meas_reset_intr_sf_trigger/c_reset_meas_intr_sf_trigger/g
s/c_meas_reset_intr_sf_trigger_mask/c_reset_meas_intr_sf_trigger_mask/g
s/c_meas_reset_masked_event_0/c_reset_meas_masked_event_0/g
s/c_meas_reset_masked_event_1/c_reset_meas_masked_event_1/g
s/c_meas_reset_masked_event_2/c_reset_meas_masked_event_2/g
s/c_meas_reset_masked_event_3/c_reset_meas_masked_event_3/g
s/c_meas_reset_master_ref_frame/c_reset_meas_master_ref_frame/g
s/c_meas_reset_master_ref_slot/c_reset_meas_master_ref_slot/g
s/c_meas_reset_master_ref_ts/c_reset_meas_master_ref_ts/g
s/c_meas_reset_meas_enable/c_reset_meas_meas_enable/g
s/c_meas_reset_meas_enable_sf/c_reset_meas_meas_enable_sf/g
s/c_meas_reset_meas_ref_frame_bank0/c_reset_meas_meas_ref_frame_bank0/g
s/c_meas_reset_meas_ref_frame_bank1/c_reset_meas_meas_ref_frame_bank1/g
s/c_meas_reset_meas_ref_slot_bank0/c_reset_meas_meas_ref_slot_bank0/g
s/c_meas_reset_meas_ref_slot_bank1/c_reset_meas_meas_ref_slot_bank1/g
s/c_meas_reset_milut_addr/c_reset_meas_milut_addr/g
s/c_meas_reset_milut_data/c_reset_meas_milut_data/g
s/c_meas_reset_mi_cqi_bank0_rdy/c_reset_meas_mi_cqi_bank0_rdy/g
s/c_meas_reset_mi_cqi_bank1_rdy/c_reset_meas_mi_cqi_bank1_rdy/g
s/c_meas_reset_mi_cqi_mem_error/c_reset_meas_mi_cqi_mem_error/g
s/c_meas_reset_noise_reg0_0_inv_noise_power_shift/c_reset_meas_noise_reg0_0_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_0_noise_power/c_reset_meas_noise_reg0_0_noise_power/g
s/c_meas_reset_noise_reg0_1_inv_noise_power_shift/c_reset_meas_noise_reg0_1_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_1_noise_power/c_reset_meas_noise_reg0_1_noise_power/g
s/c_meas_reset_noise_reg0_10_inv_noise_power_shift/c_reset_meas_noise_reg0_10_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_10_noise_power/c_reset_meas_noise_reg0_10_noise_power/g
s/c_meas_reset_noise_reg0_11_inv_noise_power_shift/c_reset_meas_noise_reg0_11_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_11_noise_power/c_reset_meas_noise_reg0_11_noise_power/g
s/c_meas_reset_noise_reg0_12_inv_noise_power_shift/c_reset_meas_noise_reg0_12_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_12_noise_power/c_reset_meas_noise_reg0_12_noise_power/g
s/c_meas_reset_noise_reg0_13_inv_noise_power_shift/c_reset_meas_noise_reg0_13_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_13_noise_power/c_reset_meas_noise_reg0_13_noise_power/g
s/c_meas_reset_noise_reg0_14_inv_noise_power_shift/c_reset_meas_noise_reg0_14_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_14_noise_power/c_reset_meas_noise_reg0_14_noise_power/g
s/c_meas_reset_noise_reg0_15_inv_noise_power_shift/c_reset_meas_noise_reg0_15_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_15_noise_power/c_reset_meas_noise_reg0_15_noise_power/g
s/c_meas_reset_noise_reg0_16_inv_noise_power_shift/c_reset_meas_noise_reg0_16_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_16_noise_power/c_reset_meas_noise_reg0_16_noise_power/g
s/c_meas_reset_noise_reg0_17_inv_noise_power_shift/c_reset_meas_noise_reg0_17_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_17_noise_power/c_reset_meas_noise_reg0_17_noise_power/g
s/c_meas_reset_noise_reg0_18_inv_noise_power_shift/c_reset_meas_noise_reg0_18_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_18_noise_power/c_reset_meas_noise_reg0_18_noise_power/g
s/c_meas_reset_noise_reg0_19_inv_noise_power_shift/c_reset_meas_noise_reg0_19_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_19_noise_power/c_reset_meas_noise_reg0_19_noise_power/g
s/c_meas_reset_noise_reg0_2_inv_noise_power_shift/c_reset_meas_noise_reg0_2_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_2_noise_power/c_reset_meas_noise_reg0_2_noise_power/g
s/c_meas_reset_noise_reg0_20_inv_noise_power_shift/c_reset_meas_noise_reg0_20_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_20_noise_power/c_reset_meas_noise_reg0_20_noise_power/g
s/c_meas_reset_noise_reg0_21_inv_noise_power_shift/c_reset_meas_noise_reg0_21_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_21_noise_power/c_reset_meas_noise_reg0_21_noise_power/g
s/c_meas_reset_noise_reg0_22_inv_noise_power_shift/c_reset_meas_noise_reg0_22_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_22_noise_power/c_reset_meas_noise_reg0_22_noise_power/g
s/c_meas_reset_noise_reg0_23_inv_noise_power_shift/c_reset_meas_noise_reg0_23_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_23_noise_power/c_reset_meas_noise_reg0_23_noise_power/g
s/c_meas_reset_noise_reg0_24_inv_noise_power_shift/c_reset_meas_noise_reg0_24_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_24_noise_power/c_reset_meas_noise_reg0_24_noise_power/g
s/c_meas_reset_noise_reg0_25_inv_noise_power_shift/c_reset_meas_noise_reg0_25_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_25_noise_power/c_reset_meas_noise_reg0_25_noise_power/g
s/c_meas_reset_noise_reg0_26_inv_noise_power_shift/c_reset_meas_noise_reg0_26_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_26_noise_power/c_reset_meas_noise_reg0_26_noise_power/g
s/c_meas_reset_noise_reg0_27_inv_noise_power_shift/c_reset_meas_noise_reg0_27_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_27_noise_power/c_reset_meas_noise_reg0_27_noise_power/g
s/c_meas_reset_noise_reg0_3_inv_noise_power_shift/c_reset_meas_noise_reg0_3_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_3_noise_power/c_reset_meas_noise_reg0_3_noise_power/g
s/c_meas_reset_noise_reg0_4_inv_noise_power_shift/c_reset_meas_noise_reg0_4_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_4_noise_power/c_reset_meas_noise_reg0_4_noise_power/g
s/c_meas_reset_noise_reg0_5_inv_noise_power_shift/c_reset_meas_noise_reg0_5_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_5_noise_power/c_reset_meas_noise_reg0_5_noise_power/g
s/c_meas_reset_noise_reg0_6_inv_noise_power_shift/c_reset_meas_noise_reg0_6_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_6_noise_power/c_reset_meas_noise_reg0_6_noise_power/g
s/c_meas_reset_noise_reg0_7_inv_noise_power_shift/c_reset_meas_noise_reg0_7_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_7_noise_power/c_reset_meas_noise_reg0_7_noise_power/g
s/c_meas_reset_noise_reg0_8_inv_noise_power_shift/c_reset_meas_noise_reg0_8_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_8_noise_power/c_reset_meas_noise_reg0_8_noise_power/g
s/c_meas_reset_noise_reg0_9_inv_noise_power_shift/c_reset_meas_noise_reg0_9_inv_noise_power_shift/g
s/c_meas_reset_noise_reg0_9_noise_power/c_reset_meas_noise_reg0_9_noise_power/g
s/c_meas_reset_noise_reg1_0_inv_noise_power_scale/c_reset_meas_noise_reg1_0_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_0_noise_scale_0/c_reset_meas_noise_reg1_0_noise_scale_0/g
s/c_meas_reset_noise_reg1_0_noise_scale_1/c_reset_meas_noise_reg1_0_noise_scale_1/g
s/c_meas_reset_noise_reg1_1_inv_noise_power_scale/c_reset_meas_noise_reg1_1_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_1_noise_scale_0/c_reset_meas_noise_reg1_1_noise_scale_0/g
s/c_meas_reset_noise_reg1_1_noise_scale_1/c_reset_meas_noise_reg1_1_noise_scale_1/g
s/c_meas_reset_noise_reg1_10_inv_noise_power_scale/c_reset_meas_noise_reg1_10_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_10_noise_scale_0/c_reset_meas_noise_reg1_10_noise_scale_0/g
s/c_meas_reset_noise_reg1_10_noise_scale_1/c_reset_meas_noise_reg1_10_noise_scale_1/g
s/c_meas_reset_noise_reg1_11_inv_noise_power_scale/c_reset_meas_noise_reg1_11_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_11_noise_scale_0/c_reset_meas_noise_reg1_11_noise_scale_0/g
s/c_meas_reset_noise_reg1_11_noise_scale_1/c_reset_meas_noise_reg1_11_noise_scale_1/g
s/c_meas_reset_noise_reg1_12_inv_noise_power_scale/c_reset_meas_noise_reg1_12_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_12_noise_scale_0/c_reset_meas_noise_reg1_12_noise_scale_0/g
s/c_meas_reset_noise_reg1_12_noise_scale_1/c_reset_meas_noise_reg1_12_noise_scale_1/g
s/c_meas_reset_noise_reg1_13_inv_noise_power_scale/c_reset_meas_noise_reg1_13_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_13_noise_scale_0/c_reset_meas_noise_reg1_13_noise_scale_0/g
s/c_meas_reset_noise_reg1_13_noise_scale_1/c_reset_meas_noise_reg1_13_noise_scale_1/g
s/c_meas_reset_noise_reg1_14_inv_noise_power_scale/c_reset_meas_noise_reg1_14_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_14_noise_scale_0/c_reset_meas_noise_reg1_14_noise_scale_0/g
s/c_meas_reset_noise_reg1_14_noise_scale_1/c_reset_meas_noise_reg1_14_noise_scale_1/g
s/c_meas_reset_noise_reg1_15_inv_noise_power_scale/c_reset_meas_noise_reg1_15_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_15_noise_scale_0/c_reset_meas_noise_reg1_15_noise_scale_0/g
s/c_meas_reset_noise_reg1_15_noise_scale_1/c_reset_meas_noise_reg1_15_noise_scale_1/g
s/c_meas_reset_noise_reg1_16_inv_noise_power_scale/c_reset_meas_noise_reg1_16_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_16_noise_scale_0/c_reset_meas_noise_reg1_16_noise_scale_0/g
s/c_meas_reset_noise_reg1_16_noise_scale_1/c_reset_meas_noise_reg1_16_noise_scale_1/g
s/c_meas_reset_noise_reg1_17_inv_noise_power_scale/c_reset_meas_noise_reg1_17_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_17_noise_scale_0/c_reset_meas_noise_reg1_17_noise_scale_0/g
s/c_meas_reset_noise_reg1_17_noise_scale_1/c_reset_meas_noise_reg1_17_noise_scale_1/g
s/c_meas_reset_noise_reg1_18_inv_noise_power_scale/c_reset_meas_noise_reg1_18_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_18_noise_scale_0/c_reset_meas_noise_reg1_18_noise_scale_0/g
s/c_meas_reset_noise_reg1_18_noise_scale_1/c_reset_meas_noise_reg1_18_noise_scale_1/g
s/c_meas_reset_noise_reg1_19_inv_noise_power_scale/c_reset_meas_noise_reg1_19_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_19_noise_scale_0/c_reset_meas_noise_reg1_19_noise_scale_0/g
s/c_meas_reset_noise_reg1_19_noise_scale_1/c_reset_meas_noise_reg1_19_noise_scale_1/g
s/c_meas_reset_noise_reg1_2_inv_noise_power_scale/c_reset_meas_noise_reg1_2_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_2_noise_scale_0/c_reset_meas_noise_reg1_2_noise_scale_0/g
s/c_meas_reset_noise_reg1_2_noise_scale_1/c_reset_meas_noise_reg1_2_noise_scale_1/g
s/c_meas_reset_noise_reg1_20_inv_noise_power_scale/c_reset_meas_noise_reg1_20_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_20_noise_scale_0/c_reset_meas_noise_reg1_20_noise_scale_0/g
s/c_meas_reset_noise_reg1_20_noise_scale_1/c_reset_meas_noise_reg1_20_noise_scale_1/g
s/c_meas_reset_noise_reg1_21_inv_noise_power_scale/c_reset_meas_noise_reg1_21_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_21_noise_scale_0/c_reset_meas_noise_reg1_21_noise_scale_0/g
s/c_meas_reset_noise_reg1_21_noise_scale_1/c_reset_meas_noise_reg1_21_noise_scale_1/g
s/c_meas_reset_noise_reg1_22_inv_noise_power_scale/c_reset_meas_noise_reg1_22_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_22_noise_scale_0/c_reset_meas_noise_reg1_22_noise_scale_0/g
s/c_meas_reset_noise_reg1_22_noise_scale_1/c_reset_meas_noise_reg1_22_noise_scale_1/g
s/c_meas_reset_noise_reg1_23_inv_noise_power_scale/c_reset_meas_noise_reg1_23_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_23_noise_scale_0/c_reset_meas_noise_reg1_23_noise_scale_0/g
s/c_meas_reset_noise_reg1_23_noise_scale_1/c_reset_meas_noise_reg1_23_noise_scale_1/g
s/c_meas_reset_noise_reg1_24_inv_noise_power_scale/c_reset_meas_noise_reg1_24_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_24_noise_scale_0/c_reset_meas_noise_reg1_24_noise_scale_0/g
s/c_meas_reset_noise_reg1_24_noise_scale_1/c_reset_meas_noise_reg1_24_noise_scale_1/g
s/c_meas_reset_noise_reg1_25_inv_noise_power_scale/c_reset_meas_noise_reg1_25_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_25_noise_scale_0/c_reset_meas_noise_reg1_25_noise_scale_0/g
s/c_meas_reset_noise_reg1_25_noise_scale_1/c_reset_meas_noise_reg1_25_noise_scale_1/g
s/c_meas_reset_noise_reg1_26_inv_noise_power_scale/c_reset_meas_noise_reg1_26_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_26_noise_scale_0/c_reset_meas_noise_reg1_26_noise_scale_0/g
s/c_meas_reset_noise_reg1_26_noise_scale_1/c_reset_meas_noise_reg1_26_noise_scale_1/g
s/c_meas_reset_noise_reg1_27_inv_noise_power_scale/c_reset_meas_noise_reg1_27_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_27_noise_scale_0/c_reset_meas_noise_reg1_27_noise_scale_0/g
s/c_meas_reset_noise_reg1_27_noise_scale_1/c_reset_meas_noise_reg1_27_noise_scale_1/g
s/c_meas_reset_noise_reg1_3_inv_noise_power_scale/c_reset_meas_noise_reg1_3_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_3_noise_scale_0/c_reset_meas_noise_reg1_3_noise_scale_0/g
s/c_meas_reset_noise_reg1_3_noise_scale_1/c_reset_meas_noise_reg1_3_noise_scale_1/g
s/c_meas_reset_noise_reg1_4_inv_noise_power_scale/c_reset_meas_noise_reg1_4_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_4_noise_scale_0/c_reset_meas_noise_reg1_4_noise_scale_0/g
s/c_meas_reset_noise_reg1_4_noise_scale_1/c_reset_meas_noise_reg1_4_noise_scale_1/g
s/c_meas_reset_noise_reg1_5_inv_noise_power_scale/c_reset_meas_noise_reg1_5_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_5_noise_scale_0/c_reset_meas_noise_reg1_5_noise_scale_0/g
s/c_meas_reset_noise_reg1_5_noise_scale_1/c_reset_meas_noise_reg1_5_noise_scale_1/g
s/c_meas_reset_noise_reg1_6_inv_noise_power_scale/c_reset_meas_noise_reg1_6_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_6_noise_scale_0/c_reset_meas_noise_reg1_6_noise_scale_0/g
s/c_meas_reset_noise_reg1_6_noise_scale_1/c_reset_meas_noise_reg1_6_noise_scale_1/g
s/c_meas_reset_noise_reg1_7_inv_noise_power_scale/c_reset_meas_noise_reg1_7_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_7_noise_scale_0/c_reset_meas_noise_reg1_7_noise_scale_0/g
s/c_meas_reset_noise_reg1_7_noise_scale_1/c_reset_meas_noise_reg1_7_noise_scale_1/g
s/c_meas_reset_noise_reg1_8_inv_noise_power_scale/c_reset_meas_noise_reg1_8_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_8_noise_scale_0/c_reset_meas_noise_reg1_8_noise_scale_0/g
s/c_meas_reset_noise_reg1_8_noise_scale_1/c_reset_meas_noise_reg1_8_noise_scale_1/g
s/c_meas_reset_noise_reg1_9_inv_noise_power_scale/c_reset_meas_noise_reg1_9_inv_noise_power_scale/g
s/c_meas_reset_noise_reg1_9_noise_scale_0/c_reset_meas_noise_reg1_9_noise_scale_0/g
s/c_meas_reset_noise_reg1_9_noise_scale_1/c_reset_meas_noise_reg1_9_noise_scale_1/g
s/c_meas_reset_nrb/c_reset_meas_nrb/g
s/c_meas_reset_report_mode/c_reset_meas_report_mode/g
s/c_meas_reset_rho_ctrl_ratio_rho_a_re/c_reset_meas_rho_ctrl_ratio_rho_a_re/g
s/c_meas_reset_rho_ctrl_rho_a/c_reset_meas_rho_ctrl_rho_a/g
s/c_meas_reset_rho_ctrl_rho_b/c_reset_meas_rho_ctrl_rho_b/g
s/c_meas_reset_rst_mi_bank0_rdy/c_reset_meas_rst_mi_bank0_rdy/g
s/c_meas_reset_rst_mi_bank1_rdy/c_reset_meas_rst_mi_bank1_rdy/g
s/c_meas_reset_scd_pmi_0/c_reset_meas_scd_pmi_0/g
s/c_meas_reset_scd_pmi_1/c_reset_meas_scd_pmi_1/g
s/c_meas_reset_scd_pmi_10/c_reset_meas_scd_pmi_10/g
s/c_meas_reset_scd_pmi_11/c_reset_meas_scd_pmi_11/g
s/c_meas_reset_scd_pmi_12/c_reset_meas_scd_pmi_12/g
s/c_meas_reset_scd_pmi_13/c_reset_meas_scd_pmi_13/g
s/c_meas_reset_scd_pmi_14/c_reset_meas_scd_pmi_14/g
s/c_meas_reset_scd_pmi_15/c_reset_meas_scd_pmi_15/g
s/c_meas_reset_scd_pmi_16/c_reset_meas_scd_pmi_16/g
s/c_meas_reset_scd_pmi_17/c_reset_meas_scd_pmi_17/g
s/c_meas_reset_scd_pmi_18/c_reset_meas_scd_pmi_18/g
s/c_meas_reset_scd_pmi_19/c_reset_meas_scd_pmi_19/g
s/c_meas_reset_scd_pmi_2/c_reset_meas_scd_pmi_2/g
s/c_meas_reset_scd_pmi_20/c_reset_meas_scd_pmi_20/g
s/c_meas_reset_scd_pmi_21/c_reset_meas_scd_pmi_21/g
s/c_meas_reset_scd_pmi_22/c_reset_meas_scd_pmi_22/g
s/c_meas_reset_scd_pmi_23/c_reset_meas_scd_pmi_23/g
s/c_meas_reset_scd_pmi_24/c_reset_meas_scd_pmi_24/g
s/c_meas_reset_scd_pmi_25/c_reset_meas_scd_pmi_25/g
s/c_meas_reset_scd_pmi_26/c_reset_meas_scd_pmi_26/g
s/c_meas_reset_scd_pmi_27/c_reset_meas_scd_pmi_27/g
s/c_meas_reset_scd_pmi_3/c_reset_meas_scd_pmi_3/g
s/c_meas_reset_scd_pmi_4/c_reset_meas_scd_pmi_4/g
s/c_meas_reset_scd_pmi_5/c_reset_meas_scd_pmi_5/g
s/c_meas_reset_scd_pmi_6/c_reset_meas_scd_pmi_6/g
s/c_meas_reset_scd_pmi_7/c_reset_meas_scd_pmi_7/g
s/c_meas_reset_scd_pmi_8/c_reset_meas_scd_pmi_8/g
s/c_meas_reset_scd_pmi_9/c_reset_meas_scd_pmi_9/g
s/c_meas_reset_scd_pmi_wideband/c_reset_meas_scd_pmi_wideband/g
s/c_meas_reset_scd_reported_ri/c_reset_meas_scd_reported_ri/g
s/c_meas_reset_scratch_0/c_reset_meas_scratch_0/g
s/c_meas_reset_scratch_1/c_reset_meas_scratch_1/g
s/c_meas_reset_scratch_2/c_reset_meas_scratch_2/g
s/c_meas_reset_scratch_3/c_reset_meas_scratch_3/g
s/c_meas_reset_scratch_4/c_reset_meas_scratch_4/g
s/c_meas_reset_scratch_5/c_reset_meas_scratch_5/g
s/c_meas_reset_snr_shift_cdd/c_reset_meas_snr_shift_cdd/g
s/c_meas_reset_snr_shift_sa/c_reset_meas_snr_shift_sa/g
s/c_meas_reset_snr_shift_ssm/c_reset_meas_snr_shift_ssm/g
s/c_meas_reset_snr_shift_tsm/c_reset_meas_snr_shift_tsm/g
s/c_meas_reset_snr_shift_txdiv/c_reset_meas_snr_shift_txdiv/g
s/c_meas_reset_sw_bank_sel/c_reset_meas_sw_bank_sel/g
s/c_meas_reset_sw_reset/c_reset_meas_sw_reset/g
s/c_meas_reset_thr_addr/c_reset_meas_thr_addr/g
s/c_meas_reset_thr_data/c_reset_meas_thr_data/g
s/c_meas_reset_tx_4_ant/c_reset_meas_tx_4_ant/g
#rad_dfe
s/c_rad_dfe_reset_adc_meas_config_duration/c_reset_rad_dfe_adc_meas_config_duration/g
s/c_rad_dfe_reset_adc_meas_config_peak_thresh/c_reset_rad_dfe_adc_meas_config_peak_thresh/g
s/c_rad_dfe_reset_adc_meas_config_repeat/c_reset_rad_dfe_adc_meas_config_repeat/g
s/c_rad_dfe_reset_adc_meas_config_start_ts_int_slot/c_reset_rad_dfe_adc_meas_config_start_ts_int_slot/g
s/c_rad_dfe_reset_adc_meas_config_start_ts_mod_slot/c_reset_rad_dfe_adc_meas_config_start_ts_mod_slot/g
s/c_rad_dfe_reset_adc_meas_result_0_avg_level_dc_i/c_reset_rad_dfe_adc_meas_result_0_avg_level_dc_i/g
s/c_rad_dfe_reset_adc_meas_result_0_avg_level_dc_q/c_reset_rad_dfe_adc_meas_result_0_avg_level_dc_q/g
s/c_rad_dfe_reset_adc_meas_result_0_m2_level_log2/c_reset_rad_dfe_adc_meas_result_0_m2_level_log2/g
s/c_rad_dfe_reset_adc_meas_result_0_peak_event/c_reset_rad_dfe_adc_meas_result_0_peak_event/g
s/c_rad_dfe_reset_adc_meas_result_1_avg_level_dc_i/c_reset_rad_dfe_adc_meas_result_1_avg_level_dc_i/g
s/c_rad_dfe_reset_adc_meas_result_1_avg_level_dc_q/c_reset_rad_dfe_adc_meas_result_1_avg_level_dc_q/g
s/c_rad_dfe_reset_adc_meas_result_1_m2_level_log2/c_reset_rad_dfe_adc_meas_result_1_m2_level_log2/g
s/c_rad_dfe_reset_adc_meas_result_1_peak_event/c_reset_rad_dfe_adc_meas_result_1_peak_event/g
s/c_rad_dfe_reset_adc_meas_state_measure_active/c_reset_rad_dfe_adc_meas_state_measure_active/g
s/c_rad_dfe_reset_adc_meas_state_sample_count/c_reset_rad_dfe_adc_meas_state_sample_count/g
s/c_rad_dfe_reset_bank_id_idx/c_reset_rad_dfe_bank_id_idx/g
s/c_rad_dfe_reset_bank_id_val/c_reset_rad_dfe_bank_id_val/g
s/c_rad_dfe_reset_dld_control_dlp/c_reset_rad_dfe_dld_control_dlp/g
s/c_rad_dfe_dld_control_dlp_disable/eRAD_DFE_DLD_CONTROL_DLP_DISABLE/g
s/c_rad_dfe_dld_control_dlp_1p5/eRAD_DFE_DLD_CONTROL_DLP_1P5/g
s/c_rad_dfe_dld_control_dlp_2/eRAD_DFE_DLD_CONTROL_DLP_2/g
s/c_rad_dfe_dld_control_dlp_3/eRAD_DFE_DLD_CONTROL_DLP_3/g
s/c_rad_dfe_dld_control_dlp_4/eRAD_DFE_DLD_CONTROL_DLP_4/g
s/c_rad_dfe_dld_control_dlp_6/eRAD_DFE_DLD_CONTROL_DLP_6/g
s/c_rad_dfe_dld_control_dlp_8/eRAD_DFE_DLD_CONTROL_DLP_8/g
s/c_rad_dfe_dld_control_dlp_12/eRAD_DFE_DLD_CONTROL_DLP_12/g
s/c_rad_dfe_dld_control_dlp_16/eRAD_DFE_DLD_CONTROL_DLP_16/g
s/c_rad_dfe_dld_control_dlp_24/eRAD_DFE_DLD_CONTROL_DLP_24/g
s/c_rad_dfe_dld_control_dlp_32/eRAD_DFE_DLD_CONTROL_DLP_32/g
s/c_rad_dfe_reset_dld_control_enable/c_reset_rad_dfe_dld_control_enable/g
s/c_rad_dfe_reset_dld_control_rx_antennas/c_reset_rad_dfe_dld_control_rx_antennas/g
s/c_rad_dfe_dld_control_rx_antennas_1/eRAD_DFE_DLD_CONTROL_RX_ANTENNAS_1/g
s/c_rad_dfe_dld_control_rx_antennas_2/eRAD_DFE_DLD_CONTROL_RX_ANTENNAS_2/g
s/c_rad_dfe_reset_dld_control_scs/c_reset_rad_dfe_dld_control_scs/g
s/c_rad_dfe_dld_control_scs_disable/eRAD_DFE_DLD_CONTROL_SCS_DISABLE/g
s/c_rad_dfe_dld_control_scs_1p5/eRAD_DFE_DLD_CONTROL_SCS_1P5/g
s/c_rad_dfe_dld_control_scs_2/eRAD_DFE_DLD_CONTROL_SCS_2/g
s/c_rad_dfe_dld_control_scs_3/eRAD_DFE_DLD_CONTROL_SCS_3/g
s/c_rad_dfe_dld_control_scs_4/eRAD_DFE_DLD_CONTROL_SCS_4/g
s/c_rad_dfe_dld_control_scs_6/eRAD_DFE_DLD_CONTROL_SCS_6/g
s/c_rad_dfe_dld_control_scs_8/eRAD_DFE_DLD_CONTROL_SCS_8/g
s/c_rad_dfe_dld_control_scs_12/eRAD_DFE_DLD_CONTROL_SCS_12/g
s/c_rad_dfe_dld_control_scs_16/eRAD_DFE_DLD_CONTROL_SCS_16/g
s/c_rad_dfe_dld_control_scs_24/eRAD_DFE_DLD_CONTROL_SCS_24/g
s/c_rad_dfe_dld_control_scs_32/eRAD_DFE_DLD_CONTROL_SCS_32/g
s/c_rad_dfe_reset_dlf_control_scale/c_reset_rad_dfe_dlf_control_scale/g
s/c_rad_dfe_dlf_control_scale_div128/eRAD_DFE_DLF_CONTROL_SCALE_DIV128/g
s/c_rad_dfe_dlf_control_scale_div256/eRAD_DFE_DLF_CONTROL_SCALE_DIV256/g
s/c_rad_dfe_dlf_control_scale_div512/eRAD_DFE_DLF_CONTROL_SCALE_DIV512/g
s/c_rad_dfe_dlf_control_scale_div1024/eRAD_DFE_DLF_CONTROL_SCALE_DIV1024/g
s/c_rad_dfe_reset_dlf_custom1_c0/c_reset_rad_dfe_dlf_custom1_c0/g
s/c_rad_dfe_reset_dlf_custom1_c1/c_reset_rad_dfe_dlf_custom1_c1/g
s/c_rad_dfe_reset_dlf_custom1_c2/c_reset_rad_dfe_dlf_custom1_c2/g
s/c_rad_dfe_reset_dlf_custom1_c3/c_reset_rad_dfe_dlf_custom1_c3/g
s/c_rad_dfe_reset_dlf_custom2_c4/c_reset_rad_dfe_dlf_custom2_c4/g
s/c_rad_dfe_reset_dlf_custom2_c5/c_reset_rad_dfe_dlf_custom2_c5/g
s/c_rad_dfe_reset_dlf_custom2_c6/c_reset_rad_dfe_dlf_custom2_c6/g
s/c_rad_dfe_reset_dlf_custom2_c7/c_reset_rad_dfe_dlf_custom2_c7/g
s/c_rad_dfe_reset_dlf_custom3_c10/c_reset_rad_dfe_dlf_custom3_c10/g
s/c_rad_dfe_reset_dlf_custom3_c11/c_reset_rad_dfe_dlf_custom3_c11/g
s/c_rad_dfe_reset_dlf_custom3_c12/c_reset_rad_dfe_dlf_custom3_c12/g
s/c_rad_dfe_reset_dlf_custom3_c13/c_reset_rad_dfe_dlf_custom3_c13/g
s/c_rad_dfe_reset_dlf_custom3_c8/c_reset_rad_dfe_dlf_custom3_c8/g
s/c_rad_dfe_reset_dlf_custom3_c9/c_reset_rad_dfe_dlf_custom3_c9/g
s/c_rad_dfe_reset_dlp_meas_config_duration/c_reset_rad_dfe_dlp_meas_config_duration/g
s/c_rad_dfe_reset_dlp_meas_config_peak_thresh/c_reset_rad_dfe_dlp_meas_config_peak_thresh/g
s/c_rad_dfe_reset_dlp_meas_config_repeat/c_reset_rad_dfe_dlp_meas_config_repeat/g
s/c_rad_dfe_reset_dlp_meas_config_start_ts_int_slot/c_reset_rad_dfe_dlp_meas_config_start_ts_int_slot/g
s/c_rad_dfe_reset_dlp_meas_config_start_ts_mod_slot/c_reset_rad_dfe_dlp_meas_config_start_ts_mod_slot/g
s/c_rad_dfe_reset_dlp_meas_result_0_avg_level_dc_i/c_reset_rad_dfe_dlp_meas_result_0_avg_level_dc_i/g
s/c_rad_dfe_reset_dlp_meas_result_0_avg_level_dc_q/c_reset_rad_dfe_dlp_meas_result_0_avg_level_dc_q/g
s/c_rad_dfe_reset_dlp_meas_result_0_m2_level_log2/c_reset_rad_dfe_dlp_meas_result_0_m2_level_log2/g
s/c_rad_dfe_reset_dlp_meas_result_0_peak_event/c_reset_rad_dfe_dlp_meas_result_0_peak_event/g
s/c_rad_dfe_reset_dlp_meas_result_1_avg_level_dc_i/c_reset_rad_dfe_dlp_meas_result_1_avg_level_dc_i/g
s/c_rad_dfe_reset_dlp_meas_result_1_avg_level_dc_q/c_reset_rad_dfe_dlp_meas_result_1_avg_level_dc_q/g
s/c_rad_dfe_reset_dlp_meas_result_1_m2_level_log2/c_reset_rad_dfe_dlp_meas_result_1_m2_level_log2/g
s/c_rad_dfe_reset_dlp_meas_result_1_peak_event/c_reset_rad_dfe_dlp_meas_result_1_peak_event/g
s/c_rad_dfe_reset_dlp_meas_state_measure_active/c_reset_rad_dfe_dlp_meas_state_measure_active/g
s/c_rad_dfe_reset_dlp_meas_state_sample_count/c_reset_rad_dfe_dlp_meas_state_sample_count/g
s/c_rad_dfe_reset_rad_debug_sel_ant_sel/c_reset_rad_dfe_rad_debug_sel_ant_sel/g
s/c_rad_dfe_rad_debug_sel_ant_sel_antenna0/eRAD_DFE_RAD_DEBUG_SEL_ANT_SEL_ANTENNA0/g
s/c_rad_dfe_rad_debug_sel_ant_sel_antenna1/eRAD_DFE_RAD_DEBUG_SEL_ANT_SEL_ANTENNA1/g
s/c_rad_dfe_rad_debug_sel_ant_sel_i0_i1/eRAD_DFE_RAD_DEBUG_SEL_ANT_SEL_I0_I1/g
s/c_rad_dfe_rad_debug_sel_ant_sel_q0_q1/eRAD_DFE_RAD_DEBUG_SEL_ANT_SEL_Q0_Q1/g
s/c_rad_dfe_reset_rad_debug_sel_external_testpoint/c_reset_rad_dfe_rad_debug_sel_external_testpoint/g
s/c_rad_dfe_rad_debug_sel_external_testpoint_no_output/eRAD_DFE_RAD_DEBUG_SEL_EXTERNAL_TESTPOINT_NO_OUTPUT/g
s/c_rad_dfe_rad_debug_sel_external_testpoint_flt1_output/eRAD_DFE_RAD_DEBUG_SEL_EXTERNAL_TESTPOINT_FLT1_OUTPUT/g
s/c_rad_dfe_rad_debug_sel_external_testpoint_flt2_output/eRAD_DFE_RAD_DEBUG_SEL_EXTERNAL_TESTPOINT_FLT2_OUTPUT/g
s/c_rad_dfe_rad_debug_sel_external_testpoint_flt3_output/eRAD_DFE_RAD_DEBUG_SEL_EXTERNAL_TESTPOINT_FLT3_OUTPUT/g
s/c_rad_dfe_reset_rad_debug_sel_internal_testpoint/c_reset_rad_dfe_rad_debug_sel_internal_testpoint/g
s/c_rad_dfe_rad_debug_sel_internal_testpoint_no_output/eRAD_DFE_RAD_DEBUG_SEL_INTERNAL_TESTPOINT_NO_OUTPUT/g
s/c_rad_dfe_rad_debug_sel_internal_testpoint_adc_output/eRAD_DFE_RAD_DEBUG_SEL_INTERNAL_TESTPOINT_ADC_OUTPUT/g
s/c_rad_dfe_rad_debug_sel_internal_testpoint_flt1_input/eRAD_DFE_RAD_DEBUG_SEL_INTERNAL_TESTPOINT_FLT1_INPUT/g
s/c_rad_dfe_rad_debug_sel_internal_testpoint_flt2_input/eRAD_DFE_RAD_DEBUG_SEL_INTERNAL_TESTPOINT_FLT2_INPUT/g
s/c_rad_dfe_reset_rad_phase_increment/c_reset_rad_dfe_rad_phase_increment/g
s/c_rad_dfe_reset_rad_rotator_enable/c_reset_rad_dfe_rad_rotator_enable/g
s/c_rad_dfe_reset_scs_meas_config_duration/c_reset_rad_dfe_scs_meas_config_duration/g
s/c_rad_dfe_reset_scs_meas_config_peak_thresh/c_reset_rad_dfe_scs_meas_config_peak_thresh/g
s/c_rad_dfe_reset_scs_meas_config_repeat/c_reset_rad_dfe_scs_meas_config_repeat/g
s/c_rad_dfe_reset_scs_meas_config_start_ts_int_slot/c_reset_rad_dfe_scs_meas_config_start_ts_int_slot/g
s/c_rad_dfe_reset_scs_meas_config_start_ts_mod_slot/c_reset_rad_dfe_scs_meas_config_start_ts_mod_slot/g
s/c_rad_dfe_reset_scs_meas_result_0_avg_level_dc_i/c_reset_rad_dfe_scs_meas_result_0_avg_level_dc_i/g
s/c_rad_dfe_reset_scs_meas_result_0_avg_level_dc_q/c_reset_rad_dfe_scs_meas_result_0_avg_level_dc_q/g
s/c_rad_dfe_reset_scs_meas_result_0_m2_level_log2/c_reset_rad_dfe_scs_meas_result_0_m2_level_log2/g
s/c_rad_dfe_reset_scs_meas_result_0_peak_event/c_reset_rad_dfe_scs_meas_result_0_peak_event/g
s/c_rad_dfe_reset_scs_meas_result_1_avg_level_dc_i/c_reset_rad_dfe_scs_meas_result_1_avg_level_dc_i/g
s/c_rad_dfe_reset_scs_meas_result_1_avg_level_dc_q/c_reset_rad_dfe_scs_meas_result_1_avg_level_dc_q/g
s/c_rad_dfe_reset_scs_meas_result_1_m2_level_log2/c_reset_rad_dfe_scs_meas_result_1_m2_level_log2/g
s/c_rad_dfe_reset_scs_meas_result_1_peak_event/c_reset_rad_dfe_scs_meas_result_1_peak_event/g
s/c_rad_dfe_reset_scs_meas_state_measure_active/c_reset_rad_dfe_scs_meas_state_measure_active/g
s/c_rad_dfe_reset_scs_meas_state_sample_count/c_reset_rad_dfe_scs_meas_state_sample_count/g
s/c_rad_dfe_reset_swreset_dfe_swrstn/c_reset_rad_dfe_swreset_dfe_swrstn/g
s/c_rad_dfe_reset_uli_control_ratio/c_reset_rad_dfe_uli_control_ratio/g
#rad_rc2
s/c_rad_rc2_reset_adc_dac_clk_freq/c_reset_rad_rc2_adc_dac_clk_freq/g
s/c_rad_rc2_adc_dac_clk_freq_half_ts/eRAD_RC2_ADC_DAC_CLK_FREQ_HALF_TS/g
s/c_rad_rc2_adc_dac_clk_freq_1_ts/eRAD_RC2_ADC_DAC_CLK_FREQ_1_TS/g
s/c_rad_rc2_adc_dac_clk_freq_2_ts/eRAD_RC2_ADC_DAC_CLK_FREQ_2_TS/g
s/c_rad_rc2_adc_dac_clk_freq_4_ts/eRAD_RC2_ADC_DAC_CLK_FREQ_4_TS/g
s/c_rad_rc2_adc_dac_clk_freq_8_ts/eRAD_RC2_ADC_DAC_CLK_FREQ_8_TS/g
s/c_rad_rc2_adc_dac_clk_freq_16_ts/eRAD_RC2_ADC_DAC_CLK_FREQ_16_TS/g
s/c_rad_rc2_reset_adi_cmd/c_reset_rad_rc2_adi_cmd/g
s/c_rad_rc2_adi_cmd_idle/eRAD_RC2_ADI_CMD_IDLE/g
s/c_rad_rc2_adi_cmd_rx/eRAD_RC2_ADI_CMD_RX/g
s/c_rad_rc2_adi_cmd_tx/eRAD_RC2_ADI_CMD_TX/g
s/c_rad_rc2_adi_cmd_rxtx/eRAD_RC2_ADI_CMD_RXTX/g
s/c_rad_rc2_reset_adi_cmd_fifo_level/c_reset_rad_rc2_adi_cmd_fifo_level/g
s/c_rad_rc2_reset_adi_mode/c_reset_rad_rc2_adi_mode/g
s/c_rad_rc2_reset_adi_timestamp/c_reset_rad_rc2_adi_timestamp/g
s/c_rad_rc2_reset_adi_data_iq_channels/c_reset_rad_rc2_adi_data_iq_channels/g
s/c_rad_rc2_reset_adi_data_i_on_posedge/c_reset_rad_rc2_adi_data_i_on_posedge/g
s/c_rad_rc2_reset_adi_data_rx_delay/c_reset_rad_rc2_adi_data_rx_delay/g
s/c_rad_rc2_reset_adi_data_rx_swap/c_reset_rad_rc2_adi_data_rx_swap/g
s/c_rad_rc2_reset_adi_data_sign/c_reset_rad_rc2_adi_data_sign/g
s/c_rad_rc2_reset_adi_data_tx_delay/c_reset_rad_rc2_adi_data_tx_delay/g
s/c_rad_rc2_reset_adi_data_tx_p0np1/c_reset_rad_rc2_adi_data_tx_p0np1/g
s/c_rad_rc2_adi_data_tx_p0np1_2rx2tx/eRAD_RC2_ADI_DATA_TX_P0NP1_2RX2TX/g
s/c_rad_rc2_adi_data_tx_p0np1_2rx1tx/eRAD_RC2_ADI_DATA_TX_P0NP1_2RX1TX/g
s/c_rad_rc2_adi_data_tx_p0np1_1rx1tx/eRAD_RC2_ADI_DATA_TX_P0NP1_1RX1TX/g
s/c_rad_rc2_reset_adi_data_tx_swap/c_reset_rad_rc2_adi_data_tx_swap/g
s/c_rad_rc2_reset_adi_flush_cmd_timestamp/c_reset_rad_rc2_adi_flush_cmd_timestamp/g
s/c_rad_rc2_reset_adi_sw_rstn/c_reset_rad_rc2_adi_sw_rstn/g
s/c_rad_rc2_reset_afe_interface_rx_sample_edge/c_reset_rad_rc2_afe_interface_rx_sample_edge/g
s/c_rad_rc2_reset_afe_interface_rx_sync_sense/c_reset_rad_rc2_afe_interface_rx_sync_sense/g
s/c_rad_rc2_reset_afe_interface_tx_q_first/c_reset_rad_rc2_afe_interface_tx_q_first/g
s/c_rad_rc2_reset_afe_interface_tx_send_edge/c_reset_rad_rc2_afe_interface_tx_send_edge/g
s/c_rad_rc2_reset_afe_interface_tx_sync_oe/c_reset_rad_rc2_afe_interface_tx_sync_oe/g
s/c_rad_rc2_reset_afe_interface_tx_sync_sense/c_reset_rad_rc2_afe_interface_tx_sync_sense/g
s/c_rad_rc2_reset_afe_use/c_reset_rad_rc2_afe_use/g
s/c_rad_rc2_reset_agc_cmd_0/c_reset_rad_rc2_agc_cmd_0/g
s/c_rad_rc2_agc_cmd_no_change/eRAD_RC2_AGC_CMD_NO_CHANGE/g
s/c_rad_rc2_agc_cmd_command_up/eRAD_RC2_AGC_CMD_COMMAND_UP/g
s/c_rad_rc2_agc_cmd_command_down/eRAD_RC2_AGC_CMD_COMMAND_DOWN/g
s/c_rad_rc2_reset_agc_cmd_1/c_reset_rad_rc2_agc_cmd_1/g
s/c_rad_rc2_reset_agc_cnt_max_0/c_reset_rad_rc2_agc_cnt_max_0/g
s/c_rad_rc2_reset_agc_cnt_max_1/c_reset_rad_rc2_agc_cnt_max_1/g
s/c_rad_rc2_reset_agc_en_0/c_reset_rad_rc2_agc_en_0/g
s/c_rad_rc2_reset_agc_en_1/c_reset_rad_rc2_agc_en_1/g
s/c_rad_rc2_reset_agc_it_msk_0/c_reset_rad_rc2_agc_it_msk_0/g
s/c_rad_rc2_agc_it_msk_unmasked/eRAD_RC2_AGC_IT_MSK_UNMASKED/g
s/c_rad_rc2_agc_it_msk_masked/eRAD_RC2_AGC_IT_MSK_MASKED/g
s/c_rad_rc2_reset_agc_it_msk_1/c_reset_rad_rc2_agc_it_msk_1/g
s/c_rad_rc2_reset_agc_it_v_0/c_reset_rad_rc2_agc_it_v_0/g
s/c_rad_rc2_reset_agc_it_v_1/c_reset_rad_rc2_agc_it_v_1/g
s/c_rad_rc2_reset_agc_limits_0_low/c_reset_rad_rc2_agc_limits_0_low/g
s/c_rad_rc2_reset_agc_limits_0_up/c_reset_rad_rc2_agc_limits_0_up/g
s/c_rad_rc2_reset_agc_limits_1_low/c_reset_rad_rc2_agc_limits_1_low/g
s/c_rad_rc2_reset_agc_limits_1_up/c_reset_rad_rc2_agc_limits_1_up/g
s/c_rad_rc2_reset_agc_max_0_im/c_reset_rad_rc2_agc_max_0_im/g
s/c_rad_rc2_reset_agc_max_0_re/c_reset_rad_rc2_agc_max_0_re/g
s/c_rad_rc2_reset_agc_max_1_im/c_reset_rad_rc2_agc_max_1_im/g
s/c_rad_rc2_reset_agc_max_1_re/c_reset_rad_rc2_agc_max_1_re/g
s/c_rad_rc2_reset_agc_on_and_freeze_0/c_reset_rad_rc2_agc_on_and_freeze_0/g
s/c_rad_rc2_reset_agc_on_and_freeze_1/c_reset_rad_rc2_agc_on_and_freeze_1/g
s/c_rad_rc2_reset_agc_start_ts_0/c_reset_rad_rc2_agc_start_ts_0/g
s/c_rad_rc2_reset_agc_start_ts_1/c_reset_rad_rc2_agc_start_ts_1/g
s/c_rad_rc2_reset_agc_wdw_0/c_reset_rad_rc2_agc_wdw_0/g
s/c_rad_rc2_reset_agc_wdw_1/c_reset_rad_rc2_agc_wdw_1/g
s/c_rad_rc2_reset_bank_id_idx/c_reset_rad_rc2_bank_id_idx/g
s/c_rad_rc2_reset_bank_id_val/c_reset_rad_rc2_bank_id_val/g
s/c_rad_rc2_reset_bb_data_format_rx_invert_msb/c_reset_rad_rc2_bb_data_format_rx_invert_msb/g
s/c_rad_rc2_reset_bb_data_format_tx_invert_msb/c_reset_rad_rc2_bb_data_format_tx_invert_msb/g
s/c_rad_rc2_bb_data_format_tx_invert_msb_twos_comp/eRAD_RC2_BB_DATA_FORMAT_TX_INVERT_MSB_TWOS_COMP/g
s/c_rad_rc2_bb_data_format_tx_invert_msb_offset_binary/eRAD_RC2_BB_DATA_FORMAT_TX_INVERT_MSB_OFFSET_BINARY/g
s/c_rad_rc2_reset_debug_control_capt_rxant0/c_reset_rad_rc2_debug_control_capt_rxant0/g
s/c_rad_rc2_reset_debug_control_capt_rxant1/c_reset_rad_rc2_debug_control_capt_rxant1/g
s/c_rad_rc2_reset_debug_control_capt_tx/c_reset_rad_rc2_debug_control_capt_tx/g
s/c_rad_rc2_reset_debug_control_force_rxant0/c_reset_rad_rc2_debug_control_force_rxant0/g
s/c_rad_rc2_reset_debug_control_force_rxant1/c_reset_rad_rc2_debug_control_force_rxant1/g
s/c_rad_rc2_reset_debug_control_force_tx/c_reset_rad_rc2_debug_control_force_tx/g
s/c_rad_rc2_reset_debug_control_loop_rx0_to_tx/c_reset_rad_rc2_debug_control_loop_rx0_to_tx/g
s/c_rad_rc2_reset_debug_control_loop_rx1_to_tx/c_reset_rad_rc2_debug_control_loop_rx1_to_tx/g
s/c_rad_rc2_reset_debug_control_strm_rxant0/c_reset_rad_rc2_debug_control_strm_rxant0/g
s/c_rad_rc2_reset_debug_control_strm_rxant1/c_reset_rad_rc2_debug_control_strm_rxant1/g
s/c_rad_rc2_reset_debug_control_strm_tx/c_reset_rad_rc2_debug_control_strm_tx/g
s/c_rad_rc2_reset_debug_control_test_out_select/c_reset_rad_rc2_debug_control_test_out_select/g
s/c_rad_rc2_debug_control_test_out_select_no_output/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_NO_OUTPUT/g
s/c_rad_rc2_debug_control_test_out_select_bb_tx_iq/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_BB_TX_IQ/g
s/c_rad_rc2_debug_control_test_out_select_bb_rx_iq_ant0/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_BB_RX_IQ_ANT0/g
s/c_rad_rc2_debug_control_test_out_select_bb_rx_iq_ant1/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_BB_RX_IQ_ANT1/g
s/c_rad_rc2_debug_control_test_out_select_afe1_tx_data/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_AFE1_TX_DATA/g
s/c_rad_rc2_debug_control_test_out_select_afe1_rx_data/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_AFE1_RX_DATA/g
s/c_rad_rc2_debug_control_test_out_select_afe2_rx_data/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_AFE2_RX_DATA/g
s/c_rad_rc2_debug_control_test_out_select_spi/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_SPI/g
s/c_rad_rc2_debug_control_test_out_select_afe1_rx_rise/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_AFE1_RX_RISE/g
s/c_rad_rc2_debug_control_test_out_select_afe1_rx_fall/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_AFE1_RX_FALL/g
s/c_rad_rc2_debug_control_test_out_select_ctrl_test_point/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_CTRL_TEST_POINT/g
s/c_rad_rc2_debug_control_test_out_select_rfif/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_RFIF/g
s/c_rad_rc2_debug_control_test_out_select_fe_tx_iq/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_FE_TX_IQ/g
s/c_rad_rc2_debug_control_test_out_select_digrf/eRAD_RC2_DEBUG_CONTROL_TEST_OUT_SELECT_DIGRF/g
s/c_rad_rc2_reset_drf_clc_address/c_reset_rad_rc2_drf_clc_address/g
s/c_rad_rc2_reset_drf_clc_pending/c_reset_rad_rc2_drf_clc_pending/g
s/c_rad_rc2_reset_drf_clc_resetn/c_reset_rad_rc2_drf_clc_resetn/g
s/c_rad_rc2_reset_drf_clkgate_on/c_reset_rad_rc2_drf_clkgate_on/g
s/c_rad_rc2_reset_drf_control_digrfen/c_reset_rad_rc2_drf_control_digrfen/g
s/c_rad_rc2_reset_drf_control_refclken/c_reset_rad_rc2_drf_control_refclken/g
s/c_rad_rc2_reset_drf_debug_select/c_reset_rad_rc2_drf_debug_select/g
s/c_rad_rc2_reset_drf_fifos_flags_frame_buf_wr_act/c_reset_rad_rc2_drf_fifos_flags_frame_buf_wr_act/g
s/c_rad_rc2_reset_drf_fifos_flags_rx0_radio_wr_act/c_reset_rad_rc2_drf_fifos_flags_rx0_radio_wr_act/g
s/c_rad_rc2_reset_drf_fifos_flags_rx1_radio_wr_act/c_reset_rad_rc2_drf_fifos_flags_rx1_radio_wr_act/g
s/c_rad_rc2_reset_drf_fifos_flags_rx_fifo_aempty_0/c_reset_rad_rc2_drf_fifos_flags_rx_fifo_aempty_0/g
s/c_rad_rc2_reset_drf_fifos_flags_rx_fifo_aempty_1/c_reset_rad_rc2_drf_fifos_flags_rx_fifo_aempty_1/g
s/c_rad_rc2_reset_drf_fifos_flags_tx_fifo_afull/c_reset_rad_rc2_drf_fifos_flags_tx_fifo_afull/g
s/c_rad_rc2_reset_drf_fifos_flags_tx_fifo_empty/c_reset_rad_rc2_drf_fifos_flags_tx_fifo_empty/g
s/c_rad_rc2_reset_drf_fifos_flags_tx_fifo_full/c_reset_rad_rc2_drf_fifos_flags_tx_fifo_full/g
s/c_rad_rc2_reset_drf_fifos_flags_tx_radio_rd_act/c_reset_rad_rc2_drf_fifos_flags_tx_radio_rd_act/g
s/c_rad_rc2_reset_drf_fifos_flags_tx_ts_fifo_full/c_reset_rad_rc2_drf_fifos_flags_tx_ts_fifo_full/g
s/c_rad_rc2_reset_drf_fifos_flags_tx_ts_fifo_level/c_reset_rad_rc2_drf_fifos_flags_tx_ts_fifo_level/g
s/c_rad_rc2_reset_drf_fifos_flags_xram_activity_byp/c_reset_rad_rc2_drf_fifos_flags_xram_activity_byp/g
s/c_rad_rc2_reset_drf_rxdlc_event_enable_error/c_reset_rad_rc2_drf_rxdlc_event_enable_error/g
s/c_rad_rc2_reset_drf_rxdlc_event_masked_enable_error/c_reset_rad_rc2_drf_rxdlc_event_masked_enable_error/g
s/c_rad_rc2_reset_drf_rxdlc_mask_enable_error/c_reset_rad_rc2_drf_rxdlc_mask_enable_error/g
s/c_rad_rc2_reset_drf_swrstn/c_reset_rad_rc2_drf_swrstn/g
s/c_rad_rc2_reset_drf_txclc_event_clc_error/c_reset_rad_rc2_drf_txclc_event_clc_error/g
s/c_rad_rc2_reset_drf_txclc_event_masked_clc_error/c_reset_rad_rc2_drf_txclc_event_masked_clc_error/g
s/c_rad_rc2_reset_drf_txclc_mask_clc_error/c_reset_rad_rc2_drf_txclc_mask_clc_error/g
s/c_rad_rc2_reset_drf_txdata_timestamp/c_reset_rad_rc2_drf_txdata_timestamp/g
s/c_rad_rc2_reset_drf_txdata_tx_on/c_reset_rad_rc2_drf_txdata_tx_on/g
s/c_rad_rc2_reset_read_rxant0_im/c_reset_rad_rc2_read_rxant0_im/g
s/c_rad_rc2_reset_read_rxant0_re/c_reset_rad_rc2_read_rxant0_re/g
s/c_rad_rc2_reset_read_rxant1_im/c_reset_rad_rc2_read_rxant1_im/g
s/c_rad_rc2_reset_read_rxant1_re/c_reset_rad_rc2_read_rxant1_re/g
s/c_rad_rc2_reset_read_tx_im/c_reset_rad_rc2_read_tx_im/g
s/c_rad_rc2_reset_read_tx_re/c_reset_rad_rc2_read_tx_re/g
s/c_rad_rc2_reset_rf_control_afe_reset/c_reset_rad_rc2_rf_control_afe_reset/g
s/c_rad_rc2_reset_rf_control_r1r2_tx_enable/c_reset_rad_rc2_rf_control_r1r2_tx_enable/g
s/c_rad_rc2_reset_rf_control_r1_enable/c_reset_rad_rc2_rf_control_r1_enable/g
s/c_rad_rc2_reset_rf_control_r1_pa_enable/c_reset_rad_rc2_rf_control_r1_pa_enable/g
s/c_rad_rc2_reset_rf_control_r1_pa_gain/c_reset_rad_rc2_rf_control_r1_pa_gain/g
s/c_rad_rc2_reset_rf_control_r1_rx_enable/c_reset_rad_rc2_rf_control_r1_rx_enable/g
s/c_rad_rc2_reset_rf_control_r1_trsw/c_reset_rad_rc2_rf_control_r1_trsw/g
s/c_rad_rc2_reset_rf_control_r2_enable/c_reset_rad_rc2_rf_control_r2_enable/g
s/c_rad_rc2_reset_rf_control_r2_pa_enable/c_reset_rad_rc2_rf_control_r2_pa_enable/g
s/c_rad_rc2_reset_rf_control_r2_pa_gain/c_reset_rad_rc2_rf_control_r2_pa_gain/g
s/c_rad_rc2_reset_rf_control_r2_rx_enable/c_reset_rad_rc2_rf_control_r2_rx_enable/g
s/c_rad_rc2_reset_rf_control_r2_trsw/c_reset_rad_rc2_rf_control_r2_trsw/g
s/c_rad_rc2_reset_rf_control_rxhp/c_reset_rad_rc2_rf_control_rxhp/g
s/c_rad_rc2_reset_rp_sample_mode_internal/c_reset_rad_rc2_rp_sample_mode_internal/g
s/c_rad_rc2_reset_rxiqm_control_0_cmd/c_reset_rad_rc2_rxiqm_control_0_cmd/g
s/c_rad_rc2_reset_rxiqm_control_0_cmd_ts/c_reset_rad_rc2_rxiqm_control_0_cmd_ts/g
s/c_rad_rc2_reset_rxiqm_control_0_enable/c_reset_rad_rc2_rxiqm_control_0_enable/g
s/c_rad_rc2_reset_rxiqm_control_1_cmd/c_reset_rad_rc2_rxiqm_control_1_cmd/g
s/c_rad_rc2_reset_rxiqm_control_1_cmd_ts/c_reset_rad_rc2_rxiqm_control_1_cmd_ts/g
s/c_rad_rc2_reset_rxiqm_control_1_enable/c_reset_rad_rc2_rxiqm_control_1_enable/g
s/c_rad_rc2_reset_rxiqm_div_factor_0_gain/c_reset_rad_rc2_rxiqm_div_factor_0_gain/g
s/c_rad_rc2_reset_rxiqm_div_factor_0_offset/c_reset_rad_rc2_rxiqm_div_factor_0_offset/g
s/c_rad_rc2_reset_rxiqm_div_factor_0_phase/c_reset_rad_rc2_rxiqm_div_factor_0_phase/g
s/c_rad_rc2_reset_rxiqm_div_factor_1_gain/c_reset_rad_rc2_rxiqm_div_factor_1_gain/g
s/c_rad_rc2_reset_rxiqm_div_factor_1_offset/c_reset_rad_rc2_rxiqm_div_factor_1_offset/g
s/c_rad_rc2_reset_rxiqm_div_factor_1_phase/c_reset_rad_rc2_rxiqm_div_factor_1_phase/g
s/c_rad_rc2_reset_rxiqm_gain_0/c_reset_rad_rc2_rxiqm_gain_0/g
s/c_rad_rc2_reset_rxiqm_gain_1/c_reset_rad_rc2_rxiqm_gain_1/g
s/c_rad_rc2_reset_rxiqm_iq_0_flip/c_reset_rad_rc2_rxiqm_iq_0_flip/g
s/c_rad_rc2_reset_rxiqm_iq_0_spect_inv/c_reset_rad_rc2_rxiqm_iq_0_spect_inv/g
s/c_rad_rc2_reset_rxiqm_iq_1_flip/c_reset_rad_rc2_rxiqm_iq_1_flip/g
s/c_rad_rc2_reset_rxiqm_iq_1_spect_inv/c_reset_rad_rc2_rxiqm_iq_1_spect_inv/g
s/c_rad_rc2_reset_rxiqm_offset_0_im/c_reset_rad_rc2_rxiqm_offset_0_im/g
s/c_rad_rc2_reset_rxiqm_offset_0_re/c_reset_rad_rc2_rxiqm_offset_0_re/g
s/c_rad_rc2_reset_rxiqm_offset_1_im/c_reset_rad_rc2_rxiqm_offset_1_im/g
s/c_rad_rc2_reset_rxiqm_offset_1_re/c_reset_rad_rc2_rxiqm_offset_1_re/g
s/c_rad_rc2_reset_rxiqm_offset_ff_0_im/c_reset_rad_rc2_rxiqm_offset_ff_0_im/g
s/c_rad_rc2_reset_rxiqm_offset_ff_0_re/c_reset_rad_rc2_rxiqm_offset_ff_0_re/g
s/c_rad_rc2_reset_rxiqm_offset_ff_1_im/c_reset_rad_rc2_rxiqm_offset_ff_1_im/g
s/c_rad_rc2_reset_rxiqm_offset_ff_1_re/c_reset_rad_rc2_rxiqm_offset_ff_1_re/g
s/c_rad_rc2_reset_rxiqm_phase_0/c_reset_rad_rc2_rxiqm_phase_0/g
s/c_rad_rc2_reset_rxiqm_phase_1/c_reset_rad_rc2_rxiqm_phase_1/g
s/c_rad_rc2_reset_rxiqm_status_0_cmd/c_reset_rad_rc2_rxiqm_status_0_cmd/g
s/c_rad_rc2_reset_rxiqm_status_0_cmd_ts_level/c_reset_rad_rc2_rxiqm_status_0_cmd_ts_level/g
s/c_rad_rc2_reset_rxiqm_status_1_cmd/c_reset_rad_rc2_rxiqm_status_1_cmd/g
s/c_rad_rc2_reset_rxiqm_status_1_cmd_ts_level/c_reset_rad_rc2_rxiqm_status_1_cmd_ts_level/g
s/c_rad_rc2_reset_rxrot_0_freq/c_reset_rad_rc2_rxrot_0_freq/g
s/c_rad_rc2_reset_rxrot_1_freq/c_reset_rad_rc2_rxrot_1_freq/g
s/c_rad_rc2_reset_rxrot_control_0_timestamp/c_reset_rad_rc2_rxrot_control_0_timestamp/g
s/c_rad_rc2_reset_rxrot_control_1_timestamp/c_reset_rad_rc2_rxrot_control_1_timestamp/g
s/c_rad_rc2_reset_spi_afe1_cs/c_reset_rad_rc2_spi_afe1_cs/g
s/c_rad_rc2_reset_spi_afe1_din/c_reset_rad_rc2_spi_afe1_din/g
s/c_rad_rc2_reset_spi_afe2_cs/c_reset_rad_rc2_spi_afe2_cs/g
s/c_rad_rc2_reset_spi_afe2_din/c_reset_rad_rc2_spi_afe2_din/g
s/c_rad_rc2_reset_spi_clk/c_reset_rad_rc2_spi_clk/g
s/c_rad_rc2_reset_spi_dout/c_reset_rad_rc2_spi_dout/g
s/c_rad_rc2_reset_spi_rf1_cs/c_reset_rad_rc2_spi_rf1_cs/g
s/c_rad_rc2_reset_spi_rf1_din/c_reset_rad_rc2_spi_rf1_din/g
s/c_rad_rc2_reset_spi_rf2_cs/c_reset_rad_rc2_spi_rf2_cs/g
s/c_rad_rc2_reset_spi_rf2_din/c_reset_rad_rc2_spi_rf2_din/g
s/c_rad_rc2_reset_sync_sel/c_reset_rad_rc2_sync_sel/g
s/c_rad_rc2_reset_tas_event_ack_received/c_reset_rad_rc2_tas_event_ack_received/g
s/c_rad_rc2_reset_tas_event_masked_ack_received/c_reset_rad_rc2_tas_event_masked_ack_received/g
s/c_rad_rc2_reset_tas_event_masked_tas_error/c_reset_rad_rc2_tas_event_masked_tas_error/g
s/c_rad_rc2_reset_tas_event_tas_error/c_reset_rad_rc2_tas_event_tas_error/g
s/c_rad_rc2_reset_tas_mask_ack_received/c_reset_rad_rc2_tas_mask_ack_received/g
s/c_rad_rc2_reset_tas_mask_tas_error/c_reset_rad_rc2_tas_mask_tas_error/g
s/c_rad_rc2_reset_tas_ts_0/c_reset_rad_rc2_tas_ts_0/g
s/c_rad_rc2_reset_tas_ts_1/c_reset_rad_rc2_tas_ts_1/g
s/c_rad_rc2_reset_tas_ts_2/c_reset_rad_rc2_tas_ts_2/g
s/c_rad_rc2_reset_tas_ts_3/c_reset_rad_rc2_tas_ts_3/g
s/c_rad_rc2_reset_tas_ts_4/c_reset_rad_rc2_tas_ts_4/g
s/c_rad_rc2_reset_tas_ts_5/c_reset_rad_rc2_tas_ts_5/g
s/c_rad_rc2_reset_tas_ts_6/c_reset_rad_rc2_tas_ts_6/g
s/c_rad_rc2_reset_tas_ts_7/c_reset_rad_rc2_tas_ts_7/g
s/c_rad_rc2_reset_tas_ts_active/c_reset_rad_rc2_tas_ts_active/g
s/c_rad_rc2_reset_test_rxant0_im/c_reset_rad_rc2_test_rxant0_im/g
s/c_rad_rc2_reset_test_rxant0_re/c_reset_rad_rc2_test_rxant0_re/g
s/c_rad_rc2_reset_test_rxant1_im/c_reset_rad_rc2_test_rxant1_im/g
s/c_rad_rc2_reset_test_rxant1_re/c_reset_rad_rc2_test_rxant1_re/g
s/c_rad_rc2_reset_test_tx_im/c_reset_rad_rc2_test_tx_im/g
s/c_rad_rc2_reset_test_tx_re/c_reset_rad_rc2_test_tx_re/g
s/c_rad_rc2_reset_tx_dc_offset_im/c_reset_rad_rc2_tx_dc_offset_im/g
s/c_rad_rc2_reset_tx_dc_offset_re/c_reset_rad_rc2_tx_dc_offset_re/g
s/c_rad_rc2_reset_use_agc_freeze/c_reset_rad_rc2_use_agc_freeze/g
s/c_rad_rc2_reset_vdbg_control_select/c_reset_rad_rc2_vdbg_control_select/g
s/c_rad_rc2_vdbg_control_select_no_output/eRAD_RC2_VDBG_CONTROL_SELECT_NO_OUTPUT/g
s/c_rad_rc2_vdbg_control_select_rad_dlp/eRAD_RC2_VDBG_CONTROL_SELECT_RAD_DLP/g
s/c_rad_rc2_vdbg_control_select_rad_ulp/eRAD_RC2_VDBG_CONTROL_SELECT_RAD_ULP/g
s/c_rad_rc2_vdbg_control_select_dlp/eRAD_RC2_VDBG_CONTROL_SELECT_DLP/g
s/c_rad_rc2_vdbg_control_select_rad_ip_afe1_rx/eRAD_RC2_VDBG_CONTROL_SELECT_RAD_IP_AFE1_RX/g
s/c_rad_rc2_vdbg_control_select_rad_ip_afe2_rx/eRAD_RC2_VDBG_CONTROL_SELECT_RAD_IP_AFE2_RX/g
s/c_rad_rc2_vdbg_control_select_rad_op_afe1_tx/eRAD_RC2_VDBG_CONTROL_SELECT_RAD_OP_AFE1_TX/g
s/c_rad_rc2_vdbg_control_select_rad_op_afe2_tx/eRAD_RC2_VDBG_CONTROL_SELECT_RAD_OP_AFE2_TX/g
#rad_ulp
s/c_rad_ulp_reset_bank_id_idx/c_reset_rad_ulp_bank_id_idx/g
s/c_rad_ulp_reset_bank_id_val/c_reset_rad_ulp_bank_id_val/g
s/c_rad_ulp_reset_bypass/c_reset_rad_ulp_bypass/g
s/c_rad_ulp_reset_cic_df/c_reset_rad_ulp_cic_df/g
s/c_rad_ulp_reset_cic_shift/c_reset_rad_ulp_cic_shift/g
s/c_rad_ulp_reset_fir_0_coeff/c_reset_rad_ulp_fir_0_coeff/g
s/c_rad_ulp_reset_fir_1_coeff/c_reset_rad_ulp_fir_1_coeff/g
s/c_rad_ulp_reset_fir_10_coeff/c_reset_rad_ulp_fir_10_coeff/g
s/c_rad_ulp_reset_fir_11_coeff/c_reset_rad_ulp_fir_11_coeff/g
s/c_rad_ulp_reset_fir_12_coeff/c_reset_rad_ulp_fir_12_coeff/g
s/c_rad_ulp_reset_fir_13_coeff/c_reset_rad_ulp_fir_13_coeff/g
s/c_rad_ulp_reset_fir_14_coeff/c_reset_rad_ulp_fir_14_coeff/g
s/c_rad_ulp_reset_fir_15_coeff/c_reset_rad_ulp_fir_15_coeff/g
s/c_rad_ulp_reset_fir_2_coeff/c_reset_rad_ulp_fir_2_coeff/g
s/c_rad_ulp_reset_fir_3_coeff/c_reset_rad_ulp_fir_3_coeff/g
s/c_rad_ulp_reset_fir_4_coeff/c_reset_rad_ulp_fir_4_coeff/g
s/c_rad_ulp_reset_fir_5_coeff/c_reset_rad_ulp_fir_5_coeff/g
s/c_rad_ulp_reset_fir_6_coeff/c_reset_rad_ulp_fir_6_coeff/g
s/c_rad_ulp_reset_fir_7_coeff/c_reset_rad_ulp_fir_7_coeff/g
s/c_rad_ulp_reset_fir_8_coeff/c_reset_rad_ulp_fir_8_coeff/g
s/c_rad_ulp_reset_fir_9_coeff/c_reset_rad_ulp_fir_9_coeff/g
s/c_rad_ulp_reset_iqm_gain/c_reset_rad_ulp_iqm_gain/g
s/c_rad_ulp_reset_iqm_iq_flip/c_reset_rad_ulp_iqm_iq_flip/g
s/c_rad_ulp_reset_iqm_iq_spect_inv/c_reset_rad_ulp_iqm_iq_spect_inv/g
s/c_rad_ulp_reset_iqm_offset_im/c_reset_rad_ulp_iqm_offset_im/g
s/c_rad_ulp_reset_iqm_offset_re/c_reset_rad_ulp_iqm_offset_re/g
s/c_rad_ulp_reset_iqm_offset_control_timestamp/c_reset_rad_ulp_iqm_offset_control_timestamp/g
s/c_rad_ulp_reset_iqm_phase/c_reset_rad_ulp_iqm_phase/g
s/c_rad_ulp_reset_iqm_shift_iq/c_reset_rad_ulp_iqm_shift_iq/g
s/c_rad_ulp_reset_rot_freq/c_reset_rad_ulp_rot_freq/g
s/c_rad_ulp_reset_rot_control_timestamp/c_reset_rad_ulp_rot_control_timestamp/g
s/c_rad_ulp_reset_sine_en/c_reset_rad_ulp_sine_en/g
s/c_rad_ulp_reset_sine_scale/c_reset_rad_ulp_sine_scale/g
s/c_rad_ulp_reset_vdbg_control_select/c_reset_rad_ulp_vdbg_control_select/g
s/c_rad_ulp_vdbg_control_select_no_output/eRAD_ULP_VDBG_CONTROL_SELECT_NO_OUTPUT/g
s/c_rad_ulp_vdbg_control_select_rad_ulp_input/eRAD_ULP_VDBG_CONTROL_SELECT_RAD_ULP_INPUT/g
s/c_rad_ulp_vdbg_control_select_fir/eRAD_ULP_VDBG_CONTROL_SELECT_FIR/g
s/c_rad_ulp_vdbg_control_select_cic/eRAD_ULP_VDBG_CONTROL_SELECT_CIC/g
s/c_rad_ulp_vdbg_control_select_rot/eRAD_ULP_VDBG_CONTROL_SELECT_ROT/g
s/c_rad_ulp_vdbg_control_select_iqm_dac/eRAD_ULP_VDBG_CONTROL_SELECT_IQM_DAC/g
#scs
s/c_scs_reset_alu_error_spu_alu_err_clear/c_reset_scs_alu_error_spu_alu_err_clear/g
s/c_scs_reset_alu_error_spu_alu_err_flag/c_reset_scs_alu_error_spu_alu_err_flag/g
s/c_scs_reset_alu_error_spu_alu_err_info/c_reset_scs_alu_error_spu_alu_err_info/g
s/c_scs_reset_bank_id_idx/c_reset_scs_bank_id_idx/g
s/c_scs_reset_bank_id_val/c_reset_scs_bank_id_val/g
s/c_scs_reset_clr_event_soft/c_reset_scs_clr_event_soft/g
s/c_scs_reset_control_fifo_ovf_clear/c_reset_scs_control_fifo_ovf_clear/g
s/c_scs_reset_control_fifo_ovf_peak_event/c_reset_scs_control_fifo_ovf_peak_event/g
s/c_scs_reset_control_fifo_ovf_peak_report/c_reset_scs_control_fifo_ovf_peak_report/g
s/c_scs_reset_control_psch_detect_en/c_reset_scs_control_psch_detect_en/g
s/c_scs_control_psch_detect_en_disable/eSCS_CONTROL_PSCH_DETECT_EN_DISABLE/g
s/c_scs_control_psch_detect_en_enable/eSCS_CONTROL_PSCH_DETECT_EN_ENABLE/g
s/c_scs_reset_control_psch_pomotion_enable/c_reset_scs_control_psch_pomotion_enable/g
s/c_scs_control_psch_pomotion_enable_disable/eSCS_CONTROL_PSCH_POMOTION_ENABLE_DISABLE/g
s/c_scs_control_psch_pomotion_enable_enable/eSCS_CONTROL_PSCH_POMOTION_ENABLE_ENABLE/g
s/c_scs_reset_control_psch_reset/c_reset_scs_control_psch_reset/g
s/c_scs_control_psch_reset_not_reset/eSCS_CONTROL_PSCH_RESET_NOT_RESET/g
s/c_scs_control_psch_reset_reset/eSCS_CONTROL_PSCH_RESET_RESET/g
s/c_scs_reset_copro_event_cvmac_done/c_reset_scs_copro_event_cvmac_done/g
s/c_scs_reset_copro_event_fftcp_done/c_reset_scs_copro_event_fftcp_done/g
s/c_scs_reset_copro_event_mask_cvmac/c_reset_scs_copro_event_mask_cvmac/g
s/c_scs_reset_copro_event_mask_fftcp/c_reset_scs_copro_event_mask_fftcp/g
s/c_scs_reset_copro_masked_event_cvmac/c_reset_scs_copro_masked_event_cvmac/g
s/c_scs_reset_copro_masked_event_fftcp/c_reset_scs_copro_masked_event_fftcp/g
s/c_scs_reset_copro_reset_n_cvmac/c_reset_scs_copro_reset_n_cvmac/g
s/c_scs_reset_copro_reset_n_fftcp/c_reset_scs_copro_reset_n_fftcp/g
s/c_scs_reset_cur_timestamp_int_5ms/c_reset_scs_cur_timestamp_int_5ms/g
s/c_scs_reset_cur_timestamp_mod_5ms/c_reset_scs_cur_timestamp_mod_5ms/g
s/c_scs_reset_cvmac_cmd_id_done/c_reset_scs_cvmac_cmd_id_done/g
s/c_scs_reset_cvmac_cmd_ptr_level/c_reset_scs_cvmac_cmd_ptr_level/g
s/c_scs_reset_cvmac_cmd_ptr_read/c_reset_scs_cvmac_cmd_ptr_read/g
s/c_scs_reset_cvmac_cmd_ptr_write/c_reset_scs_cvmac_cmd_ptr_write/g
s/c_scs_reset_cvmac_copro_cfg_acc_en/c_reset_scs_cvmac_copro_cfg_acc_en/g
s/c_scs_reset_cvmac_copro_cfg_cmd_id/c_reset_scs_cvmac_copro_cfg_cmd_id/g
s/c_scs_reset_cvmac_copro_cfg_irq_en/c_reset_scs_cvmac_copro_cfg_irq_en/g
s/c_scs_reset_cvmac_copro_cfg_n_size/c_reset_scs_cvmac_copro_cfg_n_size/g
s/c_scs_reset_cvmac_copro_cfg_output_scale/c_reset_scs_cvmac_copro_cfg_output_scale/g
s/c_scs_reset_cvmac_copro_cfg_src2_conj/c_reset_scs_cvmac_copro_cfg_src2_conj/g
s/c_scs_reset_cvmac_copro_cfg_src2_cpy/c_reset_scs_cvmac_copro_cfg_src2_cpy/g
s/c_scs_reset_cvmac_copro_cfg_src2_sgl/c_reset_scs_cvmac_copro_cfg_src2_sgl/g
s/c_scs_reset_cvmac_copro_cfg_src2_swapiq/c_reset_scs_cvmac_copro_cfg_src2_swapiq/g
s/c_scs_reset_cvmac_copro_dst_addr/c_reset_scs_cvmac_copro_dst_addr/g
s/c_scs_reset_cvmac_copro_src1_addr/c_reset_scs_cvmac_copro_src1_addr/g
s/c_scs_reset_cvmac_copro_src2_addr/c_reset_scs_cvmac_copro_src2_addr/g
s/c_scs_reset_cvmac_debug_sel/c_reset_scs_cvmac_debug_sel/g
s/c_scs_cvmac_debug_sel_dbg_none/eSCS_CVMAC_DEBUG_SEL_DBG_NONE/g
s/c_scs_cvmac_debug_sel_dbg_cmd_fetch/eSCS_CVMAC_DEBUG_SEL_DBG_CMD_FETCH/g
s/c_scs_cvmac_debug_sel_dbg_data_fetch/eSCS_CVMAC_DEBUG_SEL_DBG_DATA_FETCH/g
s/c_scs_cvmac_debug_sel_dbg_comput/eSCS_CVMAC_DEBUG_SEL_DBG_COMPUT/g
s/c_scs_cvmac_debug_sel_dbg_data_store/eSCS_CVMAC_DEBUG_SEL_DBG_DATA_STORE/g
s/c_scs_cvmac_debug_sel_dbg_mem_ctrl/eSCS_CVMAC_DEBUG_SEL_DBG_MEM_CTRL/g
s/c_scs_reset_disable_auto_cg_psc/c_reset_scs_disable_auto_cg_psc/g
s/c_scs_reset_disable_auto_cg_reg/c_reset_scs_disable_auto_cg_reg/g
s/c_scs_reset_disable_auto_cg_scs/c_reset_scs_disable_auto_cg_scs/g
s/c_scs_reset_dlp_timing_ref_frame/c_reset_scs_dlp_timing_ref_frame/g
s/c_scs_reset_dlp_timing_ref_sample/c_reset_scs_dlp_timing_ref_sample/g
s/c_scs_reset_dlp_timing_ref_slot/c_reset_scs_dlp_timing_ref_slot/g
s/c_scs_reset_event_soft/c_reset_scs_event_soft/g
s/c_scs_reset_event_mask_0/c_reset_scs_event_mask_0/g
s/c_scs_reset_event_mask_1/c_reset_scs_event_mask_1/g
s/c_scs_reset_event_mask_2/c_reset_scs_event_mask_2/g
s/c_scs_reset_event_mask_3/c_reset_scs_event_mask_3/g
s/c_scs_reset_fftcp_cfg_cmd_id/c_reset_scs_fftcp_cfg_cmd_id/g
s/c_scs_reset_fftcp_cfg_input_scale/c_reset_scs_fftcp_cfg_input_scale/g
s/c_scs_reset_fftcp_cfg_irq_en/c_reset_scs_fftcp_cfg_irq_en/g
s/c_scs_reset_fftcp_cfg_op_config/c_reset_scs_fftcp_cfg_op_config/g
s/c_scs_fftcp_cfg_op_config_fft_128/eSCS_FFTCP_CFG_OP_CONFIG_FFT_128/g
s/c_scs_fftcp_cfg_op_config_ifft_128/eSCS_FFTCP_CFG_OP_CONFIG_IFFT_128/g
s/c_scs_fftcp_cfg_op_config_fft_64/eSCS_FFTCP_CFG_OP_CONFIG_FFT_64/g
s/c_scs_fftcp_cfg_op_config_ifft_64/eSCS_FFTCP_CFG_OP_CONFIG_IFFT_64/g
s/c_scs_fftcp_cfg_op_config_fwht_32/eSCS_FFTCP_CFG_OP_CONFIG_FWHT_32/g
s/c_scs_reset_fftcp_cfg_output_scale/c_reset_scs_fftcp_cfg_output_scale/g
s/c_scs_reset_fftcp_cmd_id_done/c_reset_scs_fftcp_cmd_id_done/g
s/c_scs_reset_fftcp_cmd_ptr_level/c_reset_scs_fftcp_cmd_ptr_level/g
s/c_scs_reset_fftcp_cmd_ptr_read/c_reset_scs_fftcp_cmd_ptr_read/g
s/c_scs_reset_fftcp_cmd_ptr_write/c_reset_scs_fftcp_cmd_ptr_write/g
s/c_scs_reset_fftcp_debug_sel/c_reset_scs_fftcp_debug_sel/g
s/c_scs_fftcp_debug_sel_no_data/eSCS_FFTCP_DEBUG_SEL_NO_DATA/g
s/c_scs_fftcp_debug_sel_dbg1/eSCS_FFTCP_DEBUG_SEL_DBG1/g
s/c_scs_fftcp_debug_sel_dbg2/eSCS_FFTCP_DEBUG_SEL_DBG2/g
s/c_scs_fftcp_debug_sel_dbg3/eSCS_FFTCP_DEBUG_SEL_DBG3/g
s/c_scs_reset_fftcp_dst_addr/c_reset_scs_fftcp_dst_addr/g
s/c_scs_reset_fftcp_src_addr/c_reset_scs_fftcp_src_addr/g
s/c_scs_reset_fpga_version/c_reset_scs_fpga_version/g
s/c_scs_reset_intr_acq_fifo_valid/c_reset_scs_intr_acq_fifo_valid/g
s/c_scs_reset_intr_acq_fifo_valid_mask/c_reset_scs_intr_acq_fifo_valid_mask/g
s/c_scs_reset_intr_sf_trigger/c_reset_scs_intr_sf_trigger/g
s/c_scs_reset_intr_sf_trigger_mask/c_reset_scs_intr_sf_trigger_mask/g
s/c_scs_reset_intr_ssch_buffer/c_reset_scs_intr_ssch_buffer/g
s/c_scs_reset_intr_ssch_buffer_mask/c_reset_scs_intr_ssch_buffer_mask/g
s/c_scs_reset_masked_event_0/c_reset_scs_masked_event_0/g
s/c_scs_reset_masked_event_1/c_reset_scs_masked_event_1/g
s/c_scs_reset_masked_event_2/c_reset_scs_masked_event_2/g
s/c_scs_reset_masked_event_3/c_reset_scs_masked_event_3/g
s/c_scs_reset_master_ref_frame/c_reset_scs_master_ref_frame/g
s/c_scs_reset_master_ref_slot/c_reset_scs_master_ref_slot/g
s/c_scs_reset_master_ref_ts/c_reset_scs_master_ref_ts/g
s/c_scs_reset_master_timestamp/c_reset_scs_master_timestamp/g
s/c_scs_reset_psch_corr_antenna_mask/c_reset_scs_psch_corr_antenna_mask/g
s/c_scs_psch_corr_antenna_mask_none/eSCS_PSCH_CORR_ANTENNA_MASK_NONE/g
s/c_scs_psch_corr_antenna_mask_1/eSCS_PSCH_CORR_ANTENNA_MASK_1/g
s/c_scs_psch_corr_antenna_mask_2/eSCS_PSCH_CORR_ANTENNA_MASK_2/g
s/c_scs_psch_corr_antenna_mask_012/eSCS_PSCH_CORR_ANTENNA_MASK_012/g
s/c_scs_reset_psch_corr_bandwidth/c_reset_scs_psch_corr_bandwidth/g
s/c_scs_psch_corr_bandwidth_narrow/eSCS_PSCH_CORR_BANDWIDTH_NARROW/g
s/c_scs_psch_corr_bandwidth_wide/eSCS_PSCH_CORR_BANDWIDTH_WIDE/g
s/c_scs_reset_psch_corr_cell_id2_en/c_reset_scs_psch_corr_cell_id2_en/g
s/c_scs_psch_corr_cell_id2_en_0/eSCS_PSCH_CORR_CELL_ID2_EN_0/g
s/c_scs_psch_corr_cell_id2_en_1/eSCS_PSCH_CORR_CELL_ID2_EN_1/g
s/c_scs_psch_corr_cell_id2_en_2/eSCS_PSCH_CORR_CELL_ID2_EN_2/g
s/c_scs_psch_corr_cell_id2_en_012/eSCS_PSCH_CORR_CELL_ID2_EN_012/g
s/c_scs_reset_psch_corr_energy_win_size/c_reset_scs_psch_corr_energy_win_size/g
s/c_scs_reset_psch_detect_queue1_count_even/c_reset_scs_psch_detect_queue1_count_even/g
s/c_scs_reset_psch_detect_queue1_count_odd/c_reset_scs_psch_detect_queue1_count_odd/g
s/c_scs_reset_psch_detect_queue1_rank_sum_even/c_reset_scs_psch_detect_queue1_rank_sum_even/g
s/c_scs_reset_psch_detect_queue1_rank_sum_odd/c_reset_scs_psch_detect_queue1_rank_sum_odd/g
s/c_scs_reset_psch_detect_queue1_ts_int5ms/c_reset_scs_psch_detect_queue1_ts_int5ms/g
s/c_scs_reset_psch_detect_queue1_ts_mod5ms/c_reset_scs_psch_detect_queue1_ts_mod5ms/g
s/c_scs_reset_psch_detect_queue2_cell_id2/c_reset_scs_psch_detect_queue2_cell_id2/g
s/c_scs_reset_psch_detect_queue2_energy/c_reset_scs_psch_detect_queue2_energy/g
s/c_scs_reset_psch_detect_queue2_freq_error/c_reset_scs_psch_detect_queue2_freq_error/g
s/c_scs_reset_psch_detect_queue2_queue_empty/c_reset_scs_psch_detect_queue2_queue_empty/g
s/c_scs_reset_psch_detect_queue_empty_queue_empty/c_reset_scs_psch_detect_queue_empty_queue_empty/g
s/c_scs_reset_psch_detect_rule1_promotion_min/c_reset_scs_psch_detect_rule1_promotion_min/g
s/c_scs_reset_psch_detect_rule1_promotion_rate/c_reset_scs_psch_detect_rule1_promotion_rate/g
s/c_scs_psch_detect_rule1_promotion_rate_0/eSCS_PSCH_DETECT_RULE1_PROMOTION_RATE_0/g
s/c_scs_psch_detect_rule1_promotion_rate_25/eSCS_PSCH_DETECT_RULE1_PROMOTION_RATE_25/g
s/c_scs_psch_detect_rule1_promotion_rate_50/eSCS_PSCH_DETECT_RULE1_PROMOTION_RATE_50/g
s/c_scs_psch_detect_rule1_promotion_rate_75/eSCS_PSCH_DETECT_RULE1_PROMOTION_RATE_75/g
s/c_scs_reset_psch_detect_rule1_timing_jitter_max/c_reset_scs_psch_detect_rule1_timing_jitter_max/g
s/c_scs_reset_psch_detect_rule2_count_min1/c_reset_scs_psch_detect_rule2_count_min1/g
s/c_scs_reset_psch_detect_rule2_count_min2/c_reset_scs_psch_detect_rule2_count_min2/g
s/c_scs_reset_psch_detect_rule2_count_min3/c_reset_scs_psch_detect_rule2_count_min3/g
s/c_scs_reset_psch_detect_rule2_rank_sum_max1/c_reset_scs_psch_detect_rule2_rank_sum_max1/g
s/c_scs_reset_psch_detect_rule2_rank_sum_max2/c_reset_scs_psch_detect_rule2_rank_sum_max2/g
s/c_scs_reset_psch_detect_rule2_rank_sum_max3/c_reset_scs_psch_detect_rule2_rank_sum_max3/g
s/c_scs_reset_psch_dfe_dagc_gain_max/c_reset_scs_psch_dfe_dagc_gain_max/g
s/c_scs_reset_psch_dfe_dagc_hyst/c_reset_scs_psch_dfe_dagc_hyst/g
s/c_scs_reset_psch_dfe_dagc_neg_gain_enable/c_reset_scs_psch_dfe_dagc_neg_gain_enable/g
s/c_scs_reset_psch_dfe_dagc_par_target/c_reset_scs_psch_dfe_dagc_par_target/g
s/c_scs_reset_psch_dfe_dc_remove_enable/c_reset_scs_psch_dfe_dc_remove_enable/g
s/c_scs_reset_psch_dfe_freq_offset/c_reset_scs_psch_dfe_freq_offset/g
s/c_scs_reset_psch_peak_filter_peak_enhance/c_reset_scs_psch_peak_filter_peak_enhance/g
s/c_scs_psch_peak_filter_peak_enhance_none/eSCS_PSCH_PEAK_FILTER_PEAK_ENHANCE_NONE/g
s/c_scs_psch_peak_filter_peak_enhance_fir/eSCS_PSCH_PEAK_FILTER_PEAK_ENHANCE_FIR/g
s/c_scs_psch_peak_filter_peak_enhance_iir0/eSCS_PSCH_PEAK_FILTER_PEAK_ENHANCE_IIR0/g
s/c_scs_psch_peak_filter_peak_enhance_iir1/eSCS_PSCH_PEAK_FILTER_PEAK_ENHANCE_IIR1/g
s/c_scs_reset_psch_peak_filter_peak_sens/c_reset_scs_psch_peak_filter_peak_sens/g
s/c_scs_psch_peak_filter_peak_sens_minimum/eSCS_PSCH_PEAK_FILTER_PEAK_SENS_MINIMUM/g
s/c_scs_psch_peak_filter_peak_sens_medium1/eSCS_PSCH_PEAK_FILTER_PEAK_SENS_MEDIUM1/g
s/c_scs_psch_peak_filter_peak_sens_medium2/eSCS_PSCH_PEAK_FILTER_PEAK_SENS_MEDIUM2/g
s/c_scs_psch_peak_filter_peak_sens_maximum/eSCS_PSCH_PEAK_FILTER_PEAK_SENS_MAXIMUM/g
s/c_scs_reset_psch_peak_filter_peak_win_size/c_reset_scs_psch_peak_filter_peak_win_size/g
s/c_scs_reset_psch_peak_filter_time_cell_id2_en/c_reset_scs_psch_peak_filter_time_cell_id2_en/g
s/c_scs_reset_psch_peak_filter_time_max/c_reset_scs_psch_peak_filter_time_max/g
s/c_scs_reset_psch_peak_filter_time_min/c_reset_scs_psch_peak_filter_time_min/g
s/c_scs_reset_psch_peak_filter_time_sense/c_reset_scs_psch_peak_filter_time_sense/g
s/c_scs_psch_peak_filter_time_sense_include/eSCS_PSCH_PEAK_FILTER_TIME_SENSE_INCLUDE/g
s/c_scs_psch_peak_filter_time_sense_exclude/eSCS_PSCH_PEAK_FILTER_TIME_SENSE_EXCLUDE/g
s/c_scs_reset_psch_peak_filter_energy_th_val/c_reset_scs_psch_peak_filter_energy_th_val/g
s/c_scs_reset_psch_peak_store_history_depth/c_reset_scs_psch_peak_store_history_depth/g
s/c_scs_reset_psch_peak_store_rank_items_max/c_reset_scs_psch_peak_store_rank_items_max/g
s/c_scs_reset_psch_peak_store_rank_win_size/c_reset_scs_psch_peak_store_rank_win_size/g
s/c_scs_reset_ref_ts_lsb/c_reset_scs_ref_ts_lsb/g
s/c_scs_reset_scratch_0/c_reset_scs_scratch_0/g
s/c_scs_reset_scratch_1/c_reset_scs_scratch_1/g
s/c_scs_reset_scratch_2/c_reset_scs_scratch_2/g
s/c_scs_reset_scratch_3/c_reset_scs_scratch_3/g
s/c_scs_reset_scratch_4/c_reset_scs_scratch_4/g
s/c_scs_reset_scratch_5/c_reset_scs_scratch_5/g
s/c_scs_reset_scs_addr_en_rx0/c_reset_scs_scs_addr_en_rx0/g
s/c_scs_reset_scs_addr_en_rx1/c_reset_scs_scs_addr_en_rx1/g
s/c_scs_reset_scs_addr_rx0_addr/c_reset_scs_scs_addr_rx0_addr/g
s/c_scs_reset_scs_addr_rx1_addr/c_reset_scs_scs_addr_rx1_addr/g
s/c_scs_reset_scs_config_format/c_reset_scs_scs_config_format/g
s/c_scs_reset_scs_config_mode/c_reset_scs_scs_config_mode/g
s/c_scs_reset_scs_duration/c_reset_scs_scs_duration/g
s/c_scs_reset_scs_ff_level/c_reset_scs_scs_ff_level/g
s/c_scs_reset_scs_ff_rp/c_reset_scs_scs_ff_rp/g
s/c_scs_reset_scs_ff_wp/c_reset_scs_scs_ff_wp/g
s/c_scs_reset_scs_full/c_reset_scs_scs_full/g
s/c_scs_reset_scs_reset/c_reset_scs_scs_reset/g
s/c_scs_reset_scs_start_time/c_reset_scs_scs_start_time/g
s/c_scs_reset_scs_test_out_sel_test_out_sel/c_reset_scs_scs_test_out_sel_test_out_sel/g
s/c_scs_scs_test_out_sel_test_out_sel_no_output/eSCS_SCS_TEST_OUT_SEL_TEST_OUT_SEL_NO_OUTPUT/g
s/c_scs_scs_test_out_sel_test_out_sel_corr_res_cross/eSCS_SCS_TEST_OUT_SEL_TEST_OUT_SEL_CORR_RES_CROSS/g
s/c_scs_scs_test_out_sel_test_out_sel_corr_res_energy/eSCS_SCS_TEST_OUT_SEL_TEST_OUT_SEL_CORR_RES_ENERGY/g
s/c_scs_scs_test_out_sel_test_out_sel_acq_fifos/eSCS_SCS_TEST_OUT_SEL_TEST_OUT_SEL_ACQ_FIFOS/g
#ulp
s/c_ulp_reset_bank_id_idx/c_reset_ulp_bank_id_idx/g
s/c_ulp_reset_bank_id_val/c_reset_ulp_bank_id_val/g
s/c_ulp_reset_channel_bw/c_reset_ulp_channel_bw/g
s/c_ulp_channel_bw_ch1m4/eULP_CHANNEL_BW_CH1M4/g
s/c_ulp_channel_bw_ch3m0/eULP_CHANNEL_BW_CH3M0/g
s/c_ulp_channel_bw_ch5m0/eULP_CHANNEL_BW_CH5M0/g
s/c_ulp_channel_bw_ch10m0/eULP_CHANNEL_BW_CH10M0/g
s/c_ulp_channel_bw_ch15m0/eULP_CHANNEL_BW_CH15M0/g
s/c_ulp_channel_bw_ch20m0/eULP_CHANNEL_BW_CH20M0/g
s/c_ulp_reset_cpa_bypass/c_reset_ulp_cpa_bypass/g
s/c_ulp_reset_cpa_relative_error/c_reset_ulp_cpa_relative_error/g
s/c_ulp_reset_cpa_reset/c_reset_ulp_cpa_reset/g
s/c_ulp_reset_cpa_initial_time_shift/c_reset_ulp_cpa_initial_time_shift/g
s/c_ulp_reset_cpa_time_shift_image/c_reset_ulp_cpa_time_shift_image/g
s/c_ulp_reset_dft_scale/c_reset_ulp_dft_scale/g
s/c_ulp_reset_dft_size/c_reset_ulp_dft_size/g
s/c_ulp_reset_disable_auto_cg_fec/c_reset_ulp_disable_auto_cg_fec/g
s/c_ulp_reset_disable_auto_cg_ift/c_reset_ulp_disable_auto_cg_ift/g
s/c_ulp_reset_disable_auto_cg_irm/c_reset_ulp_disable_auto_cg_irm/g
s/c_ulp_reset_disable_auto_cg_puc/c_reset_ulp_disable_auto_cg_puc/g
s/c_ulp_reset_disable_auto_cg_qam/c_reset_ulp_disable_auto_cg_qam/g
s/c_ulp_reset_disable_auto_cg_rch/c_reset_ulp_disable_auto_cg_rch/g
s/c_ulp_reset_disable_auto_cg_rfg/c_reset_ulp_disable_auto_cg_rfg/g
s/c_ulp_reset_disable_auto_cg_scm/c_reset_ulp_disable_auto_cg_scm/g
s/c_ulp_reset_disable_auto_cg_tbc/c_reset_ulp_disable_auto_cg_tbc/g
s/c_ulp_reset_disable_auto_cg_uci/c_reset_ulp_disable_auto_cg_uci/g
s/c_ulp_reset_err1_ctl_tx_enable_in_idle_wo_ul_error/c_reset_ulp_err1_ctl_tx_enable_in_idle_wo_ul_error/g
s/c_ulp_reset_err1_cyp_cp_size_data_length_error/c_reset_ulp_err1_cyp_cp_size_data_length_error/g
s/c_ulp_reset_err1_cyp_cp_size_n_zero_error/c_reset_ulp_err1_cyp_cp_size_n_zero_error/g
s/c_ulp_reset_err1_cyp_cp_size_sum_error/c_reset_ulp_err1_cyp_cp_size_sum_error/g
s/c_ulp_reset_err1_cyp_cp_size_zero_error/c_reset_ulp_err1_cyp_cp_size_zero_error/g
s/c_ulp_reset_err1_fec_c_mod_error/c_reset_ulp_err1_fec_c_mod_error/g
s/c_ulp_reset_err1_fec_ilv_mod_error/c_reset_ulp_err1_fec_ilv_mod_error/g
s/c_ulp_reset_err1_irm_no_completion_nxt_cb_error/c_reset_ulp_err1_irm_no_completion_nxt_cb_error/g
s/c_ulp_reset_err1_puc_sbf_slot_start_error/c_reset_ulp_err1_puc_sbf_slot_start_error/g
s/c_ulp_reset_err1_puc_sbf_sym_start_error/c_reset_ulp_err1_puc_sbf_sym_start_error/g
s/c_ulp_reset_err1_puc_slot_sym_start_error/c_reset_ulp_err1_puc_slot_sym_start_error/g
s/c_ulp_reset_err1_rfg_datapath_delay_error/c_reset_ulp_err1_rfg_datapath_delay_error/g
s/c_ulp_reset_err1_rfg_pucch_cs_upper_rb_error/c_reset_ulp_err1_rfg_pucch_cs_upper_rb_error/g
s/c_ulp_reset_err1_rfg_q_invalid_error/c_reset_ulp_err1_rfg_q_invalid_error/g
s/c_ulp_reset_err1_rfg_rch_zc_root_upper_ref_error/c_reset_ulp_err1_rfg_rch_zc_root_upper_ref_error/g
s/c_ulp_reset_err1_rfg_ref_signal_length_error/c_reset_ulp_err1_rfg_ref_signal_length_error/g
s/c_ulp_reset_err1_rfg_zc_val_error/c_reset_ulp_err1_rfg_zc_val_error/g
s/c_ulp_reset_err1_scm_datain_valid_error/c_reset_ulp_err1_scm_datain_valid_error/g
s/c_ulp_reset_err1_tbc_cbcalc_state_error/c_reset_ulp_err1_tbc_cbcalc_state_error/g
s/c_ulp_reset_err1_tbc_next_cb_no_completion_error/c_reset_ulp_err1_tbc_next_cb_no_completion_error/g
s/c_ulp_reset_err1_tbc_nodata_error/c_reset_ulp_err1_tbc_nodata_error/g
s/c_ulp_reset_err1_tbc_overflow_error/c_reset_ulp_err1_tbc_overflow_error/g
s/c_ulp_reset_err1_tbc_tbsize_len_error/c_reset_ulp_err1_tbc_tbsize_len_error/g
s/c_ulp_reset_err1_tbc_tb_size_zero_error/c_reset_ulp_err1_tbc_tb_size_zero_error/g
s/c_ulp_reset_err1_tbc_underflow_error/c_reset_ulp_err1_tbc_underflow_error/g
s/c_ulp_reset_err1_tim_divide_factor_error/c_reset_ulp_err1_tim_divide_factor_error/g
s/c_ulp_reset_err1_tim_invalid_state_error/c_reset_ulp_err1_tim_invalid_state_error/g
s/c_ulp_reset_err1_tim_timing_advance_error/c_reset_ulp_err1_tim_timing_advance_error/g
s/c_ulp_reset_err1_tx_enable_error/c_reset_ulp_err1_tx_enable_error/g
s/c_ulp_reset_err2_chi_ack_0_error/c_reset_ulp_err2_chi_ack_0_error/g
s/c_ulp_reset_err2_chi_ack_1_error/c_reset_ulp_err2_chi_ack_1_error/g
s/c_ulp_reset_err2_chi_ack_2_error/c_reset_ulp_err2_chi_ack_2_error/g
s/c_ulp_reset_err2_chi_ack_3_error/c_reset_ulp_err2_chi_ack_3_error/g
s/c_ulp_reset_err2_chi_ri_0_error/c_reset_ulp_err2_chi_ri_0_error/g
s/c_ulp_reset_err2_chi_ri_1_error/c_reset_ulp_err2_chi_ri_1_error/g
s/c_ulp_reset_err2_chi_ri_2_error/c_reset_ulp_err2_chi_ri_2_error/g
s/c_ulp_reset_err2_chi_ri_3_error/c_reset_ulp_err2_chi_ri_3_error/g
s/c_ulp_reset_err2_ift_buf_error/c_reset_ulp_err2_ift_buf_error/g
s/c_ulp_reset_err2_ift_factor_error/c_reset_ulp_err2_ift_factor_error/g
s/c_ulp_reset_err2_ift_state_error/c_reset_ulp_err2_ift_state_error/g
s/c_ulp_reset_err2_irm_turbo_cb_size_136_error/c_reset_ulp_err2_irm_turbo_cb_size_136_error/g
s/c_ulp_reset_err2_irm_turbo_cb_size_20_error/c_reset_ulp_err2_irm_turbo_cb_size_20_error/g
s/c_ulp_reset_err2_irm_turbo_cb_size_40_error/c_reset_ulp_err2_irm_turbo_cb_size_40_error/g
s/c_ulp_reset_err2_irm_turbo_cb_size_6144_error/c_reset_ulp_err2_irm_turbo_cb_size_6144_error/g
s/c_ulp_reset_err2_irm_turbo_cb_size_byte_error/c_reset_ulp_err2_irm_turbo_cb_size_byte_error/g
s/c_ulp_reset_err2_irm_turbo_num_filler_error/c_reset_ulp_err2_irm_turbo_num_filler_error/g
s/c_ulp_reset_err2_irm_turbo_rmcb_size_0_error/c_reset_ulp_err2_irm_turbo_rmcb_size_0_error/g
s/c_ulp_reset_err2_irm_turbo_rmcb_size_93312_error/c_reset_ulp_err2_irm_turbo_rmcb_size_93312_error/g
s/c_ulp_reset_err2_irm_turbo_store_a_full_error/c_reset_ulp_err2_irm_turbo_store_a_full_error/g
s/c_ulp_reset_err2_irm_uci_rmcb_size_0_error/c_reset_ulp_err2_irm_uci_rmcb_size_0_error/g
s/c_ulp_reset_err2_irm_uci_rmcb_size_93312_error/c_reset_ulp_err2_irm_uci_rmcb_size_93312_error/g
s/c_ulp_reset_err2_tbc_state_error/c_reset_ulp_err2_tbc_state_error/g
s/c_ulp_reset_err2_win_ce_size_error/c_reset_ulp_err2_win_ce_size_error/g
s/c_ulp_reset_err2_win_fsn_active_cl_fir_error/c_reset_ulp_err2_win_fsn_active_cl_fir_error/g
s/c_ulp_reset_err2_win_fsn_active_cl_mid_error/c_reset_ulp_err2_win_fsn_active_cl_mid_error/g
s/c_ulp_reset_err2_win_fsn_active_set_error/c_reset_ulp_err2_win_fsn_active_set_error/g
s/c_ulp_reset_flag1_chi_ri_0_error/c_reset_ulp_flag1_chi_ri_0_error/g
s/c_ulp_reset_flag1_chi_ri_1_error/c_reset_ulp_flag1_chi_ri_1_error/g
s/c_ulp_reset_flag1_chi_ri_2_error/c_reset_ulp_flag1_chi_ri_2_error/g
s/c_ulp_reset_flag1_chi_ri_3_error/c_reset_ulp_flag1_chi_ri_3_error/g
s/c_ulp_reset_flag1_ctl_tx_enable_in_idle_wo_ul_error/c_reset_ulp_flag1_ctl_tx_enable_in_idle_wo_ul_error/g
s/c_ulp_reset_flag1_cyp_cp_size_data_length_error/c_reset_ulp_flag1_cyp_cp_size_data_length_error/g
s/c_ulp_reset_flag1_cyp_cp_size_n_zero_error/c_reset_ulp_flag1_cyp_cp_size_n_zero_error/g
s/c_ulp_reset_flag1_cyp_cp_size_sum_error/c_reset_ulp_flag1_cyp_cp_size_sum_error/g
s/c_ulp_reset_flag1_cyp_cp_size_zero_error/c_reset_ulp_flag1_cyp_cp_size_zero_error/g
s/c_ulp_reset_flag1_fec_c_mod_error/c_reset_ulp_flag1_fec_c_mod_error/g
s/c_ulp_reset_flag1_fec_ilv_mod_error/c_reset_ulp_flag1_fec_ilv_mod_error/g
s/c_ulp_reset_flag1_irm_no_completion_nxt_cb_error/c_reset_ulp_flag1_irm_no_completion_nxt_cb_error/g
s/c_ulp_reset_flag1_puc_sbf_slot_start_error/c_reset_ulp_flag1_puc_sbf_slot_start_error/g
s/c_ulp_reset_flag1_puc_sbf_sym_start_error/c_reset_ulp_flag1_puc_sbf_sym_start_error/g
s/c_ulp_reset_flag1_puc_slot_sym_start_error/c_reset_ulp_flag1_puc_slot_sym_start_error/g
s/c_ulp_reset_flag1_rfg_datapath_delay_error/c_reset_ulp_flag1_rfg_datapath_delay_error/g
s/c_ulp_reset_flag1_rfg_pucch_cs_upper_rb_error/c_reset_ulp_flag1_rfg_pucch_cs_upper_rb_error/g
s/c_ulp_reset_flag1_rfg_q_invalid_error/c_reset_ulp_flag1_rfg_q_invalid_error/g
s/c_ulp_reset_flag1_rfg_rch_zc_root_upper_ref_error/c_reset_ulp_flag1_rfg_rch_zc_root_upper_ref_error/g
s/c_ulp_reset_flag1_rfg_ref_signal_length_error/c_reset_ulp_flag1_rfg_ref_signal_length_error/g
s/c_ulp_reset_flag1_rfg_zc_val_error/c_reset_ulp_flag1_rfg_zc_val_error/g
s/c_ulp_reset_flag1_scm_datain_valid_error/c_reset_ulp_flag1_scm_datain_valid_error/g
s/c_ulp_reset_flag1_tim_divide_factor_error/c_reset_ulp_flag1_tim_divide_factor_error/g
s/c_ulp_reset_flag1_tim_invalid_state_error/c_reset_ulp_flag1_tim_invalid_state_error/g
s/c_ulp_reset_flag1_tim_timing_advance_error/c_reset_ulp_flag1_tim_timing_advance_error/g
s/c_ulp_reset_flag1_win_ce_size_error/c_reset_ulp_flag1_win_ce_size_error/g
s/c_ulp_reset_flag1_win_fsn_active_cl_fir_error/c_reset_ulp_flag1_win_fsn_active_cl_fir_error/g
s/c_ulp_reset_flag1_win_fsn_active_cl_mid_error/c_reset_ulp_flag1_win_fsn_active_cl_mid_error/g
s/c_ulp_reset_flag1_win_fsn_active_set_error/c_reset_ulp_flag1_win_fsn_active_set_error/g
s/c_ulp_reset_flag2_chi_ack_0_error/c_reset_ulp_flag2_chi_ack_0_error/g
s/c_ulp_reset_flag2_chi_ack_1_error/c_reset_ulp_flag2_chi_ack_1_error/g
s/c_ulp_reset_flag2_chi_ack_2_error/c_reset_ulp_flag2_chi_ack_2_error/g
s/c_ulp_reset_flag2_chi_ack_3_error/c_reset_ulp_flag2_chi_ack_3_error/g
s/c_ulp_reset_flag2_ift_buf_error/c_reset_ulp_flag2_ift_buf_error/g
s/c_ulp_reset_flag2_ift_factor_error/c_reset_ulp_flag2_ift_factor_error/g
s/c_ulp_reset_flag2_ift_state_error/c_reset_ulp_flag2_ift_state_error/g
s/c_ulp_reset_flag2_irm_turbo_cb_size_136_error/c_reset_ulp_flag2_irm_turbo_cb_size_136_error/g
s/c_ulp_reset_flag2_irm_turbo_cb_size_20_error/c_reset_ulp_flag2_irm_turbo_cb_size_20_error/g
s/c_ulp_reset_flag2_irm_turbo_cb_size_40_error/c_reset_ulp_flag2_irm_turbo_cb_size_40_error/g
s/c_ulp_reset_flag2_irm_turbo_cb_size_6144_error/c_reset_ulp_flag2_irm_turbo_cb_size_6144_error/g
s/c_ulp_reset_flag2_irm_turbo_cb_size_byte_error/c_reset_ulp_flag2_irm_turbo_cb_size_byte_error/g
s/c_ulp_reset_flag2_irm_turbo_num_filler_error/c_reset_ulp_flag2_irm_turbo_num_filler_error/g
s/c_ulp_reset_flag2_irm_turbo_rmcb_size_0_error/c_reset_ulp_flag2_irm_turbo_rmcb_size_0_error/g
s/c_ulp_reset_flag2_irm_turbo_rmcb_size_93312_error/c_reset_ulp_flag2_irm_turbo_rmcb_size_93312_error/g
s/c_ulp_reset_flag2_irm_turbo_store_a_full_error/c_reset_ulp_flag2_irm_turbo_store_a_full_error/g
s/c_ulp_reset_flag2_irm_uci_rmcb_size_0_error/c_reset_ulp_flag2_irm_uci_rmcb_size_0_error/g
s/c_ulp_reset_flag2_irm_uci_rmcb_size_93312_error/c_reset_ulp_flag2_irm_uci_rmcb_size_93312_error/g
s/c_ulp_reset_fsn_scale_norm/c_reset_ulp_fsn_scale_norm/g
s/c_ulp_reset_fsn_scale_srs/c_reset_ulp_fsn_scale_srs/g
s/c_ulp_reset_hop_cfg_srs_u_slot1/c_reset_ulp_hop_cfg_srs_u_slot1/g
s/c_ulp_reset_hop_cfg_srs_v_slot1/c_reset_ulp_hop_cfg_srs_v_slot1/g
s/c_ulp_reset_hop_cfg_u_slot0/c_reset_ulp_hop_cfg_u_slot0/g
s/c_ulp_reset_hop_cfg_u_slot1/c_reset_ulp_hop_cfg_u_slot1/g
s/c_ulp_reset_hop_cfg_v_slot0/c_reset_ulp_hop_cfg_v_slot0/g
s/c_ulp_reset_hop_cfg_v_slot1/c_reset_ulp_hop_cfg_v_slot1/g
s/c_ulp_reset_ift_scale/c_reset_ulp_ift_scale/g
s/c_ulp_reset_ift_scale_srs/c_reset_ulp_ift_scale_srs/g
s/c_ulp_reset_ift_size/c_reset_ulp_ift_size/g
s/c_ulp_reset_interrupt_control_enable_commit_int/c_reset_ulp_interrupt_control_enable_commit_int/g
s/c_ulp_reset_interrupt_control_enable_error_int/c_reset_ulp_interrupt_control_enable_error_int/g
s/c_ulp_reset_interrupt_control_enable_sf_int/c_reset_ulp_interrupt_control_enable_sf_int/g
s/c_ulp_reset_interrupt_control_enable_slot_int/c_reset_ulp_interrupt_control_enable_slot_int/g
s/c_ulp_reset_interrupt_control_enable_symbol_int/c_reset_ulp_interrupt_control_enable_symbol_int/g
s/c_ulp_reset_m_rb_pusch/c_reset_ulp_m_rb_pusch/g
s/c_ulp_reset_prach_cfg_cs/c_reset_ulp_prach_cfg_cs/g
s/c_ulp_reset_prach_cfg_format/c_reset_ulp_prach_cfg_format/g
s/c_ulp_reset_prach_cfg_tim_ref/c_reset_ulp_prach_cfg_tim_ref/g
s/c_ulp_reset_prach_cfg_u/c_reset_ulp_prach_cfg_u/g
s/c_ulp_reset_prach_delay/c_reset_ulp_prach_delay/g
s/c_ulp_reset_prach_freq_offset/c_reset_ulp_prach_freq_offset/g
s/c_ulp_reset_pucch_type1/c_reset_ulp_pucch_type1/g
s/c_ulp_reset_pucch_type2/c_reset_ulp_pucch_type2/g
s/c_ulp_reset_pucch_uci/c_reset_ulp_pucch_uci/g
s/c_ulp_reset_pucch_uci_size/c_reset_ulp_pucch_uci_size/g
s/c_ulp_reset_pucch_cfg_ext_preamble/c_reset_ulp_pucch_cfg_ext_preamble/g
s/c_ulp_reset_pucch_cfg_format/c_reset_ulp_pucch_cfg_format/g
s/c_ulp_pucch_cfg_format_pucch_fmt_1/eULP_PUCCH_CFG_FORMAT_PUCCH_FMT_1/g
s/c_ulp_pucch_cfg_format_pucch_fmt_1a/eULP_PUCCH_CFG_FORMAT_PUCCH_FMT_1A/g
s/c_ulp_pucch_cfg_format_pucch_fmt_1b/eULP_PUCCH_CFG_FORMAT_PUCCH_FMT_1B/g
s/c_ulp_pucch_cfg_format_pucch_fmt_2/eULP_PUCCH_CFG_FORMAT_PUCCH_FMT_2/g
s/c_ulp_pucch_cfg_format_pucch_fmt_2a/eULP_PUCCH_CFG_FORMAT_PUCCH_FMT_2A/g
s/c_ulp_pucch_cfg_format_pucch_fmt_2b/eULP_PUCCH_CFG_FORMAT_PUCCH_FMT_2B/g
s/c_ulp_reset_pucch_cfg_short_pucch_1a1b/c_reset_ulp_pucch_cfg_short_pucch_1a1b/g
s/c_ulp_reset_pucch_cfg_slot0_s/c_reset_ulp_pucch_cfg_slot0_s/g
s/c_ulp_reset_pucch_cfg_slot1_s/c_reset_ulp_pucch_cfg_slot1_s/g
s/c_ulp_reset_pucch_cinit/c_reset_ulp_pucch_cinit/g
s/c_ulp_reset_pucch_noc_slot0_symbol0/c_reset_ulp_pucch_noc_slot0_symbol0/g
s/c_ulp_reset_pucch_noc_slot0_symbol1/c_reset_ulp_pucch_noc_slot0_symbol1/g
s/c_ulp_reset_pucch_noc_slot0_symbol2/c_reset_ulp_pucch_noc_slot0_symbol2/g
s/c_ulp_reset_pucch_noc_slot0_symbol3/c_reset_ulp_pucch_noc_slot0_symbol3/g
s/c_ulp_reset_pucch_noc_slot0_symbol4/c_reset_ulp_pucch_noc_slot0_symbol4/g
s/c_ulp_reset_pucch_noc_slot0_symbol5/c_reset_ulp_pucch_noc_slot0_symbol5/g
s/c_ulp_reset_pucch_noc_slot0_symbol6/c_reset_ulp_pucch_noc_slot0_symbol6/g
s/c_ulp_reset_pucch_noc_slot1_symbol0/c_reset_ulp_pucch_noc_slot1_symbol0/g
s/c_ulp_reset_pucch_noc_slot1_symbol1/c_reset_ulp_pucch_noc_slot1_symbol1/g
s/c_ulp_reset_pucch_noc_slot1_symbol2/c_reset_ulp_pucch_noc_slot1_symbol2/g
s/c_ulp_reset_pucch_noc_slot1_symbol3/c_reset_ulp_pucch_noc_slot1_symbol3/g
s/c_ulp_reset_pucch_noc_slot1_symbol4/c_reset_ulp_pucch_noc_slot1_symbol4/g
s/c_ulp_reset_pucch_noc_slot1_symbol5/c_reset_ulp_pucch_noc_slot1_symbol5/g
s/c_ulp_reset_pucch_noc_slot1_symbol6/c_reset_ulp_pucch_noc_slot1_symbol6/g
s/c_ulp_reset_pucch_uci_data_reverse/c_reset_ulp_pucch_uci_data_reverse/g
s/c_ulp_reset_pusch_ack_bits/c_reset_ulp_pusch_ack_bits/g
s/c_ulp_reset_pusch_ack_numbits/c_reset_ulp_pusch_ack_numbits/g
s/c_ulp_reset_pusch_ack_symbols/c_reset_ulp_pusch_ack_symbols/g
s/c_ulp_reset_pusch_ack_cfg_column_set/c_reset_ulp_pusch_ack_cfg_column_set/g
s/c_ulp_reset_pusch_ack_tdd_bundle_chi_scramble_select/c_reset_ulp_pusch_ack_tdd_bundle_chi_scramble_select/g
s/c_ulp_reset_pusch_ack_tdd_bundle_enable/c_reset_ulp_pusch_ack_tdd_bundle_enable/g
s/c_ulp_reset_pusch_ack_tdd_bundle_scramble_seq/c_reset_ulp_pusch_ack_tdd_bundle_scramble_seq/g
s/c_ulp_reset_pusch_ri_bits/c_reset_ulp_pusch_ri_bits/g
s/c_ulp_reset_pusch_ri_numbits/c_reset_ulp_pusch_ri_numbits/g
s/c_ulp_reset_pusch_ri_symbols/c_reset_ulp_pusch_ri_symbols/g
s/c_ulp_reset_pusch_ri_cfg_column_set/c_reset_ulp_pusch_ri_cfg_column_set/g
s/c_ulp_reset_pusch_uci_numbits/c_reset_ulp_pusch_uci_numbits/g
s/c_ulp_reset_pusch_uci_symbols/c_reset_ulp_pusch_uci_symbols/g
s/c_ulp_reset_pusch_uci_data_127_96/c_reset_ulp_pusch_uci_data_127_96/g
s/c_ulp_reset_pusch_uci_data_31_0/c_reset_ulp_pusch_uci_data_31_0/g
s/c_ulp_reset_pusch_uci_data_63_32/c_reset_ulp_pusch_uci_data_63_32/g
s/c_ulp_reset_pusch_uci_data_95_64/c_reset_ulp_pusch_uci_data_95_64/g
s/c_ulp_reset_pusch_uci_data_reverse/c_reset_ulp_pusch_uci_data_reverse/g
s/c_ulp_reset_qam_cinit/c_reset_ulp_qam_cinit/g
s/c_ulp_reset_qam_control_qm/c_reset_ulp_qam_control_qm/g
s/c_ulp_reset_qam_control_scramble/c_reset_ulp_qam_control_scramble/g
s/c_ulp_reset_rfg_ncs_slot0_ncs0/c_reset_ulp_rfg_ncs_slot0_ncs0/g
s/c_ulp_reset_rfg_ncs_slot0_ncs1/c_reset_ulp_rfg_ncs_slot0_ncs1/g
s/c_ulp_reset_rfg_ncs_slot0_ncs2/c_reset_ulp_rfg_ncs_slot0_ncs2/g
s/c_ulp_reset_rfg_ncs_slot0_ncs3/c_reset_ulp_rfg_ncs_slot0_ncs3/g
s/c_ulp_reset_rfg_ncs_slot0_ncs4/c_reset_ulp_rfg_ncs_slot0_ncs4/g
s/c_ulp_reset_rfg_ncs_slot0_ncs5/c_reset_ulp_rfg_ncs_slot0_ncs5/g
s/c_ulp_reset_rfg_ncs_slot0_ncs6/c_reset_ulp_rfg_ncs_slot0_ncs6/g
s/c_ulp_reset_rfg_ncs_slot1_ncs0/c_reset_ulp_rfg_ncs_slot1_ncs0/g
s/c_ulp_reset_rfg_ncs_slot1_ncs1/c_reset_ulp_rfg_ncs_slot1_ncs1/g
s/c_ulp_reset_rfg_ncs_slot1_ncs2/c_reset_ulp_rfg_ncs_slot1_ncs2/g
s/c_ulp_reset_rfg_ncs_slot1_ncs3/c_reset_ulp_rfg_ncs_slot1_ncs3/g
s/c_ulp_reset_rfg_ncs_slot1_ncs4/c_reset_ulp_rfg_ncs_slot1_ncs4/g
s/c_ulp_reset_rfg_ncs_slot1_ncs5/c_reset_ulp_rfg_ncs_slot1_ncs5/g
s/c_ulp_reset_rfg_ncs_slot1_ncs6/c_reset_ulp_rfg_ncs_slot1_ncs6/g
s/c_ulp_reset_rfg_srs_nsrs/c_reset_ulp_rfg_srs_nsrs/g
s/c_ulp_reset_scm_mirror_slot0/c_reset_ulp_scm_mirror_slot0/g
s/c_ulp_reset_scm_mirror_slot1/c_reset_ulp_scm_mirror_slot1/g
s/c_ulp_reset_scm_offset_slot0/c_reset_ulp_scm_offset_slot0/g
s/c_ulp_reset_scm_offset_slot1/c_reset_ulp_scm_offset_slot1/g
s/c_ulp_reset_scm_scale_a_dft/c_reset_ulp_scm_scale_a_dft/g
s/c_ulp_reset_scm_scale_a_dmrs/c_reset_ulp_scm_scale_a_dmrs/g
s/c_ulp_reset_scm_scale_b_prach/c_reset_ulp_scm_scale_b_prach/g
s/c_ulp_reset_scm_scale_b_srs/c_reset_ulp_scm_scale_b_srs/g
s/c_ulp_reset_srs_config_comb/c_reset_ulp_srs_config_comb/g
s/c_ulp_reset_srs_config_enable/c_reset_ulp_srs_config_enable/g
s/c_ulp_reset_srs_config_n_sc/c_reset_ulp_srs_config_n_sc/g
s/c_ulp_reset_srs_config_offset/c_reset_ulp_srs_config_offset/g
s/c_ulp_reset_srs_config_second_comb/c_reset_ulp_srs_config_second_comb/g
s/c_ulp_reset_srs_config_second_enable/c_reset_ulp_srs_config_second_enable/g
s/c_ulp_reset_srs_config_second_n_sc/c_reset_ulp_srs_config_second_n_sc/g
s/c_ulp_reset_srs_config_second_offset/c_reset_ulp_srs_config_second_offset/g
s/c_ulp_reset_status_commit_time/c_reset_ulp_status_commit_time/g
s/c_ulp_reset_status_interrupt_status/c_reset_ulp_status_interrupt_status/g
s/c_ulp_reset_status_slot_start/c_reset_ulp_status_slot_start/g
s/c_ulp_reset_status_subframe_start/c_reset_ulp_status_subframe_start/g
s/c_ulp_reset_status_symbol_start/c_reset_ulp_status_symbol_start/g
s/c_ulp_reset_status_tbc_cbcalc_state_error/c_reset_ulp_status_tbc_cbcalc_state_error/g
s/c_ulp_reset_status_tbc_fifo_empty/c_reset_ulp_status_tbc_fifo_empty/g
s/c_ulp_reset_status_tbc_fifo_full/c_reset_ulp_status_tbc_fifo_full/g
s/c_ulp_reset_status_tbc_fifo_level/c_reset_ulp_status_tbc_fifo_level/g
s/c_ulp_reset_status_tbc_next_cb_no_completion_error/c_reset_ulp_status_tbc_next_cb_no_completion_error/g
s/c_ulp_reset_status_tbc_nodata_error/c_reset_ulp_status_tbc_nodata_error/g
s/c_ulp_reset_status_tbc_overflow_error/c_reset_ulp_status_tbc_overflow_error/g
s/c_ulp_reset_status_tbc_state_error/c_reset_ulp_status_tbc_state_error/g
s/c_ulp_reset_status_tbc_tbsize_len_error/c_reset_ulp_status_tbc_tbsize_len_error/g
s/c_ulp_reset_status_tbc_tb_size_zero_error/c_reset_ulp_status_tbc_tb_size_zero_error/g
s/c_ulp_reset_status_tbc_underflow_error/c_reset_ulp_status_tbc_underflow_error/g
s/c_ulp_reset_status_tx_enable_error/c_reset_ulp_status_tx_enable_error/g
s/c_ulp_reset_sw_rstn_chi/c_reset_ulp_sw_rstn_chi/g
s/c_ulp_reset_sw_rstn_ctl/c_reset_ulp_sw_rstn_ctl/g
s/c_ulp_reset_sw_rstn_cyp/c_reset_ulp_sw_rstn_cyp/g
s/c_ulp_reset_sw_rstn_fec/c_reset_ulp_sw_rstn_fec/g
s/c_ulp_reset_sw_rstn_fsn/c_reset_ulp_sw_rstn_fsn/g
s/c_ulp_reset_sw_rstn_ift/c_reset_ulp_sw_rstn_ift/g
s/c_ulp_reset_sw_rstn_irm/c_reset_ulp_sw_rstn_irm/g
s/c_ulp_reset_sw_rstn_puc/c_reset_ulp_sw_rstn_puc/g
s/c_ulp_reset_sw_rstn_qam/c_reset_ulp_sw_rstn_qam/g
s/c_ulp_reset_sw_rstn_rch/c_reset_ulp_sw_rstn_rch/g
s/c_ulp_reset_sw_rstn_rfg/c_reset_ulp_sw_rstn_rfg/g
s/c_ulp_reset_sw_rstn_scm/c_reset_ulp_sw_rstn_scm/g
s/c_ulp_reset_sw_rstn_tbc/c_reset_ulp_sw_rstn_tbc/g
s/c_ulp_reset_sw_rstn_tbc_fifo/c_reset_ulp_sw_rstn_tbc_fifo/g
s/c_ulp_reset_sw_rstn_tim/c_reset_ulp_sw_rstn_tim/g
s/c_ulp_reset_sw_rstn_uci/c_reset_ulp_sw_rstn_uci/g
s/c_ulp_reset_sw_rstn_win/c_reset_ulp_sw_rstn_win/g
s/c_ulp_reset_tb_cfg_rv/c_reset_ulp_tb_cfg_rv/g
s/c_ulp_reset_tb_cfg_tb_size_bytes/c_reset_ulp_tb_cfg_tb_size_bytes/g
s/c_ulp_reset_tb_cfg_test_enable/c_reset_ulp_tb_cfg_test_enable/g
s/c_ulp_reset_tb_cfg_test_insert_cnt/c_reset_ulp_tb_cfg_test_insert_cnt/g
s/c_ulp_tb_cfg_test_insert_cnt_prbs/eULP_TB_CFG_TEST_INSERT_CNT_PRBS/g
s/c_ulp_tb_cfg_test_insert_cnt_count/eULP_TB_CFG_TEST_INSERT_CNT_COUNT/g
s/c_ulp_reset_tb_cfg_test_sf_rst/c_reset_ulp_tb_cfg_test_sf_rst/g
s/c_ulp_reset_test_ulp_test_select/c_reset_ulp_test_ulp_test_select/g
s/c_ulp_test_ulp_test_select_no_output/eULP_TEST_ULP_TEST_SELECT_NO_OUTPUT/g
s/c_ulp_test_ulp_test_select_tbc/eULP_TEST_ULP_TEST_SELECT_TBC/g
s/c_ulp_test_ulp_test_select_fec/eULP_TEST_ULP_TEST_SELECT_FEC/g
s/c_ulp_test_ulp_test_select_irm/eULP_TEST_ULP_TEST_SELECT_IRM/g
s/c_ulp_test_ulp_test_select_chi/eULP_TEST_ULP_TEST_SELECT_CHI/g
s/c_ulp_test_ulp_test_select_qam/eULP_TEST_ULP_TEST_SELECT_QAM/g
s/c_ulp_test_ulp_test_select_dft/eULP_TEST_ULP_TEST_SELECT_DFT/g
s/c_ulp_test_ulp_test_select_scm/eULP_TEST_ULP_TEST_SELECT_SCM/g
s/c_ulp_test_ulp_test_select_ift/eULP_TEST_ULP_TEST_SELECT_IFT/g
s/c_ulp_test_ulp_test_select_cyp/eULP_TEST_ULP_TEST_SELECT_CYP/g
s/c_ulp_test_ulp_test_select_fsn/eULP_TEST_ULP_TEST_SELECT_FSN/g
s/c_ulp_test_ulp_test_select_rch/eULP_TEST_ULP_TEST_SELECT_RCH/g
s/c_ulp_test_ulp_test_select_stb/eULP_TEST_ULP_TEST_SELECT_STB/g
s/c_ulp_test_ulp_test_select_tim/eULP_TEST_ULP_TEST_SELECT_TIM/g
s/c_ulp_test_ulp_test_select_tim_comp/eULP_TEST_ULP_TEST_SELECT_TIM_COMP/g
s/c_ulp_test_ulp_test_select_ctl/eULP_TEST_ULP_TEST_SELECT_CTL/g
s/c_ulp_test_ulp_test_select_ulp/eULP_TEST_ULP_TEST_SELECT_ULP/g
s/c_ulp_test_ulp_test_select_puc/eULP_TEST_ULP_TEST_SELECT_PUC/g
s/c_ulp_test_ulp_test_select_rfg/eULP_TEST_ULP_TEST_SELECT_RFG/g
s/c_ulp_reset_timing_adjust/c_reset_ulp_timing_adjust/g
s/c_ulp_reset_timing_advance/c_reset_ulp_timing_advance/g
s/c_ulp_reset_timing_advance_acc/c_reset_ulp_timing_advance_acc/g
s/c_ulp_reset_timing_config_free_run/c_reset_ulp_timing_config_free_run/g
s/c_ulp_reset_timing_config_lock_range/c_reset_ulp_timing_config_lock_range/g
s/c_ulp_reset_timing_config_mask_ref/c_reset_ulp_timing_config_mask_ref/g
s/c_ulp_reset_timing_config_timing_chain_enable/c_reset_ulp_timing_config_timing_chain_enable/g
s/c_ulp_reset_timing_config_use_ext_ref/c_reset_ulp_timing_config_use_ext_ref/g
s/c_ulp_reset_timing_status_locked/c_reset_ulp_timing_status_locked/g
s/c_ulp_reset_timing_status_measured_ta/c_reset_ulp_timing_status_measured_ta/g
s/c_ulp_reset_timing_status_state/c_reset_ulp_timing_status_state/g
s/c_ulp_reset_timing_status_track_delta/c_reset_ulp_timing_status_track_delta/g
s/c_ulp_reset_transmit_control_enable/c_reset_ulp_transmit_control_enable/g
s/c_ulp_reset_transmit_control_extended_cp/c_reset_ulp_transmit_control_extended_cp/g
s/c_ulp_reset_transmit_control_subframe_type/c_reset_ulp_transmit_control_subframe_type/g
s/c_ulp_transmit_control_subframe_type_pusch/eULP_TRANSMIT_CONTROL_SUBFRAME_TYPE_PUSCH/g
s/c_ulp_transmit_control_subframe_type_prach/eULP_TRANSMIT_CONTROL_SUBFRAME_TYPE_PRACH/g
s/c_ulp_transmit_control_subframe_type_pucch/eULP_TRANSMIT_CONTROL_SUBFRAME_TYPE_PUCCH/g
s/c_ulp_transmit_control_subframe_type_idle/eULP_TRANSMIT_CONTROL_SUBFRAME_TYPE_IDLE/g
s/c_ulp_reset_transmit_control_tdd_special_sf_a/c_reset_ulp_transmit_control_tdd_special_sf_a/g
s/c_ulp_reset_transmit_control_tdd_special_sf_b/c_reset_ulp_transmit_control_tdd_special_sf_b/g
s/c_ulp_reset_windowing_ce_enable/c_reset_ulp_windowing_ce_enable/g
s/c_ulp_reset_windowing_ce_size/c_reset_ulp_windowing_ce_size/g
s/c_ulp_reset_windowing_chksum_i/c_reset_ulp_windowing_chksum_i/g
s/c_ulp_reset_windowing_chksum_q/c_reset_ulp_windowing_chksum_q/g
