

================================================================
== Vitis HLS Report for 'main_Pipeline_loop_22'
================================================================
* Date:           Mon Aug 12 18:53:36 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.091 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2580|     2580|  13.135 us|  13.135 us|  2580|  2580|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     2578|     2578|        39|         10|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 10, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.09>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 42 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 43 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%A_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %A_load"   --->   Operation 44 'read' 'A_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %A_load_read, i32 %b" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 45 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 0, i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 46 'store' 'store_ln36' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc36.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 48 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln36 = icmp_eq  i8 %i_1, i8 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 49 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln43 = add i8 %i_1, i8 1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 50 'add' 'add_ln43' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc36.i.split, void %for.inc80.preheader.exitStub" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 51 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i8 %i_1" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 52 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sum_addr = getelementptr i32 %sum, i64 0, i64 %zext_ln36" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:37->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 53 'getelementptr' 'sum_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%q = load i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:37->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 54 'load' 'q' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln36 = store i8 %add_ln43, i8 %i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 55 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%q = load i8 %sum_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:37->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 56 'load' 'q' <Predicate = (!icmp_ln36)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 57 [8/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 57 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 58 [7/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 58 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 59 [6/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 59 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 60 [5/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 60 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 61 [4/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 61 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 62 [3/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 62 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 63 [2/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 63 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.56>
ST_10 : Operation 64 [1/8] (2.56ns)   --->   "%c = fmul i32 %q, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:39->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 64 'fmul' 'c' <Predicate = (!icmp_ln36)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.35>
ST_11 : Operation 65 [10/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 65 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 66 [9/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 66 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 67 [8/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 67 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 68 [7/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 68 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 69 [6/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 69 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 70 [5/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 70 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 71 [4/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 71 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 72 [3/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 72 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 73 [2/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 73 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 74 [1/10] (3.35ns)   --->   "%d = fadd i32 %c, i32 0.5" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:40->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 74 'fadd' 'd' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.56>
ST_21 : Operation 75 [8/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 75 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.56>
ST_22 : Operation 76 [7/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 76 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.56>
ST_23 : Operation 77 [6/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 77 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.56>
ST_24 : Operation 78 [5/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 78 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.56>
ST_25 : Operation 79 [4/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 79 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.56>
ST_26 : Operation 80 [3/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 80 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.56>
ST_27 : Operation 81 [2/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 81 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.56>
ST_28 : Operation 82 [1/8] (2.56ns)   --->   "%e = fmul i32 %d, i32 %q" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:41->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 82 'fmul' 'e' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 83 [1/1] (0.00ns)   --->   "%b_load = load i32 %b" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 83 'load' 'b_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 84 [10/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 84 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 85 [9/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 85 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 86 [8/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 86 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 87 [7/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 87 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 88 [6/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 88 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.35>
ST_34 : Operation 89 [5/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 89 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.35>
ST_35 : Operation 90 [4/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 90 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.35>
ST_36 : Operation 91 [3/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 91 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.35>
ST_37 : Operation 92 [2/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 92 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.35>
ST_38 : Operation 93 [1/10] (3.35ns)   --->   "%f = fadd i32 %e, i32 %b_load" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:42->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 93 'fadd' 'f' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 94 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 95 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 95 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 96 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %add_ln43" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 97 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 98 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln43" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 98 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln43 = store i32 %f, i8 %A_addr" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:43->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 99 'store' 'store_ln43' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_39 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln38 = store i32 %f, i32 %b" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:38->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 100 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_39 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc36.i" [benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:36->benchmarks/jianyicheng/doitgenTriple/src/doitgenTriple.cpp:80]   --->   Operation 101 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000000000000000000000000000000000]
b                      (alloca           ) [ 0111111111111111111111111111111111111111]
A_load_read            (read             ) [ 0000000000000000000000000000000000000000]
store_ln38             (store            ) [ 0000000000000000000000000000000000000000]
store_ln36             (store            ) [ 0000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000]
i_1                    (load             ) [ 0000000000000000000000000000000000000000]
icmp_ln36              (icmp             ) [ 0111111111111111111111111111110000000000]
add_ln43               (add              ) [ 0111111111111111111111111111111111111111]
br_ln36                (br               ) [ 0000000000000000000000000000000000000000]
zext_ln36              (zext             ) [ 0000000000000000000000000000000000000000]
sum_addr               (getelementptr    ) [ 0010000000000000000000000000000000000000]
store_ln36             (store            ) [ 0000000000000000000000000000000000000000]
q                      (load             ) [ 0111111111111111111111111111100000000000]
c                      (fmul             ) [ 0111111111111111111110000000000000000000]
d                      (fadd             ) [ 0111111110000000000001111111100000000000]
e                      (fmul             ) [ 0111111111100000000000000000011111111110]
b_load                 (load             ) [ 0111111110100000000000000000001111111110]
f                      (fadd             ) [ 0000000001000000000000000000000000000001]
specpipeline_ln36      (specpipeline     ) [ 0000000000000000000000000000000000000000]
speclooptripcount_ln36 (speclooptripcount) [ 0000000000000000000000000000000000000000]
specloopname_ln36      (specloopname     ) [ 0000000000000000000000000000000000000000]
zext_ln43              (zext             ) [ 0000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 0000000000000000000000000000000000000000]
store_ln43             (store            ) [ 0000000000000000000000000000000000000000]
store_ln38             (store            ) [ 0000000000000000000000000000000000000000]
br_ln36                (br               ) [ 0000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="b_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="A_load_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_load_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sum_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="8" slack="0"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="8" slack="0"/>
<pin id="59" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="A_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="8" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/39 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln43_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="1"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/39 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="d/11 f/29 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="0" index="1" bw="32" slack="1"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="c/3 e/21 "/>
</bind>
</comp>

<comp id="85" class="1005" name="reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d f "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln38_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln36_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_1_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln36_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln43_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="zext_ln36_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln36_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="b_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="28"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/29 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln43_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="38"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/39 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln38_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="0" index="1" bw="32" slack="38"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/39 "/>
</bind>
</comp>

<comp id="139" class="1005" name="i_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="146" class="1005" name="b_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="153" class="1005" name="icmp_ln36_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="157" class="1005" name="add_ln43_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="38"/>
<pin id="159" dir="1" index="1" bw="8" slack="38"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="162" class="1005" name="sum_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="1"/>
<pin id="164" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_addr "/>
</bind>
</comp>

<comp id="167" class="1005" name="q_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q "/>
</bind>
</comp>

<comp id="173" class="1005" name="c_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="178" class="1005" name="e_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="183" class="1005" name="b_load_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="89"><net_src comp="85" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="85" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="95"><net_src comp="44" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="119"><net_src comp="101" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="125"><net_src comp="110" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="133"><net_src comp="130" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="138"><net_src comp="85" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="36" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="144"><net_src comp="139" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="145"><net_src comp="139" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="149"><net_src comp="40" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="152"><net_src comp="146" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="156"><net_src comp="104" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="110" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="165"><net_src comp="50" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="170"><net_src comp="57" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="176"><net_src comp="81" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="181"><net_src comp="81" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="186"><net_src comp="126" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="76" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {39 }
 - Input state : 
	Port: main_Pipeline_loop_22 : A_load | {1 }
	Port: main_Pipeline_loop_22 : sum | {1 2 }
  - Chain level:
	State 1
		store_ln36 : 1
		i_1 : 1
		icmp_ln36 : 2
		add_ln43 : 2
		br_ln36 : 3
		zext_ln36 : 2
		sum_addr : 3
		q : 4
		store_ln36 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		f : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		A_addr : 1
		store_ln43 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |        grp_fu_76       |    2    |   365   |   421   |
|----------|------------------------|---------|---------|---------|
|   fmul   |        grp_fu_81       |    3    |   199   |   324   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln36_fu_104    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln43_fu_110    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|   read   | A_load_read_read_fu_44 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln36_fu_116    |    0    |    0    |    0    |
|          |    zext_ln43_fu_130    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   564   |   775   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln43_reg_157|    8   |
|  b_load_reg_183 |   32   |
|    b_reg_146    |   32   |
|    c_reg_173    |   32   |
|    e_reg_178    |   32   |
|    i_reg_139    |    8   |
|icmp_ln36_reg_153|    1   |
|    q_reg_167    |   32   |
|      reg_85     |   32   |
| sum_addr_reg_162|    8   |
+-----------------+--------+
|      Total      |   217  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_76    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_76    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_81    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   240  ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   775  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   217  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   781  |   816  |
+-----------+--------+--------+--------+--------+
