[{"commit":{"message":"Assert that unneeded stub tmp registers are not initialized in x64 and aarch64 platforms"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/gc\/g1\/g1BarrierSetAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/x86\/gc\/g1\/g1BarrierSetAssembler_x86.cpp"}],"sha":"13b93bd94fd0171413c1822a104342f83165acdc"},{"commit":{"message":"Set tmp registers to noreg by default in G1PreBarrierStubC2::initialize_registers, for consistency"},"files":[{"filename":"src\/hotspot\/share\/gc\/g1\/c2\/g1BarrierSetC2.hpp"}],"sha":"f66228d81fb73aad863e3ded0c510a0c02634700"},{"commit":{"message":"Merge remote-tracking branch 'snazarkin\/arm32-JDK-8334060-g1-late-barrier-expansion' into JDK-8334060-g1-late-barrier-expansion"},"files":[{"filename":"src\/hotspot\/share\/gc\/g1\/c2\/g1BarrierSetC2.cpp"}],"sha":"3957c03fe5c5809e6f010a7b6e7f30dd8223534e"},{"commit":{"message":"Restore some asserts"},"files":[],"sha":"3767ec976db7fab84dd6441dadde8681c05729b6"},{"commit":{"message":"Default values for tmp regs of G1PostBarrierStubC2"},"files":[{"filename":"src\/hotspot\/share\/gc\/g1\/c2\/g1BarrierSetC2.hpp"}],"sha":"394cb5c58b298d5424b28df0e4cbd6dfa9665711"},{"commit":{"message":" 8334060: [arm32] Implementation of Late Barrier Expansion for G1"},"files":[{"filename":"src\/hotspot\/cpu\/arm\/arm.ad"},{"filename":"src\/hotspot\/cpu\/arm\/assembler_arm_32.hpp"},{"filename":"src\/hotspot\/cpu\/arm\/gc\/g1\/g1BarrierSetAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/gc\/g1\/g1BarrierSetAssembler_arm.hpp"},{"filename":"src\/hotspot\/cpu\/arm\/gc\/g1\/g1_arm.ad"},{"filename":"src\/hotspot\/cpu\/arm\/gc\/shared\/barrierSetAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/register_arm.hpp"},{"filename":"src\/hotspot\/share\/gc\/g1\/c2\/g1BarrierSetC2.cpp"},{"filename":"src\/hotspot\/share\/gc\/g1\/c2\/g1BarrierSetC2.hpp"}],"sha":"302b035fb0a7e83001428d323b6bb453c5e8bb04"},{"commit":{"message":"8330685: [arm32] share barrier spilling logic"},"files":[{"filename":"src\/hotspot\/cpu\/arm\/assembler_arm_32.hpp"},{"filename":"src\/hotspot\/cpu\/arm\/gc\/shared\/barrierSetAssembler_arm.cpp"},{"filename":"src\/hotspot\/cpu\/arm\/gc\/shared\/barrierSetAssembler_arm.hpp"},{"filename":"src\/hotspot\/cpu\/arm\/register_arm.hpp"}],"sha":"b6f62a179cc1dbb345b9d2cd8704e3281b8920c8"}]