// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AlexNet_Cifar10_Keras_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        layer33_out_dout,
        layer33_out_num_data_valid,
        layer33_out_fifo_cap,
        layer33_out_empty_n,
        layer33_out_read,
        layer34_out_din,
        layer34_out_num_data_valid,
        layer34_out_fifo_cap,
        layer34_out_full_n,
        layer34_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [159:0] layer33_out_dout;
input  [1:0] layer33_out_num_data_valid;
input  [1:0] layer33_out_fifo_cap;
input   layer33_out_empty_n;
output   layer33_out_read;
output  [159:0] layer34_out_din;
input  [1:0] layer34_out_num_data_valid;
input  [1:0] layer34_out_fifo_cap;
input   layer34_out_full_n;
output   layer34_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg layer33_out_read;
reg layer34_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    layer33_out_blk_n;
reg    layer34_out_blk_n;
wire    ap_CS_fsm_state3;
wire  signed [15:0] data_V_fu_37634_p1;
reg  signed [15:0] data_V_reg_39711;
wire  signed [15:0] data_V_39_fu_37638_p4;
reg  signed [15:0] data_V_39_reg_39717;
wire  signed [15:0] data_V_40_fu_37648_p4;
reg  signed [15:0] data_V_40_reg_39723;
reg  signed [15:0] data_V_32_reg_39730;
wire  signed [15:0] data_V_33_fu_37668_p4;
reg  signed [15:0] data_V_33_reg_39736;
wire  signed [15:0] data_V_34_fu_37678_p4;
reg  signed [15:0] data_V_34_reg_39745;
reg  signed [15:0] data_V_35_reg_39750;
wire  signed [15:0] data_V_36_fu_37698_p4;
reg  signed [15:0] data_V_36_reg_39757;
reg  signed [15:0] data_V_37_reg_39763;
reg  signed [15:0] data_V_38_reg_39769;
reg   [13:0] mult_V_4038_reg_39776;
reg   [13:0] mult_V_4046_reg_39781;
reg   [12:0] mult_V_4057_reg_39786;
reg   [13:0] mult_V_4074_reg_39791;
reg   [13:0] mult_V_4098_reg_39796;
reg   [13:0] mult_V_4108_reg_39801;
reg   [13:0] mult_V_4115_reg_39806;
wire   [15:0] res_V_fu_39140_p2;
reg   [15:0] res_V_reg_39811;
wire    ap_CS_fsm_state2;
wire   [15:0] add_ln859_4207_fu_39146_p2;
reg   [15:0] add_ln859_4207_reg_39816;
wire   [15:0] add_ln859_4209_fu_39158_p2;
reg   [15:0] add_ln859_4209_reg_39821;
wire   [15:0] add_ln859_4215_fu_39188_p2;
reg   [15:0] add_ln859_4215_reg_39826;
wire   [15:0] add_ln859_4217_fu_39194_p2;
reg   [15:0] add_ln859_4217_reg_39831;
wire   [15:0] add_ln859_4219_fu_39206_p2;
reg   [15:0] add_ln859_4219_reg_39836;
wire   [15:0] add_ln859_4225_fu_39236_p2;
reg   [15:0] add_ln859_4225_reg_39841;
wire   [15:0] add_ln859_4227_fu_39242_p2;
reg   [15:0] add_ln859_4227_reg_39846;
wire   [15:0] add_ln859_4229_fu_39254_p2;
reg   [15:0] add_ln859_4229_reg_39851;
wire   [15:0] add_ln859_4235_fu_39292_p2;
reg   [15:0] add_ln859_4235_reg_39856;
wire   [15:0] add_ln859_4237_fu_39298_p2;
reg   [15:0] add_ln859_4237_reg_39861;
wire   [15:0] add_ln859_4239_fu_39310_p2;
reg   [15:0] add_ln859_4239_reg_39866;
wire   [15:0] add_ln859_4245_fu_39344_p2;
reg   [15:0] add_ln859_4245_reg_39871;
wire   [15:0] add_ln859_4247_fu_39350_p2;
reg   [15:0] add_ln859_4247_reg_39876;
wire   [15:0] add_ln859_4249_fu_39362_p2;
reg   [15:0] add_ln859_4249_reg_39881;
wire   [15:0] add_ln859_4255_fu_39392_p2;
reg   [15:0] add_ln859_4255_reg_39886;
wire   [15:0] add_ln859_4257_fu_39398_p2;
reg   [15:0] add_ln859_4257_reg_39891;
wire   [15:0] add_ln859_4259_fu_39410_p2;
reg   [15:0] add_ln859_4259_reg_39896;
wire   [15:0] add_ln859_4265_fu_39444_p2;
reg   [15:0] add_ln859_4265_reg_39901;
wire   [15:0] add_ln859_4267_fu_39450_p2;
reg   [15:0] add_ln859_4267_reg_39906;
wire   [15:0] add_ln859_4269_fu_39462_p2;
reg   [15:0] add_ln859_4269_reg_39911;
wire   [15:0] add_ln859_4275_fu_39496_p2;
reg   [15:0] add_ln859_4275_reg_39916;
wire   [15:0] add_ln859_4277_fu_39502_p2;
reg   [15:0] add_ln859_4277_reg_39921;
wire   [15:0] add_ln859_4279_fu_39514_p2;
reg   [15:0] add_ln859_4279_reg_39926;
wire   [15:0] add_ln859_4285_fu_39548_p2;
reg   [15:0] add_ln859_4285_reg_39931;
wire   [15:0] add_ln859_4287_fu_39554_p2;
reg   [15:0] add_ln859_4287_reg_39936;
wire   [15:0] add_ln859_4289_fu_39566_p2;
reg   [15:0] add_ln859_4289_reg_39941;
wire   [15:0] add_ln859_4295_fu_39600_p2;
reg   [15:0] add_ln859_4295_reg_39946;
reg    ap_block_state1;
wire  signed [15:0] r_V_3779_fu_331_p0;
wire  signed [25:0] sext_ln70_1438_fu_38339_p1;
wire   [9:0] r_V_3779_fu_331_p1;
wire  signed [15:0] mul_ln1316_96_fu_332_p0;
wire  signed [11:0] mul_ln1316_96_fu_332_p1;
wire  signed [15:0] r_V_3765_fu_333_p0;
wire  signed [23:0] sext_ln70_1435_fu_37728_p1;
wire  signed [7:0] r_V_3765_fu_333_p1;
wire  signed [7:0] r_V_3800_fu_334_p1;
wire  signed [15:0] r_V_3797_fu_335_p0;
wire  signed [25:0] sext_ln1316_8_fu_38707_p1;
wire  signed [9:0] r_V_3797_fu_335_p1;
wire   [8:0] r_V_3802_fu_336_p1;
wire  signed [15:0] mul_ln1316_76_fu_337_p0;
wire  signed [25:0] sext_ln70_1432_fu_37949_p1;
wire  signed [10:0] mul_ln1316_76_fu_337_p1;
wire  signed [15:0] r_V_3810_fu_338_p0;
wire  signed [23:0] sext_ln70_1451_fu_37799_p1;
wire   [7:0] r_V_3810_fu_338_p1;
wire  signed [15:0] mul_ln1316_70_fu_339_p0;
wire  signed [25:0] sext_ln1316_fu_37825_p1;
wire   [10:0] mul_ln1316_70_fu_339_p1;
wire  signed [15:0] r_V_3807_fu_340_p0;
wire  signed [25:0] sext_ln1316_9_fu_38842_p1;
wire  signed [9:0] r_V_3807_fu_340_p1;
wire  signed [15:0] mul_ln1316_79_fu_341_p0;
wire   [11:0] mul_ln1316_79_fu_341_p1;
wire  signed [15:0] r_V_3803_fu_342_p0;
wire  signed [9:0] r_V_3803_fu_342_p1;
wire  signed [15:0] mul_ln1316_103_fu_343_p0;
wire  signed [25:0] sext_ln70_1444_fu_38591_p1;
wire  signed [10:0] mul_ln1316_103_fu_343_p1;
wire  signed [15:0] mul_ln1316_80_fu_345_p0;
wire  signed [10:0] mul_ln1316_80_fu_345_p1;
wire  signed [15:0] r_V_3788_fu_346_p0;
wire  signed [9:0] r_V_3788_fu_346_p1;
wire  signed [15:0] mul_ln1316_113_fu_347_p0;
wire   [11:0] mul_ln1316_113_fu_347_p1;
wire   [7:0] r_V_3796_fu_348_p1;
wire  signed [15:0] r_V_3805_fu_349_p0;
wire   [9:0] r_V_3805_fu_349_p1;
wire  signed [15:0] r_V_3756_fu_350_p0;
wire  signed [24:0] sext_ln70_fu_37836_p1;
wire  signed [8:0] r_V_3756_fu_350_p1;
wire  signed [15:0] mul_ln1316_72_fu_351_p0;
wire  signed [10:0] mul_ln1316_72_fu_351_p1;
wire   [7:0] r_V_3785_fu_352_p1;
wire  signed [15:0] mul_ln1316_84_fu_353_p0;
wire  signed [25:0] sext_ln1316_7_fu_38069_p1;
wire   [11:0] mul_ln1316_84_fu_353_p1;
wire  signed [15:0] mul_ln1316_109_fu_354_p0;
wire   [11:0] mul_ln1316_109_fu_354_p1;
wire  signed [15:0] mul_ln1316_95_fu_355_p0;
wire  signed [10:0] mul_ln1316_95_fu_355_p1;
wire  signed [15:0] mul_ln1316_75_fu_356_p0;
wire  signed [10:0] mul_ln1316_75_fu_356_p1;
wire  signed [15:0] r_V_3758_fu_357_p0;
wire  signed [9:0] r_V_3758_fu_357_p1;
wire  signed [15:0] r_V_3784_fu_358_p0;
wire  signed [25:0] sext_ln70_1442_fu_38479_p1;
wire  signed [9:0] r_V_3784_fu_358_p1;
wire  signed [15:0] r_V_3808_fu_359_p0;
wire  signed [9:0] r_V_3808_fu_359_p1;
wire  signed [15:0] mul_ln1316_115_fu_360_p0;
wire  signed [25:0] sext_ln70_1449_fu_38950_p1;
wire   [11:0] mul_ln1316_115_fu_360_p1;
wire  signed [15:0] mul_ln1316_89_fu_362_p0;
wire  signed [25:0] sext_ln70_1437_fu_38234_p1;
wire  signed [10:0] mul_ln1316_89_fu_362_p1;
wire  signed [15:0] mul_ln1316_104_fu_363_p0;
wire   [10:0] mul_ln1316_104_fu_363_p1;
wire  signed [15:0] mul_ln1316_86_fu_364_p0;
wire  signed [10:0] mul_ln1316_86_fu_364_p1;
wire  signed [15:0] mul_ln1316_74_fu_365_p0;
wire   [11:0] mul_ln1316_74_fu_365_p1;
wire  signed [15:0] mul_ln1316_101_fu_366_p0;
wire  signed [10:0] mul_ln1316_101_fu_366_p1;
wire   [8:0] r_V_3783_fu_367_p1;
wire  signed [15:0] mul_ln1316_105_fu_368_p0;
wire  signed [11:0] mul_ln1316_105_fu_368_p1;
wire  signed [15:0] mul_ln1316_106_fu_369_p0;
wire  signed [10:0] mul_ln1316_106_fu_369_p1;
wire  signed [15:0] mul_ln1316_87_fu_370_p0;
wire   [10:0] mul_ln1316_87_fu_370_p1;
wire  signed [15:0] r_V_3778_fu_371_p0;
wire  signed [9:0] r_V_3778_fu_371_p1;
wire  signed [15:0] mul_ln1316_99_fu_372_p0;
wire  signed [10:0] mul_ln1316_99_fu_372_p1;
wire  signed [15:0] mul_ln1316_77_fu_373_p0;
wire   [11:0] mul_ln1316_77_fu_373_p1;
wire  signed [15:0] mul_ln1316_73_fu_374_p0;
wire  signed [10:0] mul_ln1316_73_fu_374_p1;
wire  signed [15:0] r_V_3801_fu_375_p0;
wire  signed [9:0] r_V_3801_fu_375_p1;
wire  signed [15:0] r_V_3811_fu_376_p0;
wire  signed [24:0] sext_ln70_1450_fu_38958_p1;
wire  signed [8:0] r_V_3811_fu_376_p1;
wire  signed [15:0] mul_ln1316_83_fu_377_p0;
wire  signed [10:0] mul_ln1316_83_fu_377_p1;
wire  signed [15:0] mul_ln1316_91_fu_378_p0;
wire  signed [10:0] mul_ln1316_91_fu_378_p1;
wire  signed [8:0] r_V_3766_fu_379_p1;
wire  signed [15:0] mul_ln1316_102_fu_380_p0;
wire   [10:0] mul_ln1316_102_fu_380_p1;
wire  signed [15:0] mul_ln1316_78_fu_381_p0;
wire  signed [10:0] mul_ln1316_78_fu_381_p1;
wire  signed [15:0] mul_ln1316_98_fu_382_p0;
wire   [11:0] mul_ln1316_98_fu_382_p1;
wire  signed [15:0] r_V_3814_fu_383_p0;
wire  signed [7:0] r_V_3814_fu_383_p1;
wire  signed [15:0] mul_ln1316_100_fu_384_p0;
wire   [10:0] mul_ln1316_100_fu_384_p1;
wire  signed [15:0] mul_ln1316_fu_385_p0;
wire  signed [10:0] mul_ln1316_fu_385_p1;
wire  signed [15:0] r_V_3804_fu_386_p0;
wire   [9:0] r_V_3804_fu_386_p1;
wire   [6:0] r_V_3774_fu_387_p1;
wire  signed [15:0] r_V_3771_fu_388_p0;
wire  signed [9:0] r_V_3771_fu_388_p1;
wire  signed [15:0] mul_ln1316_81_fu_389_p0;
wire  signed [11:0] mul_ln1316_81_fu_389_p1;
wire  signed [15:0] mul_ln1316_82_fu_390_p0;
wire  signed [10:0] mul_ln1316_82_fu_390_p1;
wire  signed [15:0] r_V_3789_fu_391_p0;
wire   [9:0] r_V_3789_fu_391_p1;
wire  signed [15:0] r_V_3780_fu_392_p0;
wire   [9:0] r_V_3780_fu_392_p1;
wire  signed [15:0] mul_ln1316_92_fu_393_p0;
wire  signed [10:0] mul_ln1316_92_fu_393_p1;
wire  signed [15:0] mul_ln1316_116_fu_394_p0;
wire   [10:0] mul_ln1316_116_fu_394_p1;
wire  signed [15:0] r_V_3782_fu_395_p0;
wire  signed [9:0] r_V_3782_fu_395_p1;
wire  signed [15:0] r_V_3798_fu_397_p0;
wire  signed [24:0] sext_ln70_1446_fu_38721_p1;
wire  signed [8:0] r_V_3798_fu_397_p1;
wire  signed [15:0] r_V_3816_fu_398_p0;
wire  signed [9:0] r_V_3816_fu_398_p1;
wire  signed [15:0] mul_ln1316_114_fu_399_p0;
wire  signed [10:0] mul_ln1316_114_fu_399_p1;
wire  signed [15:0] r_V_3792_fu_400_p0;
wire   [9:0] r_V_3792_fu_400_p1;
wire  signed [15:0] r_V_3763_fu_401_p0;
wire   [9:0] r_V_3763_fu_401_p1;
wire  signed [15:0] r_V_3759_fu_402_p0;
wire  signed [8:0] r_V_3759_fu_402_p1;
wire  signed [15:0] r_V_3772_fu_403_p0;
wire  signed [9:0] r_V_3772_fu_403_p1;
wire  signed [15:0] r_V_3812_fu_404_p0;
wire  signed [9:0] r_V_3812_fu_404_p1;
wire  signed [15:0] r_V_3786_fu_405_p0;
wire  signed [9:0] r_V_3786_fu_405_p1;
wire  signed [15:0] r_V_3773_fu_406_p0;
wire  signed [9:0] r_V_3773_fu_406_p1;
wire  signed [8:0] r_V_3791_fu_407_p1;
wire  signed [15:0] r_V_3794_fu_408_p0;
wire  signed [8:0] r_V_3794_fu_408_p1;
wire  signed [15:0] r_V_3813_fu_409_p0;
wire  signed [8:0] r_V_3813_fu_409_p1;
wire  signed [15:0] mul_ln1316_110_fu_410_p0;
wire  signed [10:0] mul_ln1316_110_fu_410_p1;
wire  signed [15:0] r_V_3757_fu_411_p0;
wire   [9:0] r_V_3757_fu_411_p1;
wire  signed [15:0] r_V_3777_fu_412_p0;
wire  signed [9:0] r_V_3777_fu_412_p1;
wire  signed [15:0] mul_ln1316_93_fu_413_p0;
wire  signed [10:0] mul_ln1316_93_fu_413_p1;
wire  signed [15:0] mul_ln1316_112_fu_414_p0;
wire  signed [10:0] mul_ln1316_112_fu_414_p1;
wire  signed [8:0] r_V_3761_fu_415_p1;
wire  signed [15:0] mul_ln1316_88_fu_416_p0;
wire   [11:0] mul_ln1316_88_fu_416_p1;
wire  signed [15:0] mul_ln1316_97_fu_417_p0;
wire   [11:0] mul_ln1316_97_fu_417_p1;
wire  signed [15:0] r_V_3790_fu_418_p0;
wire  signed [9:0] r_V_3790_fu_418_p1;
wire  signed [15:0] r_V_3795_fu_419_p0;
wire  signed [9:0] r_V_3795_fu_419_p1;
wire  signed [15:0] mul_ln1316_94_fu_421_p0;
wire  signed [10:0] mul_ln1316_94_fu_421_p1;
wire  signed [15:0] r_V_3806_fu_422_p0;
wire  signed [9:0] r_V_3806_fu_422_p1;
wire  signed [15:0] mul_ln1316_108_fu_423_p0;
wire  signed [10:0] mul_ln1316_108_fu_423_p1;
wire  signed [15:0] mul_ln1316_111_fu_424_p0;
wire  signed [10:0] mul_ln1316_111_fu_424_p1;
wire  signed [15:0] mul_ln1316_90_fu_425_p0;
wire  signed [10:0] mul_ln1316_90_fu_425_p1;
wire  signed [15:0] mul_ln1316_71_fu_426_p0;
wire  signed [10:0] mul_ln1316_71_fu_426_p1;
wire  signed [15:0] mul_ln1316_107_fu_427_p0;
wire   [11:0] mul_ln1316_107_fu_427_p1;
wire  signed [15:0] mul_ln1316_85_fu_428_p0;
wire   [10:0] mul_ln1316_85_fu_428_p1;
wire  signed [15:0] r_V_3762_fu_429_p0;
wire  signed [9:0] r_V_3762_fu_429_p1;
wire  signed [15:0] r_V_3769_fu_430_p0;
wire   [7:0] r_V_3769_fu_430_p1;
wire   [23:0] r_V_3765_fu_333_p2;
wire   [23:0] r_V_3769_fu_430_p2;
wire   [22:0] r_V_3774_fu_387_p2;
wire   [23:0] r_V_3785_fu_352_p2;
wire   [23:0] r_V_3800_fu_334_p2;
wire   [23:0] r_V_3810_fu_338_p2;
wire   [23:0] r_V_3814_fu_383_p2;
wire   [25:0] mul_ln1316_fu_385_p2;
wire   [25:0] mul_ln1316_70_fu_339_p2;
wire   [25:0] mul_ln1316_71_fu_426_p2;
wire   [24:0] r_V_3756_fu_350_p2;
wire   [14:0] mult_V_4021_fu_37871_p4;
wire   [25:0] mul_ln1316_72_fu_351_p2;
wire   [25:0] r_V_3757_fu_411_p2;
wire   [25:0] mul_ln1316_73_fu_374_p2;
wire   [25:0] r_V_3758_fu_357_p2;
wire   [25:0] mul_ln1316_74_fu_365_p2;
wire   [24:0] r_V_3759_fu_402_p2;
wire   [14:0] mult_V_4027_fu_37935_p4;
wire   [25:0] mul_ln1316_75_fu_356_p2;
wire   [25:0] mul_ln1316_76_fu_337_p2;
wire   [24:0] r_V_3761_fu_415_p2;
wire   [14:0] mult_V_4030_fu_37985_p4;
wire   [25:0] r_V_3762_fu_429_p2;
wire   [25:0] r_V_3763_fu_401_p2;
wire   [25:0] mul_ln1316_77_fu_373_p2;
wire   [25:0] mul_ln1316_78_fu_381_p2;
wire   [25:0] mul_ln1316_79_fu_341_p2;
wire   [25:0] mul_ln1316_80_fu_345_p2;
wire   [25:0] mul_ln1316_81_fu_389_p2;
wire   [25:0] mul_ln1316_82_fu_390_p2;
wire   [24:0] r_V_3766_fu_379_p2;
wire   [14:0] mult_V_4040_fu_38094_p4;
wire   [21:0] shl_ln_fu_38108_p3;
wire  signed [18:0] shl_ln1319_s_fu_38119_p3;
wire  signed [22:0] sext_ln1319_1748_fu_38130_p1;
wire  signed [22:0] sext_ln1319_fu_38115_p1;
wire   [22:0] r_V_3767_fu_38134_p2;
wire   [12:0] mult_V_4041_fu_38140_p4;
wire   [22:0] shl_ln1319_1254_fu_38154_p3;
wire  signed [23:0] sext_ln1319_1749_fu_38161_p1;
wire   [23:0] sub_ln1319_fu_38165_p2;
wire  signed [23:0] sext_ln1319_1747_fu_38126_p1;
wire   [23:0] r_V_3768_fu_38171_p2;
wire   [13:0] mult_V_4042_fu_38177_p4;
wire   [25:0] mul_ln1316_83_fu_377_p2;
wire   [25:0] mul_ln1316_84_fu_353_p2;
wire   [25:0] mul_ln1316_85_fu_428_p2;
wire   [25:0] mul_ln1316_86_fu_364_p2;
wire   [25:0] mul_ln1316_87_fu_370_p2;
wire   [25:0] mul_ln1316_88_fu_416_p2;
wire   [25:0] r_V_3771_fu_388_p2;
wire   [25:0] mul_ln1316_89_fu_362_p2;
wire   [25:0] r_V_3772_fu_403_p2;
wire   [25:0] mul_ln1316_90_fu_425_p2;
wire   [25:0] r_V_3773_fu_406_p2;
wire   [25:0] mul_ln1316_91_fu_378_p2;
wire   [25:0] mul_ln1316_92_fu_393_p2;
wire   [20:0] shl_ln1319_1255_fu_38354_p3;
wire  signed [21:0] sext_ln1319_1750_fu_38361_p1;
wire  signed [21:0] sext_ln70_1439_fu_38351_p1;
wire   [21:0] r_V_3776_fu_38365_p2;
wire   [11:0] mult_V_4058_fu_38371_p4;
wire   [25:0] r_V_3777_fu_412_p2;
wire   [25:0] mul_ln1316_93_fu_413_p2;
wire   [25:0] mul_ln1316_94_fu_421_p2;
wire   [25:0] r_V_3778_fu_371_p2;
wire   [25:0] mul_ln1316_95_fu_355_p2;
wire   [25:0] mul_ln1316_96_fu_332_p2;
wire   [25:0] r_V_3779_fu_331_p2;
wire   [25:0] r_V_3780_fu_392_p2;
wire   [25:0] mul_ln1316_97_fu_417_p2;
wire   [25:0] mul_ln1316_98_fu_382_p2;
wire   [25:0] mul_ln1316_99_fu_372_p2;
wire   [25:0] mul_ln1316_100_fu_384_p2;
wire   [25:0] r_V_3782_fu_395_p2;
wire   [24:0] r_V_3783_fu_367_p2;
wire   [14:0] mult_V_4072_fu_38530_p4;
wire   [25:0] r_V_3784_fu_358_p2;
wire   [25:0] mul_ln1316_101_fu_366_p2;
wire   [25:0] mul_ln1316_102_fu_380_p2;
wire   [25:0] r_V_3786_fu_405_p2;
wire   [25:0] r_V_3788_fu_346_p2;
wire   [25:0] r_V_3789_fu_391_p2;
wire   [25:0] r_V_3790_fu_418_p2;
wire   [24:0] r_V_3791_fu_407_p2;
wire   [14:0] mult_V_4081_fu_38633_p4;
wire   [25:0] mul_ln1316_103_fu_343_p2;
wire   [25:0] r_V_3792_fu_400_p2;
wire   [25:0] mul_ln1316_104_fu_363_p2;
wire   [25:0] mul_ln1316_105_fu_368_p2;
wire   [25:0] mul_ln1316_106_fu_369_p2;
wire   [25:0] mul_ln1316_107_fu_427_p2;
wire   [24:0] r_V_3794_fu_408_p2;
wire   [14:0] mult_V_4088_fu_38726_p4;
wire   [25:0] mul_ln1316_108_fu_423_p2;
wire   [25:0] r_V_3795_fu_419_p2;
wire   [23:0] r_V_3796_fu_348_p2;
wire   [13:0] mult_V_4091_fu_38760_p4;
wire   [25:0] mul_ln1316_109_fu_354_p2;
wire   [25:0] r_V_3797_fu_335_p2;
wire   [24:0] r_V_3798_fu_397_p2;
wire   [14:0] mult_V_4094_fu_38794_p4;
wire   [25:0] mul_ln1316_110_fu_410_p2;
wire   [25:0] mul_ln1316_111_fu_424_p2;
wire   [25:0] mul_ln1316_112_fu_414_p2;
wire   [25:0] r_V_3801_fu_375_p2;
wire   [25:0] mul_ln1316_113_fu_347_p2;
wire   [24:0] r_V_3802_fu_336_p2;
wire   [14:0] mult_V_4101_fu_38876_p4;
wire   [25:0] r_V_3803_fu_342_p2;
wire   [25:0] r_V_3804_fu_386_p2;
wire   [25:0] r_V_3805_fu_349_p2;
wire   [25:0] r_V_3806_fu_422_p2;
wire   [25:0] r_V_3807_fu_340_p2;
wire   [25:0] r_V_3808_fu_359_p2;
wire   [25:0] mul_ln1316_114_fu_399_p2;
wire   [24:0] r_V_3811_fu_376_p2;
wire   [14:0] mult_V_4110_fu_38976_p4;
wire   [25:0] mul_ln1316_115_fu_360_p2;
wire   [25:0] r_V_3812_fu_404_p2;
wire   [25:0] mul_ln1316_116_fu_394_p2;
wire   [24:0] r_V_3813_fu_409_p2;
wire   [14:0] mult_V_4114_fu_39020_p4;
wire   [24:0] shl_ln1319_1256_fu_39037_p3;
wire  signed [25:0] sext_ln1319_1751_fu_39044_p1;
wire   [25:0] r_V_3815_fu_39048_p2;
wire   [25:0] r_V_3816_fu_398_p2;
wire   [15:0] mult_V_fu_37841_p4;
wire   [15:0] mult_V_4028_fu_37965_p4;
wire   [15:0] mult_V_4078_fu_38603_p4;
wire   [15:0] mult_V_4068_fu_38490_p4;
wire   [15:0] add_ln859_4198_fu_39080_p2;
wire   [15:0] mult_V_4048_fu_38246_p4;
wire   [15:0] add_ln859_4199_fu_39086_p2;
wire   [15:0] add_ln859_fu_39074_p2;
wire  signed [14:0] sext_ln17_3550_fu_38853_p1;
wire  signed [14:0] sext_ln17_fu_38081_p1;
wire   [14:0] add_ln859_4201_fu_39098_p2;
wire  signed [15:0] sext_ln859_fu_39104_p1;
wire  signed [15:0] sext_ln864_368_fu_38736_p1;
wire  signed [12:0] sext_ln17_3547_fu_38381_p1;
wire   [12:0] add_ln859_4203_fu_39114_p2;
wire  signed [14:0] sext_ln859_2978_fu_39120_p1;
wire  signed [14:0] sext_ln17_3551_fu_38963_p1;
wire   [14:0] add_ln859_4204_fu_39124_p2;
wire  signed [15:0] sext_ln859_2979_fu_39130_p1;
wire   [15:0] add_ln859_4202_fu_39108_p2;
wire   [15:0] add_ln859_4205_fu_39134_p2;
wire   [15:0] add_ln859_4200_fu_39092_p2;
wire   [15:0] mult_V_4029_fu_37975_p4;
wire   [15:0] mult_V_4019_fu_37851_p4;
wire   [15:0] mult_V_4049_fu_38256_p4;
wire   [15:0] mult_V_4059_fu_38385_p4;
wire   [15:0] add_ln859_4208_fu_39152_p2;
wire   [15:0] mult_V_4039_fu_38084_p4;
wire   [15:0] mult_V_4079_fu_38613_p4;
wire   [15:0] mult_V_4089_fu_38740_p4;
wire   [15:0] add_ln859_4211_fu_39164_p2;
wire   [15:0] mult_V_4069_fu_38500_p4;
wire   [15:0] mult_V_4109_fu_38966_p4;
wire   [15:0] add_ln859_4213_fu_39176_p2;
wire   [15:0] mult_V_4099_fu_38856_p4;
wire   [15:0] add_ln859_4214_fu_39182_p2;
wire   [15:0] add_ln859_4212_fu_39170_p2;
wire   [15:0] mult_V_4020_fu_37861_p4;
wire   [15:0] mult_V_4050_fu_38266_p4;
wire   [15:0] mult_V_4070_fu_38510_p4;
wire   [15:0] mult_V_4080_fu_38623_p4;
wire   [15:0] add_ln859_4218_fu_39200_p2;
wire   [15:0] mult_V_4060_fu_38395_p4;
wire   [15:0] mult_V_4100_fu_38866_p4;
wire  signed [15:0] sext_ln864_364_fu_37995_p1;
wire   [15:0] add_ln859_4221_fu_39212_p2;
wire   [15:0] mult_V_4090_fu_38750_p4;
wire  signed [15:0] sext_ln864_371_fu_38986_p1;
wire   [15:0] add_ln859_4223_fu_39224_p2;
wire  signed [15:0] sext_ln864_365_fu_38104_p1;
wire   [15:0] add_ln859_4224_fu_39230_p2;
wire   [15:0] add_ln859_4222_fu_39218_p2;
wire   [15:0] mult_V_4031_fu_37999_p4;
wire   [15:0] mult_V_4051_fu_38276_p4;
wire   [15:0] mult_V_4071_fu_38520_p4;
wire   [15:0] mult_V_4111_fu_38990_p4;
wire   [15:0] add_ln859_4228_fu_39248_p2;
wire   [15:0] mult_V_4061_fu_38405_p4;
wire  signed [15:0] sext_ln864_367_fu_38643_p1;
wire  signed [15:0] sext_ln864_370_fu_38886_p1;
wire   [15:0] add_ln859_4231_fu_39260_p2;
wire  signed [15:0] sext_ln864_fu_37881_p1;
wire  signed [13:0] sext_ln17_3543_fu_38150_p1;
wire   [13:0] add_ln859_4233_fu_39272_p2;
wire  signed [14:0] sext_ln859_2980_fu_39278_p1;
wire  signed [14:0] sext_ln17_3549_fu_38770_p1;
wire   [14:0] add_ln859_4234_fu_39282_p2;
wire  signed [15:0] sext_ln859_2981_fu_39288_p1;
wire   [15:0] add_ln859_4232_fu_39266_p2;
wire   [15:0] mult_V_4032_fu_38009_p4;
wire   [15:0] mult_V_4022_fu_37885_p4;
wire   [15:0] mult_V_4062_fu_38415_p4;
wire   [15:0] mult_V_4082_fu_38647_p4;
wire   [15:0] add_ln859_4238_fu_39304_p2;
wire   [15:0] mult_V_4052_fu_38286_p4;
wire   [15:0] mult_V_4102_fu_38890_p4;
wire   [15:0] mult_V_4112_fu_39000_p4;
wire   [15:0] add_ln859_4241_fu_39316_p2;
wire   [15:0] mult_V_4092_fu_38774_p4;
wire  signed [14:0] sext_ln17_3544_fu_38187_p1;
wire   [14:0] add_ln859_4243_fu_39328_p2;
wire  signed [15:0] sext_ln859_2982_fu_39334_p1;
wire  signed [15:0] sext_ln864_366_fu_38540_p1;
wire   [15:0] add_ln859_4244_fu_39338_p2;
wire   [15:0] add_ln859_4242_fu_39322_p2;
wire   [15:0] mult_V_4033_fu_38019_p4;
wire   [15:0] mult_V_4023_fu_37895_p4;
wire   [15:0] mult_V_4053_fu_38296_p4;
wire   [15:0] mult_V_4063_fu_38425_p4;
wire   [15:0] add_ln859_4248_fu_39356_p2;
wire   [15:0] mult_V_4043_fu_38191_p4;
wire   [15:0] mult_V_4083_fu_38657_p4;
wire   [15:0] mult_V_4093_fu_38784_p4;
wire   [15:0] add_ln859_4251_fu_39368_p2;
wire   [15:0] mult_V_4073_fu_38544_p4;
wire   [15:0] mult_V_4113_fu_39010_p4;
wire   [15:0] add_ln859_4253_fu_39380_p2;
wire   [15:0] mult_V_4103_fu_38900_p4;
wire   [15:0] add_ln859_4254_fu_39386_p2;
wire   [15:0] add_ln859_4252_fu_39374_p2;
wire   [15:0] mult_V_4034_fu_38029_p4;
wire   [15:0] mult_V_4024_fu_37905_p4;
wire   [15:0] mult_V_4054_fu_38306_p4;
wire   [15:0] mult_V_4064_fu_38435_p4;
wire   [15:0] add_ln859_4258_fu_39404_p2;
wire   [15:0] mult_V_4044_fu_38201_p4;
wire   [15:0] mult_V_4104_fu_38910_p4;
wire  signed [15:0] sext_ln864_369_fu_38804_p1;
wire   [15:0] add_ln859_4261_fu_39416_p2;
wire   [15:0] mult_V_4084_fu_38667_p4;
wire  signed [14:0] sext_ln17_3548_fu_38554_p1;
wire   [14:0] add_ln859_4263_fu_39428_p2;
wire  signed [15:0] sext_ln859_2983_fu_39434_p1;
wire  signed [15:0] sext_ln864_372_fu_39030_p1;
wire   [15:0] add_ln859_4264_fu_39438_p2;
wire   [15:0] add_ln859_4262_fu_39422_p2;
wire   [15:0] mult_V_4035_fu_38039_p4;
wire   [15:0] mult_V_4025_fu_37915_p4;
wire   [15:0] mult_V_4055_fu_38316_p4;
wire   [15:0] mult_V_4065_fu_38445_p4;
wire   [15:0] add_ln859_4268_fu_39456_p2;
wire   [15:0] mult_V_4045_fu_38211_p4;
wire   [15:0] mult_V_4085_fu_38677_p4;
wire   [15:0] mult_V_4095_fu_38808_p4;
wire   [15:0] add_ln859_4271_fu_39468_p2;
wire   [15:0] mult_V_4075_fu_38557_p4;
wire  signed [14:0] sext_ln17_3552_fu_39034_p1;
wire   [14:0] add_ln859_4273_fu_39480_p2;
wire  signed [15:0] sext_ln859_2984_fu_39486_p1;
wire   [15:0] mult_V_4105_fu_38920_p4;
wire   [15:0] add_ln859_4274_fu_39490_p2;
wire   [15:0] add_ln859_4272_fu_39474_p2;
wire   [15:0] mult_V_4036_fu_38049_p4;
wire   [15:0] mult_V_4026_fu_37925_p4;
wire   [15:0] mult_V_4066_fu_38455_p4;
wire   [15:0] mult_V_4076_fu_38567_p4;
wire   [15:0] add_ln859_4278_fu_39508_p2;
wire   [15:0] mult_V_4056_fu_38326_p4;
wire   [15:0] mult_V_4096_fu_38818_p4;
wire   [15:0] mult_V_4106_fu_38930_p4;
wire   [15:0] add_ln859_4281_fu_39520_p2;
wire   [15:0] mult_V_4086_fu_38687_p4;
wire  signed [14:0] sext_ln17_3545_fu_38221_p1;
wire   [14:0] add_ln859_4283_fu_39532_p2;
wire  signed [15:0] sext_ln859_2985_fu_39538_p1;
wire   [15:0] mult_V_4116_fu_39054_p4;
wire   [15:0] add_ln859_4284_fu_39542_p2;
wire   [15:0] add_ln859_4282_fu_39526_p2;
wire   [15:0] mult_V_4037_fu_38059_p4;
wire   [15:0] mult_V_4047_fu_38224_p4;
wire   [15:0] mult_V_4077_fu_38577_p4;
wire   [15:0] mult_V_4087_fu_38697_p4;
wire   [15:0] add_ln859_4288_fu_39560_p2;
wire   [15:0] mult_V_4067_fu_38465_p4;
wire   [15:0] mult_V_4107_fu_38940_p4;
wire   [15:0] mult_V_4117_fu_39064_p4;
wire   [15:0] add_ln859_4291_fu_39572_p2;
wire   [15:0] mult_V_4097_fu_38828_p4;
wire  signed [13:0] sext_ln17_3546_fu_38336_p1;
wire   [13:0] add_ln859_4293_fu_39584_p2;
wire  signed [15:0] sext_ln859_2986_fu_39590_p1;
wire  signed [15:0] sext_ln864_363_fu_37945_p1;
wire   [15:0] add_ln859_4294_fu_39594_p2;
wire   [15:0] add_ln859_4292_fu_39578_p2;
wire   [15:0] add_ln859_4210_fu_39606_p2;
wire   [15:0] add_ln859_4220_fu_39615_p2;
wire   [15:0] add_ln859_4230_fu_39624_p2;
wire   [15:0] add_ln859_4240_fu_39633_p2;
wire   [15:0] add_ln859_4250_fu_39642_p2;
wire   [15:0] add_ln859_4260_fu_39651_p2;
wire   [15:0] add_ln859_4270_fu_39660_p2;
wire   [15:0] add_ln859_4280_fu_39669_p2;
wire   [15:0] add_ln859_4290_fu_39678_p2;
wire   [15:0] res_V_33_fu_39682_p2;
wire   [15:0] res_V_32_fu_39673_p2;
wire   [15:0] res_V_31_fu_39664_p2;
wire   [15:0] res_V_30_fu_39655_p2;
wire   [15:0] res_V_29_fu_39646_p2;
wire   [15:0] res_V_28_fu_39637_p2;
wire   [15:0] res_V_27_fu_39628_p2;
wire   [15:0] res_V_26_fu_39619_p2;
wire   [15:0] res_V_25_fu_39610_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6801(
    .din0(r_V_3779_fu_331_p0),
    .din1(r_V_3779_fu_331_p1),
    .dout(r_V_3779_fu_331_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U6802(
    .din0(mul_ln1316_96_fu_332_p0),
    .din1(mul_ln1316_96_fu_332_p1),
    .dout(mul_ln1316_96_fu_332_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U6803(
    .din0(r_V_3765_fu_333_p0),
    .din1(r_V_3765_fu_333_p1),
    .dout(r_V_3765_fu_333_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U6804(
    .din0(data_V_39_fu_37638_p4),
    .din1(r_V_3800_fu_334_p1),
    .dout(r_V_3800_fu_334_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6805(
    .din0(r_V_3797_fu_335_p0),
    .din1(r_V_3797_fu_335_p1),
    .dout(r_V_3797_fu_335_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U6806(
    .din0(data_V_39_reg_39717),
    .din1(r_V_3802_fu_336_p1),
    .dout(r_V_3802_fu_336_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6807(
    .din0(mul_ln1316_76_fu_337_p0),
    .din1(mul_ln1316_76_fu_337_p1),
    .dout(mul_ln1316_76_fu_337_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U6808(
    .din0(r_V_3810_fu_338_p0),
    .din1(r_V_3810_fu_338_p1),
    .dout(r_V_3810_fu_338_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6809(
    .din0(mul_ln1316_70_fu_339_p0),
    .din1(mul_ln1316_70_fu_339_p1),
    .dout(mul_ln1316_70_fu_339_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6810(
    .din0(r_V_3807_fu_340_p0),
    .din1(r_V_3807_fu_340_p1),
    .dout(r_V_3807_fu_340_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6811(
    .din0(mul_ln1316_79_fu_341_p0),
    .din1(mul_ln1316_79_fu_341_p1),
    .dout(mul_ln1316_79_fu_341_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6812(
    .din0(r_V_3803_fu_342_p0),
    .din1(r_V_3803_fu_342_p1),
    .dout(r_V_3803_fu_342_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6813(
    .din0(mul_ln1316_103_fu_343_p0),
    .din1(mul_ln1316_103_fu_343_p1),
    .dout(mul_ln1316_103_fu_343_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6814(
    .din0(mul_ln1316_80_fu_345_p0),
    .din1(mul_ln1316_80_fu_345_p1),
    .dout(mul_ln1316_80_fu_345_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6815(
    .din0(r_V_3788_fu_346_p0),
    .din1(r_V_3788_fu_346_p1),
    .dout(r_V_3788_fu_346_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6816(
    .din0(mul_ln1316_113_fu_347_p0),
    .din1(mul_ln1316_113_fu_347_p1),
    .dout(mul_ln1316_113_fu_347_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U6817(
    .din0(data_V_38_reg_39769),
    .din1(r_V_3796_fu_348_p1),
    .dout(r_V_3796_fu_348_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6818(
    .din0(r_V_3805_fu_349_p0),
    .din1(r_V_3805_fu_349_p1),
    .dout(r_V_3805_fu_349_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6819(
    .din0(r_V_3756_fu_350_p0),
    .din1(r_V_3756_fu_350_p1),
    .dout(r_V_3756_fu_350_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6820(
    .din0(mul_ln1316_72_fu_351_p0),
    .din1(mul_ln1316_72_fu_351_p1),
    .dout(mul_ln1316_72_fu_351_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U6821(
    .din0(data_V_36_fu_37698_p4),
    .din1(r_V_3785_fu_352_p1),
    .dout(r_V_3785_fu_352_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6822(
    .din0(mul_ln1316_84_fu_353_p0),
    .din1(mul_ln1316_84_fu_353_p1),
    .dout(mul_ln1316_84_fu_353_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6823(
    .din0(mul_ln1316_109_fu_354_p0),
    .din1(mul_ln1316_109_fu_354_p1),
    .dout(mul_ln1316_109_fu_354_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6824(
    .din0(mul_ln1316_95_fu_355_p0),
    .din1(mul_ln1316_95_fu_355_p1),
    .dout(mul_ln1316_95_fu_355_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6825(
    .din0(mul_ln1316_75_fu_356_p0),
    .din1(mul_ln1316_75_fu_356_p1),
    .dout(mul_ln1316_75_fu_356_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6826(
    .din0(r_V_3758_fu_357_p0),
    .din1(r_V_3758_fu_357_p1),
    .dout(r_V_3758_fu_357_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6827(
    .din0(r_V_3784_fu_358_p0),
    .din1(r_V_3784_fu_358_p1),
    .dout(r_V_3784_fu_358_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6828(
    .din0(r_V_3808_fu_359_p0),
    .din1(r_V_3808_fu_359_p1),
    .dout(r_V_3808_fu_359_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6829(
    .din0(mul_ln1316_115_fu_360_p0),
    .din1(mul_ln1316_115_fu_360_p1),
    .dout(mul_ln1316_115_fu_360_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6830(
    .din0(mul_ln1316_89_fu_362_p0),
    .din1(mul_ln1316_89_fu_362_p1),
    .dout(mul_ln1316_89_fu_362_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6831(
    .din0(mul_ln1316_104_fu_363_p0),
    .din1(mul_ln1316_104_fu_363_p1),
    .dout(mul_ln1316_104_fu_363_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6832(
    .din0(mul_ln1316_86_fu_364_p0),
    .din1(mul_ln1316_86_fu_364_p1),
    .dout(mul_ln1316_86_fu_364_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6833(
    .din0(mul_ln1316_74_fu_365_p0),
    .din1(mul_ln1316_74_fu_365_p1),
    .dout(mul_ln1316_74_fu_365_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6834(
    .din0(mul_ln1316_101_fu_366_p0),
    .din1(mul_ln1316_101_fu_366_p1),
    .dout(mul_ln1316_101_fu_366_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_1_U6835(
    .din0(data_V_36_reg_39757),
    .din1(r_V_3783_fu_367_p1),
    .dout(r_V_3783_fu_367_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U6836(
    .din0(mul_ln1316_105_fu_368_p0),
    .din1(mul_ln1316_105_fu_368_p1),
    .dout(mul_ln1316_105_fu_368_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6837(
    .din0(mul_ln1316_106_fu_369_p0),
    .din1(mul_ln1316_106_fu_369_p1),
    .dout(mul_ln1316_106_fu_369_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6838(
    .din0(mul_ln1316_87_fu_370_p0),
    .din1(mul_ln1316_87_fu_370_p1),
    .dout(mul_ln1316_87_fu_370_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6839(
    .din0(r_V_3778_fu_371_p0),
    .din1(r_V_3778_fu_371_p1),
    .dout(r_V_3778_fu_371_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6840(
    .din0(mul_ln1316_99_fu_372_p0),
    .din1(mul_ln1316_99_fu_372_p1),
    .dout(mul_ln1316_99_fu_372_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6841(
    .din0(mul_ln1316_77_fu_373_p0),
    .din1(mul_ln1316_77_fu_373_p1),
    .dout(mul_ln1316_77_fu_373_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6842(
    .din0(mul_ln1316_73_fu_374_p0),
    .din1(mul_ln1316_73_fu_374_p1),
    .dout(mul_ln1316_73_fu_374_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6843(
    .din0(r_V_3801_fu_375_p0),
    .din1(r_V_3801_fu_375_p1),
    .dout(r_V_3801_fu_375_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6844(
    .din0(r_V_3811_fu_376_p0),
    .din1(r_V_3811_fu_376_p1),
    .dout(r_V_3811_fu_376_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6845(
    .din0(mul_ln1316_83_fu_377_p0),
    .din1(mul_ln1316_83_fu_377_p1),
    .dout(mul_ln1316_83_fu_377_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6846(
    .din0(mul_ln1316_91_fu_378_p0),
    .din1(mul_ln1316_91_fu_378_p1),
    .dout(mul_ln1316_91_fu_378_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6847(
    .din0(data_V_33_reg_39736),
    .din1(r_V_3766_fu_379_p1),
    .dout(r_V_3766_fu_379_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6848(
    .din0(mul_ln1316_102_fu_380_p0),
    .din1(mul_ln1316_102_fu_380_p1),
    .dout(mul_ln1316_102_fu_380_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6849(
    .din0(mul_ln1316_78_fu_381_p0),
    .din1(mul_ln1316_78_fu_381_p1),
    .dout(mul_ln1316_78_fu_381_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6850(
    .din0(mul_ln1316_98_fu_382_p0),
    .din1(mul_ln1316_98_fu_382_p1),
    .dout(mul_ln1316_98_fu_382_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_1_U6851(
    .din0(r_V_3814_fu_383_p0),
    .din1(r_V_3814_fu_383_p1),
    .dout(r_V_3814_fu_383_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6852(
    .din0(mul_ln1316_100_fu_384_p0),
    .din1(mul_ln1316_100_fu_384_p1),
    .dout(mul_ln1316_100_fu_384_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6853(
    .din0(mul_ln1316_fu_385_p0),
    .din1(mul_ln1316_fu_385_p1),
    .dout(mul_ln1316_fu_385_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6854(
    .din0(r_V_3804_fu_386_p0),
    .din1(r_V_3804_fu_386_p1),
    .dout(r_V_3804_fu_386_p2)
);

AlexNet_Cifar10_Keras_mul_16s_7ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7ns_23_1_1_U6855(
    .din0(data_V_34_fu_37678_p4),
    .din1(r_V_3774_fu_387_p1),
    .dout(r_V_3774_fu_387_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6856(
    .din0(r_V_3771_fu_388_p0),
    .din1(r_V_3771_fu_388_p1),
    .dout(r_V_3771_fu_388_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_1_U6857(
    .din0(mul_ln1316_81_fu_389_p0),
    .din1(mul_ln1316_81_fu_389_p1),
    .dout(mul_ln1316_81_fu_389_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6858(
    .din0(mul_ln1316_82_fu_390_p0),
    .din1(mul_ln1316_82_fu_390_p1),
    .dout(mul_ln1316_82_fu_390_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6859(
    .din0(r_V_3789_fu_391_p0),
    .din1(r_V_3789_fu_391_p1),
    .dout(r_V_3789_fu_391_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6860(
    .din0(r_V_3780_fu_392_p0),
    .din1(r_V_3780_fu_392_p1),
    .dout(r_V_3780_fu_392_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6861(
    .din0(mul_ln1316_92_fu_393_p0),
    .din1(mul_ln1316_92_fu_393_p1),
    .dout(mul_ln1316_92_fu_393_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6862(
    .din0(mul_ln1316_116_fu_394_p0),
    .din1(mul_ln1316_116_fu_394_p1),
    .dout(mul_ln1316_116_fu_394_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6863(
    .din0(r_V_3782_fu_395_p0),
    .din1(r_V_3782_fu_395_p1),
    .dout(r_V_3782_fu_395_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6864(
    .din0(r_V_3798_fu_397_p0),
    .din1(r_V_3798_fu_397_p1),
    .dout(r_V_3798_fu_397_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6865(
    .din0(r_V_3816_fu_398_p0),
    .din1(r_V_3816_fu_398_p1),
    .dout(r_V_3816_fu_398_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6866(
    .din0(mul_ln1316_114_fu_399_p0),
    .din1(mul_ln1316_114_fu_399_p1),
    .dout(mul_ln1316_114_fu_399_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6867(
    .din0(r_V_3792_fu_400_p0),
    .din1(r_V_3792_fu_400_p1),
    .dout(r_V_3792_fu_400_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6868(
    .din0(r_V_3763_fu_401_p0),
    .din1(r_V_3763_fu_401_p1),
    .dout(r_V_3763_fu_401_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6869(
    .din0(r_V_3759_fu_402_p0),
    .din1(r_V_3759_fu_402_p1),
    .dout(r_V_3759_fu_402_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6870(
    .din0(r_V_3772_fu_403_p0),
    .din1(r_V_3772_fu_403_p1),
    .dout(r_V_3772_fu_403_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6871(
    .din0(r_V_3812_fu_404_p0),
    .din1(r_V_3812_fu_404_p1),
    .dout(r_V_3812_fu_404_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6872(
    .din0(r_V_3786_fu_405_p0),
    .din1(r_V_3786_fu_405_p1),
    .dout(r_V_3786_fu_405_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6873(
    .din0(r_V_3773_fu_406_p0),
    .din1(r_V_3773_fu_406_p1),
    .dout(r_V_3773_fu_406_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6874(
    .din0(data_V_37_reg_39763),
    .din1(r_V_3791_fu_407_p1),
    .dout(r_V_3791_fu_407_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6875(
    .din0(r_V_3794_fu_408_p0),
    .din1(r_V_3794_fu_408_p1),
    .dout(r_V_3794_fu_408_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6876(
    .din0(r_V_3813_fu_409_p0),
    .din1(r_V_3813_fu_409_p1),
    .dout(r_V_3813_fu_409_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6877(
    .din0(mul_ln1316_110_fu_410_p0),
    .din1(mul_ln1316_110_fu_410_p1),
    .dout(mul_ln1316_110_fu_410_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_1_U6878(
    .din0(r_V_3757_fu_411_p0),
    .din1(r_V_3757_fu_411_p1),
    .dout(r_V_3757_fu_411_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6879(
    .din0(r_V_3777_fu_412_p0),
    .din1(r_V_3777_fu_412_p1),
    .dout(r_V_3777_fu_412_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6880(
    .din0(mul_ln1316_93_fu_413_p0),
    .din1(mul_ln1316_93_fu_413_p1),
    .dout(mul_ln1316_93_fu_413_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6881(
    .din0(mul_ln1316_112_fu_414_p0),
    .din1(mul_ln1316_112_fu_414_p1),
    .dout(mul_ln1316_112_fu_414_p2)
);

AlexNet_Cifar10_Keras_mul_16s_9s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_1_U6882(
    .din0(data_V_32_reg_39730),
    .din1(r_V_3761_fu_415_p1),
    .dout(r_V_3761_fu_415_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6883(
    .din0(mul_ln1316_88_fu_416_p0),
    .din1(mul_ln1316_88_fu_416_p1),
    .dout(mul_ln1316_88_fu_416_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6884(
    .din0(mul_ln1316_97_fu_417_p0),
    .din1(mul_ln1316_97_fu_417_p1),
    .dout(mul_ln1316_97_fu_417_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6885(
    .din0(r_V_3790_fu_418_p0),
    .din1(r_V_3790_fu_418_p1),
    .dout(r_V_3790_fu_418_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6886(
    .din0(r_V_3795_fu_419_p0),
    .din1(r_V_3795_fu_419_p1),
    .dout(r_V_3795_fu_419_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6887(
    .din0(mul_ln1316_94_fu_421_p0),
    .din1(mul_ln1316_94_fu_421_p1),
    .dout(mul_ln1316_94_fu_421_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6888(
    .din0(r_V_3806_fu_422_p0),
    .din1(r_V_3806_fu_422_p1),
    .dout(r_V_3806_fu_422_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6889(
    .din0(mul_ln1316_108_fu_423_p0),
    .din1(mul_ln1316_108_fu_423_p1),
    .dout(mul_ln1316_108_fu_423_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6890(
    .din0(mul_ln1316_111_fu_424_p0),
    .din1(mul_ln1316_111_fu_424_p1),
    .dout(mul_ln1316_111_fu_424_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6891(
    .din0(mul_ln1316_90_fu_425_p0),
    .din1(mul_ln1316_90_fu_425_p1),
    .dout(mul_ln1316_90_fu_425_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_1_U6892(
    .din0(mul_ln1316_71_fu_426_p0),
    .din1(mul_ln1316_71_fu_426_p1),
    .dout(mul_ln1316_71_fu_426_p2)
);

AlexNet_Cifar10_Keras_mul_16s_12ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_1_U6893(
    .din0(mul_ln1316_107_fu_427_p0),
    .din1(mul_ln1316_107_fu_427_p1),
    .dout(mul_ln1316_107_fu_427_p2)
);

AlexNet_Cifar10_Keras_mul_16s_11ns_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_1_U6894(
    .din0(mul_ln1316_85_fu_428_p0),
    .din1(mul_ln1316_85_fu_428_p1),
    .dout(mul_ln1316_85_fu_428_p2)
);

AlexNet_Cifar10_Keras_mul_16s_10s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_1_U6895(
    .din0(r_V_3762_fu_429_p0),
    .din1(r_V_3762_fu_429_p1),
    .dout(r_V_3762_fu_429_p2)
);

AlexNet_Cifar10_Keras_mul_16s_8ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8ns_24_1_1_U6896(
    .din0(r_V_3769_fu_430_p0),
    .din1(r_V_3769_fu_430_p1),
    .dout(r_V_3769_fu_430_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((layer34_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln859_4207_reg_39816 <= add_ln859_4207_fu_39146_p2;
        add_ln859_4209_reg_39821 <= add_ln859_4209_fu_39158_p2;
        add_ln859_4215_reg_39826 <= add_ln859_4215_fu_39188_p2;
        add_ln859_4217_reg_39831 <= add_ln859_4217_fu_39194_p2;
        add_ln859_4219_reg_39836 <= add_ln859_4219_fu_39206_p2;
        add_ln859_4225_reg_39841 <= add_ln859_4225_fu_39236_p2;
        add_ln859_4227_reg_39846 <= add_ln859_4227_fu_39242_p2;
        add_ln859_4229_reg_39851 <= add_ln859_4229_fu_39254_p2;
        add_ln859_4235_reg_39856 <= add_ln859_4235_fu_39292_p2;
        add_ln859_4237_reg_39861 <= add_ln859_4237_fu_39298_p2;
        add_ln859_4239_reg_39866 <= add_ln859_4239_fu_39310_p2;
        add_ln859_4245_reg_39871 <= add_ln859_4245_fu_39344_p2;
        add_ln859_4247_reg_39876 <= add_ln859_4247_fu_39350_p2;
        add_ln859_4249_reg_39881 <= add_ln859_4249_fu_39362_p2;
        add_ln859_4255_reg_39886 <= add_ln859_4255_fu_39392_p2;
        add_ln859_4257_reg_39891 <= add_ln859_4257_fu_39398_p2;
        add_ln859_4259_reg_39896 <= add_ln859_4259_fu_39410_p2;
        add_ln859_4265_reg_39901 <= add_ln859_4265_fu_39444_p2;
        add_ln859_4267_reg_39906 <= add_ln859_4267_fu_39450_p2;
        add_ln859_4269_reg_39911 <= add_ln859_4269_fu_39462_p2;
        add_ln859_4275_reg_39916 <= add_ln859_4275_fu_39496_p2;
        add_ln859_4277_reg_39921 <= add_ln859_4277_fu_39502_p2;
        add_ln859_4279_reg_39926 <= add_ln859_4279_fu_39514_p2;
        add_ln859_4285_reg_39931 <= add_ln859_4285_fu_39548_p2;
        add_ln859_4287_reg_39936 <= add_ln859_4287_fu_39554_p2;
        add_ln859_4289_reg_39941 <= add_ln859_4289_fu_39566_p2;
        add_ln859_4295_reg_39946 <= add_ln859_4295_fu_39600_p2;
        res_V_reg_39811 <= res_V_fu_39140_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        data_V_32_reg_39730 <= {{layer33_out_dout[31:16]}};
        data_V_33_reg_39736 <= {{layer33_out_dout[47:32]}};
        data_V_34_reg_39745 <= {{layer33_out_dout[63:48]}};
        data_V_35_reg_39750 <= {{layer33_out_dout[79:64]}};
        data_V_36_reg_39757 <= {{layer33_out_dout[95:80]}};
        data_V_37_reg_39763 <= {{layer33_out_dout[111:96]}};
        data_V_38_reg_39769 <= {{layer33_out_dout[127:112]}};
        data_V_39_reg_39717 <= {{layer33_out_dout[143:128]}};
        data_V_40_reg_39723 <= {{layer33_out_dout[159:144]}};
        data_V_reg_39711 <= data_V_fu_37634_p1;
        mult_V_4038_reg_39776 <= {{r_V_3765_fu_333_p2[23:10]}};
        mult_V_4046_reg_39781 <= {{r_V_3769_fu_430_p2[23:10]}};
        mult_V_4057_reg_39786 <= {{r_V_3774_fu_387_p2[22:10]}};
        mult_V_4074_reg_39791 <= {{r_V_3785_fu_352_p2[23:10]}};
        mult_V_4098_reg_39796 <= {{r_V_3800_fu_334_p2[23:10]}};
        mult_V_4108_reg_39801 <= {{r_V_3810_fu_338_p2[23:10]}};
        mult_V_4115_reg_39806 <= {{r_V_3814_fu_383_p2[23:10]}};
    end
end

always @ (*) begin
    if (((real_start == 1'b0) | (layer33_out_empty_n == 1'b0) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((layer34_out_full_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((layer34_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((layer34_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer33_out_blk_n = layer33_out_empty_n;
    end else begin
        layer33_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (layer33_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        layer33_out_read = 1'b1;
    end else begin
        layer33_out_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        layer34_out_blk_n = layer34_out_full_n;
    end else begin
        layer34_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((layer34_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        layer34_out_write = 1'b1;
    end else begin
        layer34_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (layer33_out_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((layer34_out_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln859_4198_fu_39080_p2 = (mult_V_4078_fu_38603_p4 + mult_V_4068_fu_38490_p4);

assign add_ln859_4199_fu_39086_p2 = (add_ln859_4198_fu_39080_p2 + mult_V_4048_fu_38246_p4);

assign add_ln859_4200_fu_39092_p2 = (add_ln859_4199_fu_39086_p2 + add_ln859_fu_39074_p2);

assign add_ln859_4201_fu_39098_p2 = ($signed(sext_ln17_3550_fu_38853_p1) + $signed(sext_ln17_fu_38081_p1));

assign add_ln859_4202_fu_39108_p2 = ($signed(sext_ln859_fu_39104_p1) + $signed(sext_ln864_368_fu_38736_p1));

assign add_ln859_4203_fu_39114_p2 = ($signed(sext_ln17_3547_fu_38381_p1) + $signed(13'd7420));

assign add_ln859_4204_fu_39124_p2 = ($signed(sext_ln859_2978_fu_39120_p1) + $signed(sext_ln17_3551_fu_38963_p1));

assign add_ln859_4205_fu_39134_p2 = ($signed(sext_ln859_2979_fu_39130_p1) + $signed(add_ln859_4202_fu_39108_p2));

assign add_ln859_4207_fu_39146_p2 = (mult_V_4029_fu_37975_p4 + mult_V_4019_fu_37851_p4);

assign add_ln859_4208_fu_39152_p2 = (mult_V_4049_fu_38256_p4 + mult_V_4059_fu_38385_p4);

assign add_ln859_4209_fu_39158_p2 = (add_ln859_4208_fu_39152_p2 + mult_V_4039_fu_38084_p4);

assign add_ln859_4210_fu_39606_p2 = (add_ln859_4209_reg_39821 + add_ln859_4207_reg_39816);

assign add_ln859_4211_fu_39164_p2 = (mult_V_4079_fu_38613_p4 + mult_V_4089_fu_38740_p4);

assign add_ln859_4212_fu_39170_p2 = (add_ln859_4211_fu_39164_p2 + mult_V_4069_fu_38500_p4);

assign add_ln859_4213_fu_39176_p2 = (mult_V_4109_fu_38966_p4 + 16'd557);

assign add_ln859_4214_fu_39182_p2 = (add_ln859_4213_fu_39176_p2 + mult_V_4099_fu_38856_p4);

assign add_ln859_4215_fu_39188_p2 = (add_ln859_4214_fu_39182_p2 + add_ln859_4212_fu_39170_p2);

assign add_ln859_4217_fu_39194_p2 = (mult_V_4020_fu_37861_p4 + mult_V_4050_fu_38266_p4);

assign add_ln859_4218_fu_39200_p2 = (mult_V_4070_fu_38510_p4 + mult_V_4080_fu_38623_p4);

assign add_ln859_4219_fu_39206_p2 = (add_ln859_4218_fu_39200_p2 + mult_V_4060_fu_38395_p4);

assign add_ln859_4220_fu_39615_p2 = (add_ln859_4219_reg_39836 + add_ln859_4217_reg_39831);

assign add_ln859_4221_fu_39212_p2 = ($signed(mult_V_4100_fu_38866_p4) + $signed(sext_ln864_364_fu_37995_p1));

assign add_ln859_4222_fu_39218_p2 = (add_ln859_4221_fu_39212_p2 + mult_V_4090_fu_38750_p4);

assign add_ln859_4223_fu_39224_p2 = ($signed(sext_ln864_371_fu_38986_p1) + $signed(16'd606));

assign add_ln859_4224_fu_39230_p2 = ($signed(add_ln859_4223_fu_39224_p2) + $signed(sext_ln864_365_fu_38104_p1));

assign add_ln859_4225_fu_39236_p2 = (add_ln859_4224_fu_39230_p2 + add_ln859_4222_fu_39218_p2);

assign add_ln859_4227_fu_39242_p2 = (mult_V_4031_fu_37999_p4 + mult_V_4051_fu_38276_p4);

assign add_ln859_4228_fu_39248_p2 = (mult_V_4071_fu_38520_p4 + mult_V_4111_fu_38990_p4);

assign add_ln859_4229_fu_39254_p2 = (add_ln859_4228_fu_39248_p2 + mult_V_4061_fu_38405_p4);

assign add_ln859_4230_fu_39624_p2 = (add_ln859_4229_reg_39851 + add_ln859_4227_reg_39846);

assign add_ln859_4231_fu_39260_p2 = ($signed(sext_ln864_367_fu_38643_p1) + $signed(sext_ln864_370_fu_38886_p1));

assign add_ln859_4232_fu_39266_p2 = ($signed(add_ln859_4231_fu_39260_p2) + $signed(sext_ln864_fu_37881_p1));

assign add_ln859_4233_fu_39272_p2 = ($signed(sext_ln17_3543_fu_38150_p1) + $signed(14'd1048));

assign add_ln859_4234_fu_39282_p2 = ($signed(sext_ln859_2980_fu_39278_p1) + $signed(sext_ln17_3549_fu_38770_p1));

assign add_ln859_4235_fu_39292_p2 = ($signed(sext_ln859_2981_fu_39288_p1) + $signed(add_ln859_4232_fu_39266_p2));

assign add_ln859_4237_fu_39298_p2 = (mult_V_4032_fu_38009_p4 + mult_V_4022_fu_37885_p4);

assign add_ln859_4238_fu_39304_p2 = (mult_V_4062_fu_38415_p4 + mult_V_4082_fu_38647_p4);

assign add_ln859_4239_fu_39310_p2 = (add_ln859_4238_fu_39304_p2 + mult_V_4052_fu_38286_p4);

assign add_ln859_4240_fu_39633_p2 = (add_ln859_4239_reg_39866 + add_ln859_4237_reg_39861);

assign add_ln859_4241_fu_39316_p2 = (mult_V_4102_fu_38890_p4 + mult_V_4112_fu_39000_p4);

assign add_ln859_4242_fu_39322_p2 = (add_ln859_4241_fu_39316_p2 + mult_V_4092_fu_38774_p4);

assign add_ln859_4243_fu_39328_p2 = ($signed(sext_ln17_3544_fu_38187_p1) + $signed(15'd3));

assign add_ln859_4244_fu_39338_p2 = ($signed(sext_ln859_2982_fu_39334_p1) + $signed(sext_ln864_366_fu_38540_p1));

assign add_ln859_4245_fu_39344_p2 = (add_ln859_4244_fu_39338_p2 + add_ln859_4242_fu_39322_p2);

assign add_ln859_4247_fu_39350_p2 = (mult_V_4033_fu_38019_p4 + mult_V_4023_fu_37895_p4);

assign add_ln859_4248_fu_39356_p2 = (mult_V_4053_fu_38296_p4 + mult_V_4063_fu_38425_p4);

assign add_ln859_4249_fu_39362_p2 = (add_ln859_4248_fu_39356_p2 + mult_V_4043_fu_38191_p4);

assign add_ln859_4250_fu_39642_p2 = (add_ln859_4249_reg_39881 + add_ln859_4247_reg_39876);

assign add_ln859_4251_fu_39368_p2 = (mult_V_4083_fu_38657_p4 + mult_V_4093_fu_38784_p4);

assign add_ln859_4252_fu_39374_p2 = (add_ln859_4251_fu_39368_p2 + mult_V_4073_fu_38544_p4);

assign add_ln859_4253_fu_39380_p2 = ($signed(mult_V_4113_fu_39010_p4) + $signed(16'd64757));

assign add_ln859_4254_fu_39386_p2 = (add_ln859_4253_fu_39380_p2 + mult_V_4103_fu_38900_p4);

assign add_ln859_4255_fu_39392_p2 = (add_ln859_4254_fu_39386_p2 + add_ln859_4252_fu_39374_p2);

assign add_ln859_4257_fu_39398_p2 = (mult_V_4034_fu_38029_p4 + mult_V_4024_fu_37905_p4);

assign add_ln859_4258_fu_39404_p2 = (mult_V_4054_fu_38306_p4 + mult_V_4064_fu_38435_p4);

assign add_ln859_4259_fu_39410_p2 = (add_ln859_4258_fu_39404_p2 + mult_V_4044_fu_38201_p4);

assign add_ln859_4260_fu_39651_p2 = (add_ln859_4259_reg_39896 + add_ln859_4257_reg_39891);

assign add_ln859_4261_fu_39416_p2 = ($signed(mult_V_4104_fu_38910_p4) + $signed(sext_ln864_369_fu_38804_p1));

assign add_ln859_4262_fu_39422_p2 = (add_ln859_4261_fu_39416_p2 + mult_V_4084_fu_38667_p4);

assign add_ln859_4263_fu_39428_p2 = ($signed(sext_ln17_3548_fu_38554_p1) + $signed(15'd32515));

assign add_ln859_4264_fu_39438_p2 = ($signed(sext_ln859_2983_fu_39434_p1) + $signed(sext_ln864_372_fu_39030_p1));

assign add_ln859_4265_fu_39444_p2 = (add_ln859_4264_fu_39438_p2 + add_ln859_4262_fu_39422_p2);

assign add_ln859_4267_fu_39450_p2 = (mult_V_4035_fu_38039_p4 + mult_V_4025_fu_37915_p4);

assign add_ln859_4268_fu_39456_p2 = (mult_V_4055_fu_38316_p4 + mult_V_4065_fu_38445_p4);

assign add_ln859_4269_fu_39462_p2 = (add_ln859_4268_fu_39456_p2 + mult_V_4045_fu_38211_p4);

assign add_ln859_4270_fu_39660_p2 = (add_ln859_4269_reg_39911 + add_ln859_4267_reg_39906);

assign add_ln859_4271_fu_39468_p2 = (mult_V_4085_fu_38677_p4 + mult_V_4095_fu_38808_p4);

assign add_ln859_4272_fu_39474_p2 = (add_ln859_4271_fu_39468_p2 + mult_V_4075_fu_38557_p4);

assign add_ln859_4273_fu_39480_p2 = ($signed(sext_ln17_3552_fu_39034_p1) + $signed(15'd481));

assign add_ln859_4274_fu_39490_p2 = ($signed(sext_ln859_2984_fu_39486_p1) + $signed(mult_V_4105_fu_38920_p4));

assign add_ln859_4275_fu_39496_p2 = (add_ln859_4274_fu_39490_p2 + add_ln859_4272_fu_39474_p2);

assign add_ln859_4277_fu_39502_p2 = (mult_V_4036_fu_38049_p4 + mult_V_4026_fu_37925_p4);

assign add_ln859_4278_fu_39508_p2 = (mult_V_4066_fu_38455_p4 + mult_V_4076_fu_38567_p4);

assign add_ln859_4279_fu_39514_p2 = (add_ln859_4278_fu_39508_p2 + mult_V_4056_fu_38326_p4);

assign add_ln859_4280_fu_39669_p2 = (add_ln859_4279_reg_39926 + add_ln859_4277_reg_39921);

assign add_ln859_4281_fu_39520_p2 = (mult_V_4096_fu_38818_p4 + mult_V_4106_fu_38930_p4);

assign add_ln859_4282_fu_39526_p2 = (add_ln859_4281_fu_39520_p2 + mult_V_4086_fu_38687_p4);

assign add_ln859_4283_fu_39532_p2 = ($signed(sext_ln17_3545_fu_38221_p1) + $signed(15'd32469));

assign add_ln859_4284_fu_39542_p2 = ($signed(sext_ln859_2985_fu_39538_p1) + $signed(mult_V_4116_fu_39054_p4));

assign add_ln859_4285_fu_39548_p2 = (add_ln859_4284_fu_39542_p2 + add_ln859_4282_fu_39526_p2);

assign add_ln859_4287_fu_39554_p2 = (mult_V_4037_fu_38059_p4 + mult_V_4047_fu_38224_p4);

assign add_ln859_4288_fu_39560_p2 = (mult_V_4077_fu_38577_p4 + mult_V_4087_fu_38697_p4);

assign add_ln859_4289_fu_39566_p2 = (add_ln859_4288_fu_39560_p2 + mult_V_4067_fu_38465_p4);

assign add_ln859_4290_fu_39678_p2 = (add_ln859_4289_reg_39941 + add_ln859_4287_reg_39936);

assign add_ln859_4291_fu_39572_p2 = (mult_V_4107_fu_38940_p4 + mult_V_4117_fu_39064_p4);

assign add_ln859_4292_fu_39578_p2 = (add_ln859_4291_fu_39572_p2 + mult_V_4097_fu_38828_p4);

assign add_ln859_4293_fu_39584_p2 = ($signed(sext_ln17_3546_fu_38336_p1) + $signed(14'd32));

assign add_ln859_4294_fu_39594_p2 = ($signed(sext_ln859_2986_fu_39590_p1) + $signed(sext_ln864_363_fu_37945_p1));

assign add_ln859_4295_fu_39600_p2 = (add_ln859_4294_fu_39594_p2 + add_ln859_4292_fu_39578_p2);

assign add_ln859_fu_39074_p2 = (mult_V_fu_37841_p4 + mult_V_4028_fu_37965_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (layer33_out_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign data_V_33_fu_37668_p4 = {{layer33_out_dout[47:32]}};

assign data_V_34_fu_37678_p4 = {{layer33_out_dout[63:48]}};

assign data_V_36_fu_37698_p4 = {{layer33_out_dout[95:80]}};

assign data_V_39_fu_37638_p4 = {{layer33_out_dout[143:128]}};

assign data_V_40_fu_37648_p4 = {{layer33_out_dout[159:144]}};

assign data_V_fu_37634_p1 = layer33_out_dout[15:0];

assign layer34_out_din = {{{{{{{{{{res_V_33_fu_39682_p2}, {res_V_32_fu_39673_p2}}, {res_V_31_fu_39664_p2}}, {res_V_30_fu_39655_p2}}, {res_V_29_fu_39646_p2}}, {res_V_28_fu_39637_p2}}, {res_V_27_fu_39628_p2}}, {res_V_26_fu_39619_p2}}, {res_V_25_fu_39610_p2}}, {res_V_reg_39811}};

assign mul_ln1316_100_fu_384_p0 = sext_ln70_1442_fu_38479_p1;

assign mul_ln1316_100_fu_384_p1 = 26'd976;

assign mul_ln1316_101_fu_366_p0 = sext_ln70_1442_fu_38479_p1;

assign mul_ln1316_101_fu_366_p1 = 26'd67108343;

assign mul_ln1316_102_fu_380_p0 = sext_ln70_1442_fu_38479_p1;

assign mul_ln1316_102_fu_380_p1 = 26'd690;

assign mul_ln1316_103_fu_343_p0 = sext_ln70_1444_fu_38591_p1;

assign mul_ln1316_103_fu_343_p1 = 26'd67108170;

assign mul_ln1316_104_fu_363_p0 = sext_ln70_1444_fu_38591_p1;

assign mul_ln1316_104_fu_363_p1 = 26'd788;

assign mul_ln1316_105_fu_368_p0 = sext_ln70_1444_fu_38591_p1;

assign mul_ln1316_105_fu_368_p1 = 26'd67107633;

assign mul_ln1316_106_fu_369_p0 = sext_ln70_1444_fu_38591_p1;

assign mul_ln1316_106_fu_369_p1 = 26'd67108305;

assign mul_ln1316_107_fu_427_p0 = sext_ln70_1444_fu_38591_p1;

assign mul_ln1316_107_fu_427_p1 = 26'd1076;

assign mul_ln1316_108_fu_423_p0 = sext_ln1316_8_fu_38707_p1;

assign mul_ln1316_108_fu_423_p1 = 26'd67108050;

assign mul_ln1316_109_fu_354_p0 = sext_ln1316_8_fu_38707_p1;

assign mul_ln1316_109_fu_354_p1 = 26'd1329;

assign mul_ln1316_110_fu_410_p0 = sext_ln1316_8_fu_38707_p1;

assign mul_ln1316_110_fu_410_p1 = 26'd67108118;

assign mul_ln1316_111_fu_424_p0 = sext_ln1316_8_fu_38707_p1;

assign mul_ln1316_111_fu_424_p1 = 26'd67108252;

assign mul_ln1316_112_fu_414_p0 = sext_ln1316_8_fu_38707_p1;

assign mul_ln1316_112_fu_414_p1 = 26'd67108337;

assign mul_ln1316_113_fu_347_p0 = sext_ln1316_9_fu_38842_p1;

assign mul_ln1316_113_fu_347_p1 = 26'd1277;

assign mul_ln1316_114_fu_399_p0 = sext_ln70_1449_fu_38950_p1;

assign mul_ln1316_114_fu_399_p1 = 26'd67107879;

assign mul_ln1316_115_fu_360_p0 = sext_ln70_1449_fu_38950_p1;

assign mul_ln1316_115_fu_360_p1 = 26'd1200;

assign mul_ln1316_116_fu_394_p0 = sext_ln70_1449_fu_38950_p1;

assign mul_ln1316_116_fu_394_p1 = 26'd814;

assign mul_ln1316_70_fu_339_p0 = sext_ln1316_fu_37825_p1;

assign mul_ln1316_70_fu_339_p1 = 26'd574;

assign mul_ln1316_71_fu_426_p0 = sext_ln1316_fu_37825_p1;

assign mul_ln1316_71_fu_426_p1 = 26'd67107942;

assign mul_ln1316_72_fu_351_p0 = sext_ln1316_fu_37825_p1;

assign mul_ln1316_72_fu_351_p1 = 26'd67108097;

assign mul_ln1316_73_fu_374_p0 = sext_ln1316_fu_37825_p1;

assign mul_ln1316_73_fu_374_p1 = 26'd67108301;

assign mul_ln1316_74_fu_365_p0 = sext_ln1316_fu_37825_p1;

assign mul_ln1316_74_fu_365_p1 = 26'd1342;

assign mul_ln1316_75_fu_356_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_75_fu_356_p1 = 26'd67108168;

assign mul_ln1316_76_fu_337_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_76_fu_337_p1 = 26'd67108167;

assign mul_ln1316_77_fu_373_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_77_fu_373_p1 = 26'd1062;

assign mul_ln1316_78_fu_381_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_78_fu_381_p1 = 26'd67108029;

assign mul_ln1316_79_fu_341_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_79_fu_341_p1 = 26'd1177;

assign mul_ln1316_80_fu_345_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_80_fu_345_p1 = 26'd67108113;

assign mul_ln1316_81_fu_389_p0 = sext_ln70_1432_fu_37949_p1;

assign mul_ln1316_81_fu_389_p1 = 26'd67107820;

assign mul_ln1316_82_fu_390_p0 = sext_ln1316_7_fu_38069_p1;

assign mul_ln1316_82_fu_390_p1 = 26'd67108090;

assign mul_ln1316_83_fu_377_p0 = sext_ln1316_7_fu_38069_p1;

assign mul_ln1316_83_fu_377_p1 = 26'd67108205;

assign mul_ln1316_84_fu_353_p0 = sext_ln1316_7_fu_38069_p1;

assign mul_ln1316_84_fu_353_p1 = 26'd1092;

assign mul_ln1316_85_fu_428_p0 = sext_ln1316_7_fu_38069_p1;

assign mul_ln1316_85_fu_428_p1 = 26'd780;

assign mul_ln1316_86_fu_364_p0 = sext_ln1316_7_fu_38069_p1;

assign mul_ln1316_86_fu_364_p1 = 26'd67107876;

assign mul_ln1316_87_fu_370_p0 = sext_ln70_1437_fu_38234_p1;

assign mul_ln1316_87_fu_370_p1 = 26'd742;

assign mul_ln1316_88_fu_416_p0 = sext_ln70_1437_fu_38234_p1;

assign mul_ln1316_88_fu_416_p1 = 26'd1204;

assign mul_ln1316_89_fu_362_p0 = sext_ln70_1437_fu_38234_p1;

assign mul_ln1316_89_fu_362_p1 = 26'd67107979;

assign mul_ln1316_90_fu_425_p0 = sext_ln70_1437_fu_38234_p1;

assign mul_ln1316_90_fu_425_p1 = 26'd67107913;

assign mul_ln1316_91_fu_378_p0 = sext_ln70_1437_fu_38234_p1;

assign mul_ln1316_91_fu_378_p1 = 26'd67108240;

assign mul_ln1316_92_fu_393_p0 = sext_ln70_1437_fu_38234_p1;

assign mul_ln1316_92_fu_393_p1 = 26'd67108103;

assign mul_ln1316_93_fu_413_p0 = sext_ln70_1438_fu_38339_p1;

assign mul_ln1316_93_fu_413_p1 = 26'd67108139;

assign mul_ln1316_94_fu_421_p0 = sext_ln70_1438_fu_38339_p1;

assign mul_ln1316_94_fu_421_p1 = 26'd67108099;

assign mul_ln1316_95_fu_355_p0 = sext_ln70_1438_fu_38339_p1;

assign mul_ln1316_95_fu_355_p1 = 26'd67108116;

assign mul_ln1316_96_fu_332_p0 = sext_ln70_1438_fu_38339_p1;

assign mul_ln1316_96_fu_332_p1 = 26'd67107796;

assign mul_ln1316_97_fu_417_p0 = sext_ln70_1438_fu_38339_p1;

assign mul_ln1316_97_fu_417_p1 = 26'd1163;

assign mul_ln1316_98_fu_382_p0 = sext_ln70_1442_fu_38479_p1;

assign mul_ln1316_98_fu_382_p1 = 26'd1144;

assign mul_ln1316_99_fu_372_p0 = sext_ln70_1442_fu_38479_p1;

assign mul_ln1316_99_fu_372_p1 = 26'd67107952;

assign mul_ln1316_fu_385_p0 = sext_ln1316_fu_37825_p1;

assign mul_ln1316_fu_385_p1 = 26'd67108334;

assign mult_V_4019_fu_37851_p4 = {{mul_ln1316_70_fu_339_p2[25:10]}};

assign mult_V_4020_fu_37861_p4 = {{mul_ln1316_71_fu_426_p2[25:10]}};

assign mult_V_4021_fu_37871_p4 = {{r_V_3756_fu_350_p2[24:10]}};

assign mult_V_4022_fu_37885_p4 = {{mul_ln1316_72_fu_351_p2[25:10]}};

assign mult_V_4023_fu_37895_p4 = {{r_V_3757_fu_411_p2[25:10]}};

assign mult_V_4024_fu_37905_p4 = {{mul_ln1316_73_fu_374_p2[25:10]}};

assign mult_V_4025_fu_37915_p4 = {{r_V_3758_fu_357_p2[25:10]}};

assign mult_V_4026_fu_37925_p4 = {{mul_ln1316_74_fu_365_p2[25:10]}};

assign mult_V_4027_fu_37935_p4 = {{r_V_3759_fu_402_p2[24:10]}};

assign mult_V_4028_fu_37965_p4 = {{mul_ln1316_75_fu_356_p2[25:10]}};

assign mult_V_4029_fu_37975_p4 = {{mul_ln1316_76_fu_337_p2[25:10]}};

assign mult_V_4030_fu_37985_p4 = {{r_V_3761_fu_415_p2[24:10]}};

assign mult_V_4031_fu_37999_p4 = {{r_V_3762_fu_429_p2[25:10]}};

assign mult_V_4032_fu_38009_p4 = {{r_V_3763_fu_401_p2[25:10]}};

assign mult_V_4033_fu_38019_p4 = {{mul_ln1316_77_fu_373_p2[25:10]}};

assign mult_V_4034_fu_38029_p4 = {{mul_ln1316_78_fu_381_p2[25:10]}};

assign mult_V_4035_fu_38039_p4 = {{mul_ln1316_79_fu_341_p2[25:10]}};

assign mult_V_4036_fu_38049_p4 = {{mul_ln1316_80_fu_345_p2[25:10]}};

assign mult_V_4037_fu_38059_p4 = {{mul_ln1316_81_fu_389_p2[25:10]}};

assign mult_V_4039_fu_38084_p4 = {{mul_ln1316_82_fu_390_p2[25:10]}};

assign mult_V_4040_fu_38094_p4 = {{r_V_3766_fu_379_p2[24:10]}};

assign mult_V_4041_fu_38140_p4 = {{r_V_3767_fu_38134_p2[22:10]}};

assign mult_V_4042_fu_38177_p4 = {{r_V_3768_fu_38171_p2[23:10]}};

assign mult_V_4043_fu_38191_p4 = {{mul_ln1316_83_fu_377_p2[25:10]}};

assign mult_V_4044_fu_38201_p4 = {{mul_ln1316_84_fu_353_p2[25:10]}};

assign mult_V_4045_fu_38211_p4 = {{mul_ln1316_85_fu_428_p2[25:10]}};

assign mult_V_4047_fu_38224_p4 = {{mul_ln1316_86_fu_364_p2[25:10]}};

assign mult_V_4048_fu_38246_p4 = {{mul_ln1316_87_fu_370_p2[25:10]}};

assign mult_V_4049_fu_38256_p4 = {{mul_ln1316_88_fu_416_p2[25:10]}};

assign mult_V_4050_fu_38266_p4 = {{r_V_3771_fu_388_p2[25:10]}};

assign mult_V_4051_fu_38276_p4 = {{mul_ln1316_89_fu_362_p2[25:10]}};

assign mult_V_4052_fu_38286_p4 = {{r_V_3772_fu_403_p2[25:10]}};

assign mult_V_4053_fu_38296_p4 = {{mul_ln1316_90_fu_425_p2[25:10]}};

assign mult_V_4054_fu_38306_p4 = {{r_V_3773_fu_406_p2[25:10]}};

assign mult_V_4055_fu_38316_p4 = {{mul_ln1316_91_fu_378_p2[25:10]}};

assign mult_V_4056_fu_38326_p4 = {{mul_ln1316_92_fu_393_p2[25:10]}};

assign mult_V_4058_fu_38371_p4 = {{r_V_3776_fu_38365_p2[21:10]}};

assign mult_V_4059_fu_38385_p4 = {{r_V_3777_fu_412_p2[25:10]}};

assign mult_V_4060_fu_38395_p4 = {{mul_ln1316_93_fu_413_p2[25:10]}};

assign mult_V_4061_fu_38405_p4 = {{mul_ln1316_94_fu_421_p2[25:10]}};

assign mult_V_4062_fu_38415_p4 = {{r_V_3778_fu_371_p2[25:10]}};

assign mult_V_4063_fu_38425_p4 = {{mul_ln1316_95_fu_355_p2[25:10]}};

assign mult_V_4064_fu_38435_p4 = {{mul_ln1316_96_fu_332_p2[25:10]}};

assign mult_V_4065_fu_38445_p4 = {{r_V_3779_fu_331_p2[25:10]}};

assign mult_V_4066_fu_38455_p4 = {{r_V_3780_fu_392_p2[25:10]}};

assign mult_V_4067_fu_38465_p4 = {{mul_ln1316_97_fu_417_p2[25:10]}};

assign mult_V_4068_fu_38490_p4 = {{mul_ln1316_98_fu_382_p2[25:10]}};

assign mult_V_4069_fu_38500_p4 = {{mul_ln1316_99_fu_372_p2[25:10]}};

assign mult_V_4070_fu_38510_p4 = {{mul_ln1316_100_fu_384_p2[25:10]}};

assign mult_V_4071_fu_38520_p4 = {{r_V_3782_fu_395_p2[25:10]}};

assign mult_V_4072_fu_38530_p4 = {{r_V_3783_fu_367_p2[24:10]}};

assign mult_V_4073_fu_38544_p4 = {{r_V_3784_fu_358_p2[25:10]}};

assign mult_V_4075_fu_38557_p4 = {{mul_ln1316_101_fu_366_p2[25:10]}};

assign mult_V_4076_fu_38567_p4 = {{mul_ln1316_102_fu_380_p2[25:10]}};

assign mult_V_4077_fu_38577_p4 = {{r_V_3786_fu_405_p2[25:10]}};

assign mult_V_4078_fu_38603_p4 = {{r_V_3788_fu_346_p2[25:10]}};

assign mult_V_4079_fu_38613_p4 = {{r_V_3789_fu_391_p2[25:10]}};

assign mult_V_4080_fu_38623_p4 = {{r_V_3790_fu_418_p2[25:10]}};

assign mult_V_4081_fu_38633_p4 = {{r_V_3791_fu_407_p2[24:10]}};

assign mult_V_4082_fu_38647_p4 = {{mul_ln1316_103_fu_343_p2[25:10]}};

assign mult_V_4083_fu_38657_p4 = {{r_V_3792_fu_400_p2[25:10]}};

assign mult_V_4084_fu_38667_p4 = {{mul_ln1316_104_fu_363_p2[25:10]}};

assign mult_V_4085_fu_38677_p4 = {{mul_ln1316_105_fu_368_p2[25:10]}};

assign mult_V_4086_fu_38687_p4 = {{mul_ln1316_106_fu_369_p2[25:10]}};

assign mult_V_4087_fu_38697_p4 = {{mul_ln1316_107_fu_427_p2[25:10]}};

assign mult_V_4088_fu_38726_p4 = {{r_V_3794_fu_408_p2[24:10]}};

assign mult_V_4089_fu_38740_p4 = {{mul_ln1316_108_fu_423_p2[25:10]}};

assign mult_V_4090_fu_38750_p4 = {{r_V_3795_fu_419_p2[25:10]}};

assign mult_V_4091_fu_38760_p4 = {{r_V_3796_fu_348_p2[23:10]}};

assign mult_V_4092_fu_38774_p4 = {{mul_ln1316_109_fu_354_p2[25:10]}};

assign mult_V_4093_fu_38784_p4 = {{r_V_3797_fu_335_p2[25:10]}};

assign mult_V_4094_fu_38794_p4 = {{r_V_3798_fu_397_p2[24:10]}};

assign mult_V_4095_fu_38808_p4 = {{mul_ln1316_110_fu_410_p2[25:10]}};

assign mult_V_4096_fu_38818_p4 = {{mul_ln1316_111_fu_424_p2[25:10]}};

assign mult_V_4097_fu_38828_p4 = {{mul_ln1316_112_fu_414_p2[25:10]}};

assign mult_V_4099_fu_38856_p4 = {{r_V_3801_fu_375_p2[25:10]}};

assign mult_V_4100_fu_38866_p4 = {{mul_ln1316_113_fu_347_p2[25:10]}};

assign mult_V_4101_fu_38876_p4 = {{r_V_3802_fu_336_p2[24:10]}};

assign mult_V_4102_fu_38890_p4 = {{r_V_3803_fu_342_p2[25:10]}};

assign mult_V_4103_fu_38900_p4 = {{r_V_3804_fu_386_p2[25:10]}};

assign mult_V_4104_fu_38910_p4 = {{r_V_3805_fu_349_p2[25:10]}};

assign mult_V_4105_fu_38920_p4 = {{r_V_3806_fu_422_p2[25:10]}};

assign mult_V_4106_fu_38930_p4 = {{r_V_3807_fu_340_p2[25:10]}};

assign mult_V_4107_fu_38940_p4 = {{r_V_3808_fu_359_p2[25:10]}};

assign mult_V_4109_fu_38966_p4 = {{mul_ln1316_114_fu_399_p2[25:10]}};

assign mult_V_4110_fu_38976_p4 = {{r_V_3811_fu_376_p2[24:10]}};

assign mult_V_4111_fu_38990_p4 = {{mul_ln1316_115_fu_360_p2[25:10]}};

assign mult_V_4112_fu_39000_p4 = {{r_V_3812_fu_404_p2[25:10]}};

assign mult_V_4113_fu_39010_p4 = {{mul_ln1316_116_fu_394_p2[25:10]}};

assign mult_V_4114_fu_39020_p4 = {{r_V_3813_fu_409_p2[24:10]}};

assign mult_V_4116_fu_39054_p4 = {{r_V_3815_fu_39048_p2[25:10]}};

assign mult_V_4117_fu_39064_p4 = {{r_V_3816_fu_398_p2[25:10]}};

assign mult_V_fu_37841_p4 = {{mul_ln1316_fu_385_p2[25:10]}};

assign r_V_3756_fu_350_p0 = sext_ln70_fu_37836_p1;

assign r_V_3756_fu_350_p1 = 25'd33554244;

assign r_V_3757_fu_411_p0 = sext_ln1316_fu_37825_p1;

assign r_V_3757_fu_411_p1 = 26'd352;

assign r_V_3758_fu_357_p0 = sext_ln1316_fu_37825_p1;

assign r_V_3758_fu_357_p1 = 26'd67108357;

assign r_V_3759_fu_402_p0 = sext_ln70_fu_37836_p1;

assign r_V_3759_fu_402_p1 = 25'd33554193;

assign r_V_3761_fu_415_p1 = 25'd33554290;

assign r_V_3762_fu_429_p0 = sext_ln70_1432_fu_37949_p1;

assign r_V_3762_fu_429_p1 = 26'd67108522;

assign r_V_3763_fu_401_p0 = sext_ln70_1432_fu_37949_p1;

assign r_V_3763_fu_401_p1 = 26'd351;

assign r_V_3765_fu_333_p0 = sext_ln70_1435_fu_37728_p1;

assign r_V_3765_fu_333_p1 = 24'd16777121;

assign r_V_3766_fu_379_p1 = 25'd33554216;

assign r_V_3767_fu_38134_p2 = ($signed(sext_ln1319_1748_fu_38130_p1) - $signed(sext_ln1319_fu_38115_p1));

assign r_V_3768_fu_38171_p2 = ($signed(sub_ln1319_fu_38165_p2) - $signed(sext_ln1319_1747_fu_38126_p1));

assign r_V_3769_fu_430_p0 = sext_ln70_1435_fu_37728_p1;

assign r_V_3769_fu_430_p1 = 24'd89;

assign r_V_3771_fu_388_p0 = sext_ln70_1437_fu_38234_p1;

assign r_V_3771_fu_388_p1 = 26'd67108393;

assign r_V_3772_fu_403_p0 = sext_ln70_1437_fu_38234_p1;

assign r_V_3772_fu_403_p1 = 26'd67108597;

assign r_V_3773_fu_406_p0 = sext_ln70_1437_fu_38234_p1;

assign r_V_3773_fu_406_p1 = 26'd67108564;

assign r_V_3774_fu_387_p1 = 23'd35;

assign r_V_3776_fu_38365_p2 = ($signed(sext_ln1319_1750_fu_38361_p1) - $signed(sext_ln70_1439_fu_38351_p1));

assign r_V_3777_fu_412_p0 = sext_ln70_1438_fu_38339_p1;

assign r_V_3777_fu_412_p1 = 26'd67108412;

assign r_V_3778_fu_371_p0 = sext_ln70_1438_fu_38339_p1;

assign r_V_3778_fu_371_p1 = 26'd67108404;

assign r_V_3779_fu_331_p0 = sext_ln70_1438_fu_38339_p1;

assign r_V_3779_fu_331_p1 = 26'd415;

assign r_V_3780_fu_392_p0 = sext_ln70_1438_fu_38339_p1;

assign r_V_3780_fu_392_p1 = 26'd348;

assign r_V_3782_fu_395_p0 = sext_ln70_1442_fu_38479_p1;

assign r_V_3782_fu_395_p1 = 26'd67108545;

assign r_V_3783_fu_367_p1 = 25'd223;

assign r_V_3784_fu_358_p0 = sext_ln70_1442_fu_38479_p1;

assign r_V_3784_fu_358_p1 = 26'd67108582;

assign r_V_3785_fu_352_p1 = 24'd75;

assign r_V_3786_fu_405_p0 = sext_ln70_1442_fu_38479_p1;

assign r_V_3786_fu_405_p1 = 26'd67108448;

assign r_V_3788_fu_346_p0 = sext_ln70_1444_fu_38591_p1;

assign r_V_3788_fu_346_p1 = 26'd67108417;

assign r_V_3789_fu_391_p0 = sext_ln70_1444_fu_38591_p1;

assign r_V_3789_fu_391_p1 = 26'd377;

assign r_V_3790_fu_418_p0 = sext_ln70_1444_fu_38591_p1;

assign r_V_3790_fu_418_p1 = 26'd67108578;

assign r_V_3791_fu_407_p1 = 25'd33554290;

assign r_V_3792_fu_400_p0 = sext_ln70_1444_fu_38591_p1;

assign r_V_3792_fu_400_p1 = 26'd349;

assign r_V_3794_fu_408_p0 = sext_ln70_1446_fu_38721_p1;

assign r_V_3794_fu_408_p1 = 25'd33554214;

assign r_V_3795_fu_419_p0 = sext_ln1316_8_fu_38707_p1;

assign r_V_3795_fu_419_p1 = 26'd67108560;

assign r_V_3796_fu_348_p1 = 24'd117;

assign r_V_3797_fu_335_p0 = sext_ln1316_8_fu_38707_p1;

assign r_V_3797_fu_335_p1 = 26'd67108493;

assign r_V_3798_fu_397_p0 = sext_ln70_1446_fu_38721_p1;

assign r_V_3798_fu_397_p1 = 25'd33554284;

assign r_V_3800_fu_334_p1 = 24'd16777117;

assign r_V_3801_fu_375_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3801_fu_375_p1 = 26'd67108453;

assign r_V_3802_fu_336_p1 = 25'd205;

assign r_V_3803_fu_342_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3803_fu_342_p1 = 26'd67108563;

assign r_V_3804_fu_386_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3804_fu_386_p1 = 26'd406;

assign r_V_3805_fu_349_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3805_fu_349_p1 = 26'd308;

assign r_V_3806_fu_422_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3806_fu_422_p1 = 26'd67108573;

assign r_V_3807_fu_340_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3807_fu_340_p1 = 26'd67108479;

assign r_V_3808_fu_359_p0 = sext_ln1316_9_fu_38842_p1;

assign r_V_3808_fu_359_p1 = 26'd67108442;

assign r_V_3810_fu_338_p0 = sext_ln70_1451_fu_37799_p1;

assign r_V_3810_fu_338_p1 = 24'd117;

assign r_V_3811_fu_376_p0 = sext_ln70_1450_fu_38958_p1;

assign r_V_3811_fu_376_p1 = 25'd33554223;

assign r_V_3812_fu_404_p0 = sext_ln70_1449_fu_38950_p1;

assign r_V_3812_fu_404_p1 = 26'd67108524;

assign r_V_3813_fu_409_p0 = sext_ln70_1450_fu_38958_p1;

assign r_V_3813_fu_409_p1 = 25'd33554292;

assign r_V_3814_fu_383_p0 = sext_ln70_1451_fu_37799_p1;

assign r_V_3814_fu_383_p1 = 24'd16777114;

assign r_V_3815_fu_39048_p2 = ($signed(26'd0) - $signed(sext_ln1319_1751_fu_39044_p1));

assign r_V_3816_fu_398_p0 = sext_ln70_1449_fu_38950_p1;

assign r_V_3816_fu_398_p1 = 26'd67108473;

assign res_V_25_fu_39610_p2 = (add_ln859_4215_reg_39826 + add_ln859_4210_fu_39606_p2);

assign res_V_26_fu_39619_p2 = (add_ln859_4225_reg_39841 + add_ln859_4220_fu_39615_p2);

assign res_V_27_fu_39628_p2 = (add_ln859_4235_reg_39856 + add_ln859_4230_fu_39624_p2);

assign res_V_28_fu_39637_p2 = (add_ln859_4245_reg_39871 + add_ln859_4240_fu_39633_p2);

assign res_V_29_fu_39646_p2 = (add_ln859_4255_reg_39886 + add_ln859_4250_fu_39642_p2);

assign res_V_30_fu_39655_p2 = (add_ln859_4265_reg_39901 + add_ln859_4260_fu_39651_p2);

assign res_V_31_fu_39664_p2 = (add_ln859_4275_reg_39916 + add_ln859_4270_fu_39660_p2);

assign res_V_32_fu_39673_p2 = (add_ln859_4285_reg_39931 + add_ln859_4280_fu_39669_p2);

assign res_V_33_fu_39682_p2 = (add_ln859_4295_reg_39946 + add_ln859_4290_fu_39678_p2);

assign res_V_fu_39140_p2 = (add_ln859_4205_fu_39134_p2 + add_ln859_4200_fu_39092_p2);

assign sext_ln1316_7_fu_38069_p1 = data_V_33_reg_39736;

assign sext_ln1316_8_fu_38707_p1 = data_V_38_reg_39769;

assign sext_ln1316_9_fu_38842_p1 = data_V_39_reg_39717;

assign sext_ln1316_fu_37825_p1 = data_V_reg_39711;

assign sext_ln1319_1747_fu_38126_p1 = shl_ln1319_s_fu_38119_p3;

assign sext_ln1319_1748_fu_38130_p1 = shl_ln1319_s_fu_38119_p3;

assign sext_ln1319_1749_fu_38161_p1 = $signed(shl_ln1319_1254_fu_38154_p3);

assign sext_ln1319_1750_fu_38361_p1 = $signed(shl_ln1319_1255_fu_38354_p3);

assign sext_ln1319_1751_fu_39044_p1 = $signed(shl_ln1319_1256_fu_39037_p3);

assign sext_ln1319_fu_38115_p1 = $signed(shl_ln_fu_38108_p3);

assign sext_ln17_3543_fu_38150_p1 = $signed(mult_V_4041_fu_38140_p4);

assign sext_ln17_3544_fu_38187_p1 = $signed(mult_V_4042_fu_38177_p4);

assign sext_ln17_3545_fu_38221_p1 = $signed(mult_V_4046_reg_39781);

assign sext_ln17_3546_fu_38336_p1 = $signed(mult_V_4057_reg_39786);

assign sext_ln17_3547_fu_38381_p1 = $signed(mult_V_4058_fu_38371_p4);

assign sext_ln17_3548_fu_38554_p1 = $signed(mult_V_4074_reg_39791);

assign sext_ln17_3549_fu_38770_p1 = $signed(mult_V_4091_fu_38760_p4);

assign sext_ln17_3550_fu_38853_p1 = $signed(mult_V_4098_reg_39796);

assign sext_ln17_3551_fu_38963_p1 = $signed(mult_V_4108_reg_39801);

assign sext_ln17_3552_fu_39034_p1 = $signed(mult_V_4115_reg_39806);

assign sext_ln17_fu_38081_p1 = $signed(mult_V_4038_reg_39776);

assign sext_ln70_1432_fu_37949_p1 = data_V_32_reg_39730;

assign sext_ln70_1435_fu_37728_p1 = data_V_33_fu_37668_p4;

assign sext_ln70_1437_fu_38234_p1 = data_V_34_reg_39745;

assign sext_ln70_1438_fu_38339_p1 = data_V_35_reg_39750;

assign sext_ln70_1439_fu_38351_p1 = data_V_35_reg_39750;

assign sext_ln70_1442_fu_38479_p1 = data_V_36_reg_39757;

assign sext_ln70_1444_fu_38591_p1 = data_V_37_reg_39763;

assign sext_ln70_1446_fu_38721_p1 = data_V_38_reg_39769;

assign sext_ln70_1449_fu_38950_p1 = data_V_40_reg_39723;

assign sext_ln70_1450_fu_38958_p1 = data_V_40_reg_39723;

assign sext_ln70_1451_fu_37799_p1 = data_V_40_fu_37648_p4;

assign sext_ln70_fu_37836_p1 = data_V_reg_39711;

assign sext_ln859_2978_fu_39120_p1 = $signed(add_ln859_4203_fu_39114_p2);

assign sext_ln859_2979_fu_39130_p1 = $signed(add_ln859_4204_fu_39124_p2);

assign sext_ln859_2980_fu_39278_p1 = $signed(add_ln859_4233_fu_39272_p2);

assign sext_ln859_2981_fu_39288_p1 = $signed(add_ln859_4234_fu_39282_p2);

assign sext_ln859_2982_fu_39334_p1 = $signed(add_ln859_4243_fu_39328_p2);

assign sext_ln859_2983_fu_39434_p1 = $signed(add_ln859_4263_fu_39428_p2);

assign sext_ln859_2984_fu_39486_p1 = $signed(add_ln859_4273_fu_39480_p2);

assign sext_ln859_2985_fu_39538_p1 = $signed(add_ln859_4283_fu_39532_p2);

assign sext_ln859_2986_fu_39590_p1 = $signed(add_ln859_4293_fu_39584_p2);

assign sext_ln859_fu_39104_p1 = $signed(add_ln859_4201_fu_39098_p2);

assign sext_ln864_363_fu_37945_p1 = $signed(mult_V_4027_fu_37935_p4);

assign sext_ln864_364_fu_37995_p1 = $signed(mult_V_4030_fu_37985_p4);

assign sext_ln864_365_fu_38104_p1 = $signed(mult_V_4040_fu_38094_p4);

assign sext_ln864_366_fu_38540_p1 = $signed(mult_V_4072_fu_38530_p4);

assign sext_ln864_367_fu_38643_p1 = $signed(mult_V_4081_fu_38633_p4);

assign sext_ln864_368_fu_38736_p1 = $signed(mult_V_4088_fu_38726_p4);

assign sext_ln864_369_fu_38804_p1 = $signed(mult_V_4094_fu_38794_p4);

assign sext_ln864_370_fu_38886_p1 = $signed(mult_V_4101_fu_38876_p4);

assign sext_ln864_371_fu_38986_p1 = $signed(mult_V_4110_fu_38976_p4);

assign sext_ln864_372_fu_39030_p1 = $signed(mult_V_4114_fu_39020_p4);

assign sext_ln864_fu_37881_p1 = $signed(mult_V_4021_fu_37871_p4);

assign shl_ln1319_1254_fu_38154_p3 = {{data_V_33_reg_39736}, {7'd0}};

assign shl_ln1319_1255_fu_38354_p3 = {{data_V_35_reg_39750}, {5'd0}};

assign shl_ln1319_1256_fu_39037_p3 = {{data_V_40_reg_39723}, {9'd0}};

assign shl_ln1319_s_fu_38119_p3 = {{data_V_33_reg_39736}, {3'd0}};

assign shl_ln_fu_38108_p3 = {{data_V_33_reg_39736}, {6'd0}};

assign start_out = real_start;

assign sub_ln1319_fu_38165_p2 = ($signed(24'd0) - $signed(sext_ln1319_1749_fu_38161_p1));

endmodule //AlexNet_Cifar10_Keras_dense_array_ap_fixed_10u_array_ap_fixed_16_6_5_3_0_10u_config34_s
