{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 39.5136,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 423.36,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 858.01,
	"finish__design__instance__count__class:inverter": 11,
	"finish__design__instance__area__class:inverter": 197.568,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 11,
	"finish__design__instance__area__class:sequential_cell": 1066.87,
	"finish__design__instance__count__class:multi_input_combinational_cell": 57,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2345.41,
	"finish__design__instance__count": 110,
	"finish__design__instance__area": 4958.96,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.05397,
	"finish__clock__skew__setup": 0.00091685,
	"finish__clock__skew__hold": 0.00091685,
	"finish__timing__drv__max_slew_limit": 0.787904,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.915244,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00532755,
	"finish__power__switching__total": 0.00177603,
	"finish__power__leakage__total": 3.93074e-07,
	"finish__power__total": 0.00710397,
	"finish__design__io": 24,
	"finish__design__die__area": 651862,
	"finish__design__core__area": 640815,
	"finish__design__instance__count": 1066,
	"finish__design__instance__area": 10355.4,
	"finish__design__instance__count__stdcell": 1066,
	"finish__design__instance__area__stdcell": 10355.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0161597,
	"finish__design__instance__utilization__stdcell": 0.0161597,
	"finish__design__rows": 158,
	"finish__design__rows:GF018hv5v_green_sc9": 158,
	"finish__design__sites": 227046,
	"finish__design__sites:GF018hv5v_green_sc9": 227046,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}