INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_M00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_M00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_S00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_S00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0_M00_AXIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_M00_AXIS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ipshared/4b23/hdl/my_axi_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0/sim/my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_my_axi_ip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_master_0_0/sim/my_axi_ip_v1_0_bfm_1_master_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_master_0_0/sim/my_axi_ip_v1_0_bfm_1_master_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_master_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_slave_0_0/sim/my_axi_ip_v1_0_bfm_1_slave_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/ip/my_axi_ip_v1_0_bfm_1_slave_0_0/sim/my_axi_ip_v1_0_bfm_1_slave_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_slave_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.ip_user_files/bd/my_axi_ip_v1_0_bfm_1/sim/my_axi_ip_v1_0_bfm_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sources_1/imports/hdl/my_axi_ip_v1_0_bfm_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_bfm_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.srcs/sim_1/imports/bfm_design/my_axi_ip_v1_0_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_axi_ip_v1_0_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/uxli/Documents/GitHub/Xu.Test/test_dmac/dmac_ip/dmac_ip.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
