 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:16:32 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:18:47 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:20:03 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:22:05 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:31:14 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     10
    Multiply driven inputs (LINT-6)                                 9
    Constant outputs (LINT-52)                                      1

Cells                                                              27
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'UART_RX', input port 'RX_IN' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'Prescale[5]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'Prescale[4]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'Prescale[3]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'Prescale[2]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'Prescale[1]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'Prescale[0]' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'UART_RX', input port 'RST' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_TOP', three-state bus 'RST_SYNC_U1/sync_rst' has non three-state driver 'RST_SYNC_U1/sync_rst_reg_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'Clk_Div_U1/o_div_clk' has non three-state driver 'Clk_Div_U1/C90/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG2[2]' has non three-state driver 'RegFile_U0/regArr_reg[2][2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG2[3]' has non three-state driver 'RegFile_U0/regArr_reg[2][3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG2[4]' has non three-state driver 'RegFile_U0/regArr_reg[2][4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG2[5]' has non three-state driver 'RegFile_U0/regArr_reg[2][5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG2[6]' has non three-state driver 'RegFile_U0/regArr_reg[2][6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'REG2[7]' has non three-state driver 'RegFile_U0/regArr_reg[2][7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/dat_sam_en' has non three-state driver 'UART_U0/U0_UART_RX/FSM_u0/C249/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/edge_count[0]' has non three-state driver 'UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/edge_count[1]' has non three-state driver 'UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/edge_count[2]' has non three-state driver 'UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/edge_count[3]' has non three-state driver 'UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/edge_count[4]' has non three-state driver 'UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_U0/U0_UART_RX/edge_count[5]' has non three-state driver 'UART_U0/U0_UART_RX/edge_bit_counter_u0/edge_count_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:33:40 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 00:52:43 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 18:54:02 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct 23 22:15:09 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Oct 26 06:57:22 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     1
    Constant outputs (LINT-52)                                      1

Cells                                                              28
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                1
    Unloaded nets (LINT-2)                                          1
--------------------------------------------------------------------------------

Warning: In design 'Clk_Div', cell 'C133' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C394' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'ALU_OPER_WIDTH8_OUT_WIDTH16', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_WR', cell 'C186' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_RD', cell 'C183' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C105' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'UART_RX_FSM', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'B_1' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C116' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C117' does not drive any nets. (LINT-1)
Warning: In design 'desarilzer', cell 'C87' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'ClkDiv_EN' driven by pin 'SYS_CTRL_U0/ClkDiv_EN' has no loads. (LINT-2)
Warning: In design 'data_sampling', port 'prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U0' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[7]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[6]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'Clk_Div_U1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'MUX' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'in1' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'Clk_Div_U1'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[7]', 'i_div_ratio[6]'', 'i_div_ratio[5]', 'i_div_ratio[4]'.
Warning: In design 'SYS_CTRL', output port 'ClkDiv_EN' is connected directly to 'logic 1'. (LINT-52)
1
