#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 15 10:32:30 2016
# Process ID: 21431
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound
# Command line: vivado test_pound.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 5924.586 ; gain = 166.996 ; free physical = 154 ; free virtual = 1134
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_0
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_2
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_1
Adding cell -- ggm:cogen:add_const:1.0 - add_const_2
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_3
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_4
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_2
Adding cell -- ggm:cogen:add_const:1.0 - add_const_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_4
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_3
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_5
Adding cell -- ggm:cogen:add_const:1.0 - add_const_6
Adding cell -- ggm:cogen:add_const:1.0 - add_const_7
Adding cell -- user.org:user:red_pitaya_pidv2:1.0 - red_pitaya_pidv2_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_5
Adding cell -- ggm:cogen:data32Real_multi_to_ram:1.0 - data32Real_multi_to_ram_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 5976.250 ; gain = 43.758 ; free physical = 178 ; free virtual = 1083
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:limiteur:1.0 limiteur_0
endgroup
set_property location {8 988 1114} [get_bd_cells limiteur_0]
set_property location {14 2493 1124} [get_bd_cells limiteur_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out]
delete_bd_objs [get_bd_intf_nets shifterReal_5_data_out]
set_property location {15 2812 407} [get_bd_cells shifterReal_5]
set_property location {15 2836 567} [get_bd_cells limiteur_0]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {33}] [get_bd_cells limiteur_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins limiteur_0/data_out] [get_bd_intf_pins add_const_4/data_in]
connect_bd_intf_net [get_bd_intf_pins limiteur_0/data_in] [get_bd_intf_pins dupplReal_1_to_2_1/data1_out]
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/moyenneurReal_1/data_i
/moyenneurReal_1/data_en_i
/moyenneurReal_1/data_clk_i
/moyenneurReal_1/data_rst_i
/shifterReal_3/data_i
/shifterReal_3/data_en_i
/shifterReal_3/data_clk_i
/shifterReal_3/data_rst_i
/shifterReal_4/data_i
/shifterReal_4/data_en_i
/shifterReal_4/data_clk_i
/shifterReal_4/data_rst_i
/dupplReal_1_to_2_2/data_en_i
/dupplReal_1_to_2_2/data_clk_i
/dupplReal_1_to_2_2/data_rst_i
/dupplReal_1_to_2_2/data_i
/shifterReal_5/data_i
/shifterReal_5/data_en_i
/shifterReal_5/data_clk_i
/shifterReal_5/data_rst_i

WARNING: [BD 41-235] Width mismatch when connecting pin: '/data32Real_multi_to_ram_0/data2_i'(32) to net 'moyenneurReal_0_data_out_DATA'(33) - Only lower order bits will be connected.
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.v
Verilog Output written to : /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound_wrapper.v
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block redpitaya_adc_dac_clk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ltc2145_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad9767_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fir16RealbitsOneInTwoMult_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_sin_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data16_multi_to_ram_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nco_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block expanderReal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block moyenneurReal_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dupplReal_1_to_2_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block add_const_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block red_pitaya_pidv2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block shifterReal_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data32Real_multi_to_ram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block limiteur_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound.hwh
Generated Block Design Tcl file /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hw_handoff/test_pound_bd.tcl
Generated Hardware Definition File /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/hdl/test_pound.hwdef
[Thu Dec 15 15:50:34 2016] Launched synth_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/synth_1/runme.log
[Thu Dec 15 15:50:34 2016] Launched impl_1...
Run output will be captured here: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 6229.871 ; gain = 193.664 ; free physical = 317 ; free virtual = 1101
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 15 15:53:55 2016...
