# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/powerpc/fsl/cache_sram.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Freescale PQ3 and QorIQ based Cache SRAM

maintainers:
  - Vivek Mahajan <vivek.mahajan@freescale.com>
description: |+
  Freescale's mpc85xx and some QorIQ platforms provide an
  option of configuring a part of (or full) cache memory
  as SRAM. This cache SRAM representation in the device
  tree should be done as under:-

             

properties:
  compatible: {}
historical: |+
  * Freescale PQ3 and QorIQ based Cache SRAM

  Freescale's mpc85xx and some QorIQ platforms provide an
  option of configuring a part of (or full) cache memory
  as SRAM. This cache SRAM representation in the device
  tree should be done as under:-

  Required properties:

  - compatible : should be "fsl,p2020-cache-sram"
  - fsl,cache-sram-ctlr-handle : points to the L2 controller
  - reg : offset and length of the cache-sram.

...
