MIF/HEX Update report for riscv
Fri Mar 14 12:22:38 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. MIF/HEX Update Summary
  3. MIF/HEX Update Processed Files
  4. MIF/HEX Update Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------+
; MIF/HEX Update Summary                                        ;
+-----------------------+---------------------------------------+
; MIF/HEX Update Status ; Successful - Fri Mar 14 12:22:38 2025 ;
; Revision Name         ; riscv                                 ;
; Top-level Entity Name ; riscv                                 ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEMA5F31C6                          ;
+-----------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; MIF/HEX Update Processed Files                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------+
; File Name                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------+
; C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/data_memory.mif        ;
; C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/instruction_memory.mif ;
+-----------------------------------------------------------------------------------------------------------------+


+-------------------------+
; MIF/HEX Update Messages ;
+-------------------------+
Info: *******************************************************************
Info: Running Quartus Prime MIF/HEX Update
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Mar 14 12:22:28 2025
Info: Command: quartus_cdb riscv -c riscv --update_mif
Warning (39023): Can't find Memory Initialization File ascii_buffer_1.mif -- skipped updates for this file
Warning (39023): Can't find Memory Initialization File ascii_buffer_2.mif -- skipped updates for this file
Warning (39023): Can't find Memory Initialization File ascii_encode.mif -- skipped updates for this file
Warning (39023): Can't find Memory Initialization File ascii_master.mif -- skipped updates for this file
Info (39024): Processed the following Memory Initialization File(s)
    Info (39025): Processed Memory Initialization File C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/data_memory.mif File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/data_memory.mif Line: 0
    Info (39025): Processed Memory Initialization File C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/instruction_memory.mif File: C:/Users/Caleb/Documents/ECE 289/BADGES/INTERMEDIATE+ - HW IMPLEMENTATION/risc-v/verilog/instruction_memory.mif Line: 0
Info: Quartus Prime MIF/HEX Update was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Fri Mar 14 12:22:38 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


