{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686673394819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686673394819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 13 18:23:14 2023 " "Processing started: Tue Jun 13 18:23:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686673394819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673394819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quartus_compile -c quartus_compile " "Command: quartus_sta quartus_compile -c quartus_compile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673394820 ""}
{ "Info" "IQEXE_INI_FILE" "C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus.ini " "Using INI file C:/Users/Elija/Documents/LAP_hls_benchmarks/IntelHLS/Cleaned/if_loop_1/average/test-fpga.prj/quartus/quartus.ini" {  } {  } 0 0 "Using INI file %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673394820 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1686673394939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1686673395640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1686673395640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673395692 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673395692 ""}
{ "Info" "ISTA_SDC_FOUND" "quartus_compile.sdc " "Reading SDC File: 'quartus_compile.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1686673396225 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673396248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673396248 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1686673396252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673396252 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1686673396253 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686673396269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673396377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673396377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.490 " "Worst-case setup slack is -3.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490           -1484.857 clock  " "   -3.490           -1484.857 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673396380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.270 " "Worst-case hold slack is 0.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 clock  " "    0.270               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673396395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.312 " "Worst-case recovery slack is -1.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312            -512.122 clock  " "   -1.312            -512.122 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673396405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.701 " "Worst-case removal slack is 0.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 clock  " "    0.701               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673396430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.857 " "Worst-case minimum pulse width slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396440 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857            -906.823 clock  " "   -1.857            -906.823 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673396440 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673396440 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673396456 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673396456 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686673396463 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686673396509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686673400983 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673401211 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673401211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673401211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673401247 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673401247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.425 " "Worst-case setup slack is -3.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425           -1471.454 clock  " "   -3.425           -1471.454 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673401249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 clock  " "    0.256               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673401268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.204 " "Worst-case recovery slack is -1.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.204            -470.840 clock  " "   -1.204            -470.840 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673401273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.641 " "Worst-case removal slack is 0.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 clock  " "    0.641               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673401284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.857 " "Worst-case minimum pulse width slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857            -980.771 clock  " "   -1.857            -980.771 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673401287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673401287 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673401313 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673401313 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1686673401319 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1686673401888 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1686673404281 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673404426 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673404426 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673404426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673404437 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673404437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.470 " "Worst-case setup slack is -1.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.470            -353.632 clock  " "   -1.470            -353.632 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clock  " "    0.138               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.265 " "Worst-case recovery slack is -0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265             -44.831 clock  " "   -0.265             -44.831 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.307 " "Worst-case removal slack is 0.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clock  " "    0.307               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380             -19.380 clock  " "   -1.380             -19.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404488 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673404510 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673404510 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1686673404517 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT " "From: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~CLKMUX_0  to: if_loop_1:if_loop_1_inst\|if_loop_1_internal:if_loop_1_internal_inst\|if_loop_1_function_wrapper:if_loop_1_internal\|if_loop_1_function:theif_loop_1_function\|if_loop_1_bb_B2:thebb_if_loop_1_B2\|if_loop_1_bb_B2_stall_region:thebb_if_loop_1_B2_stall_region\|if_loop_1_i_sfc_s_c0_in_for_body_s_c0_enter142_if_loop_11:thei_sfc_s_c0_in_for_body_if_loop_1s_c0_enter142_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000c0_exit16_if_loop_10:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_aunroll_x\|if_loop_1_i_llvm_fpga_sfc_exit_s_c0_out_0000if_loop_11_data_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_11_data_fifo_aunroll_x\|hld_fifo:thei_llvm_fpga_sfc_exit_s_c0_out_for_body_if_loop_1s_c0_exit16_if_loop_10\|acl_mid_speed_fifo:ms.acl_mid_speed_fifo_inst\|altdpram:gen_ram.gen_mlab.altdpram_component\|dpram_fr32:auto_generated\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1686673404903 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1686673404903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673404903 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1686673404909 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1686673404909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.236 " "Worst-case setup slack is -1.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.236            -258.465 clock  " "   -1.236            -258.465 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clock  " "    0.128               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.120 " "Worst-case recovery slack is -0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120             -10.126 clock  " "   -0.120             -10.126 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404949 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.276 " "Worst-case removal slack is 0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 clock  " "    0.276               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380             -19.384 clock  " "   -1.380             -19.384 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1686673404972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1686673404972 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1686673404994 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1686673404994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686673405662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1686673405670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5604 " "Peak virtual memory: 5604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686673405786 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 13 18:23:25 2023 " "Processing ended: Tue Jun 13 18:23:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686673405786 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686673405786 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686673405786 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1686673405786 ""}
