$date
	Thu Dec 29 21:50:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ringCounter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " ORI $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 1 " ORI $end
$var wire 1 # clk $end
$var reg 4 $ D [3:0] $end
$var reg 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b10 $
1#
0"
b1 !
$end
#5
1"
#10
b100 $
b10 !
b10 %
0#
#20
1#
#30
b1000 $
b100 !
b100 %
0#
#40
1#
#50
b1 $
b1000 !
b1000 %
0#
#60
1#
#70
b10 $
b1 !
b1 %
0#
#80
1#
#90
b100 $
b10 !
b10 %
0#
#100
1#
#110
b1000 $
b100 !
b100 %
0#
#120
1#
#130
b1 $
b1000 !
b1000 %
0#
#140
1#
#150
b10 $
b1 !
b1 %
0#
#155
