-- VHDL Entity Poetic_test.converter.symbol
--
-- Created:
--          by - jeann.UNKNOWN (DESKTOP-V46KISN)
--          at - 13:53:20 02.07.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

ENTITY converter IS
    PORT( 
        input  : IN     std_ulogic;
        output : OUT    signed (0 TO 0)
    );

-- Declarations

END converter ;

